
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a58  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08008c38  08008c38  00009c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ff4  08008ff4  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ff4  08008ff4  00009ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ffc  08008ffc  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ffc  08008ffc  00009ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009000  08009000  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08009004  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009b4  20000068  0800906c  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a1c  0800906c  0000ba1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ce8d  00000000  00000000  0000b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000388a  00000000  00000000  00027f25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019a8  00000000  00000000  0002b7b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001434  00000000  00000000  0002d158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e81  00000000  00000000  0002e58c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ecaf  00000000  00000000  0005340d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4847  00000000  00000000  000720bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00156903  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007594  00000000  00000000  00156948  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0015dedc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008c20 	.word	0x08008c20

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08008c20 	.word	0x08008c20

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr

08000234 <strlen>:
 8000234:	4603      	mov	r3, r0
 8000236:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023a:	2a00      	cmp	r2, #0
 800023c:	d1fb      	bne.n	8000236 <strlen+0x2>
 800023e:	1a18      	subs	r0, r3, r0
 8000240:	3801      	subs	r0, #1
 8000242:	4770      	bx	lr
	...

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f002 f8cd 	bl	80027be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f856 	bl	80006d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 faf2 	bl	8000c10 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800062c:	f000 fa90 	bl	8000b50 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000630:	f000 fabe 	bl	8000bb0 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000634:	f000 f8f2 	bl	800081c <MX_I2C1_Init>
  MX_SPI1_Init();
 8000638:	f000 f970 	bl	800091c <MX_SPI1_Init>
  MX_TIM3_Init();
 800063c:	f000 f9ea 	bl	8000a14 <MX_TIM3_Init>
  MX_CAN1_Init();
 8000640:	f000 f8b6 	bl	80007b0 <MX_CAN1_Init>
  MX_SPI2_Init();
 8000644:	f000 f9a8 	bl	8000998 <MX_SPI2_Init>
  MX_I2C2_Init();
 8000648:	f000 f928 	bl	800089c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Transmit(&huart3, TX, strlen(TX), HAL_MAX_DELAY);
 800064c:	481a      	ldr	r0, [pc, #104]	@ (80006b8 <main+0x9c>)
 800064e:	f7ff fdf1 	bl	8000234 <strlen>
 8000652:	4603      	mov	r3, r0
 8000654:	b29a      	uxth	r2, r3
 8000656:	f04f 33ff 	mov.w	r3, #4294967295
 800065a:	4917      	ldr	r1, [pc, #92]	@ (80006b8 <main+0x9c>)
 800065c:	4817      	ldr	r0, [pc, #92]	@ (80006bc <main+0xa0>)
 800065e:	f005 fba7 	bl	8005db0 <HAL_UART_Transmit>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000662:	2100      	movs	r1, #0
 8000664:	4816      	ldr	r0, [pc, #88]	@ (80006c0 <main+0xa4>)
 8000666:	f004 fa53 	bl	8004b10 <HAL_TIM_PWM_Start>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  HAL_UART_Receive_IT(&huart3, RX, 1);
 800066a:	2201      	movs	r2, #1
 800066c:	4915      	ldr	r1, [pc, #84]	@ (80006c4 <main+0xa8>)
 800066e:	4813      	ldr	r0, [pc, #76]	@ (80006bc <main+0xa0>)
 8000670:	f005 fc27 	bl	8005ec2 <HAL_UART_Receive_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	if (msg_app == 1)
 8000674:	4b14      	ldr	r3, [pc, #80]	@ (80006c8 <main+0xac>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b01      	cmp	r3, #1
 800067a:	d106      	bne.n	800068a <main+0x6e>
	{
		msg_app = 0;
 800067c:	4b12      	ldr	r3, [pc, #72]	@ (80006c8 <main+0xac>)
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
		append_msg(RX);
 8000682:	4810      	ldr	r0, [pc, #64]	@ (80006c4 <main+0xa8>)
 8000684:	f001 fd52 	bl	800212c <append_msg>
 8000688:	e7ef      	b.n	800066a <main+0x4e>
	}
	else if (msg_sep == 1)
 800068a:	4b10      	ldr	r3, [pc, #64]	@ (80006cc <main+0xb0>)
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	2b01      	cmp	r3, #1
 8000690:	d106      	bne.n	80006a0 <main+0x84>
	{
		msg_sep = 0;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <main+0xb0>)
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
		separate_msg(RX);
 8000698:	480a      	ldr	r0, [pc, #40]	@ (80006c4 <main+0xa8>)
 800069a:	f001 fd77 	bl	800218c <separate_msg>
 800069e:	e7e4      	b.n	800066a <main+0x4e>
	}
	else if (msg_end == 1)
 80006a0:	4b0b      	ldr	r3, [pc, #44]	@ (80006d0 <main+0xb4>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b01      	cmp	r3, #1
 80006a6:	d1e0      	bne.n	800066a <main+0x4e>
	{
		msg_end = 0;
 80006a8:	4b09      	ldr	r3, [pc, #36]	@ (80006d0 <main+0xb4>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	601a      	str	r2, [r3, #0]
		end_msg(RX);
 80006ae:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <main+0xa8>)
 80006b0:	f001 fd90 	bl	80021d4 <end_msg>
	  HAL_UART_Receive_IT(&huart3, RX, 1);
 80006b4:	e7d9      	b.n	800066a <main+0x4e>
 80006b6:	bf00      	nop
 80006b8:	20000000 	.word	0x20000000
 80006bc:	20000268 	.word	0x20000268
 80006c0:	2000021c 	.word	0x2000021c
 80006c4:	200007d0 	.word	0x200007d0
 80006c8:	200007d4 	.word	0x200007d4
 80006cc:	200007d8 	.word	0x200007d8
 80006d0:	200007dc 	.word	0x200007dc

080006d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b094      	sub	sp, #80	@ 0x50
 80006d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006da:	f107 0320 	add.w	r3, r7, #32
 80006de:	2230      	movs	r2, #48	@ 0x30
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f007 f9a0 	bl	8007a28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006e8:	f107 030c 	add.w	r3, r7, #12
 80006ec:	2200      	movs	r2, #0
 80006ee:	601a      	str	r2, [r3, #0]
 80006f0:	605a      	str	r2, [r3, #4]
 80006f2:	609a      	str	r2, [r3, #8]
 80006f4:	60da      	str	r2, [r3, #12]
 80006f6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006f8:	f003 f832 	bl	8003760 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fc:	4b2a      	ldr	r3, [pc, #168]	@ (80007a8 <SystemClock_Config+0xd4>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000700:	4a29      	ldr	r2, [pc, #164]	@ (80007a8 <SystemClock_Config+0xd4>)
 8000702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000706:	6413      	str	r3, [r2, #64]	@ 0x40
 8000708:	4b27      	ldr	r3, [pc, #156]	@ (80007a8 <SystemClock_Config+0xd4>)
 800070a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800070c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000714:	4b25      	ldr	r3, [pc, #148]	@ (80007ac <SystemClock_Config+0xd8>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	4a24      	ldr	r2, [pc, #144]	@ (80007ac <SystemClock_Config+0xd8>)
 800071a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800071e:	6013      	str	r3, [r2, #0]
 8000720:	4b22      	ldr	r3, [pc, #136]	@ (80007ac <SystemClock_Config+0xd8>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800072c:	2301      	movs	r3, #1
 800072e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000730:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000734:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000736:	2302      	movs	r3, #2
 8000738:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800073a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800073e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000740:	2304      	movs	r3, #4
 8000742:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8000744:	23d8      	movs	r3, #216	@ 0xd8
 8000746:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000748:	2302      	movs	r3, #2
 800074a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800074c:	2309      	movs	r3, #9
 800074e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000750:	f107 0320 	add.w	r3, r7, #32
 8000754:	4618      	mov	r0, r3
 8000756:	f003 f863 	bl	8003820 <HAL_RCC_OscConfig>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000760:	f000 fb2a 	bl	8000db8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000764:	f003 f80c 	bl	8003780 <HAL_PWREx_EnableOverDrive>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800076e:	f000 fb23 	bl	8000db8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000772:	230f      	movs	r3, #15
 8000774:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000776:	2302      	movs	r3, #2
 8000778:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800077e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000782:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000784:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000788:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800078a:	f107 030c 	add.w	r3, r7, #12
 800078e:	2107      	movs	r1, #7
 8000790:	4618      	mov	r0, r3
 8000792:	f003 fae9 	bl	8003d68 <HAL_RCC_ClockConfig>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800079c:	f000 fb0c 	bl	8000db8 <Error_Handler>
  }
}
 80007a0:	bf00      	nop
 80007a2:	3750      	adds	r7, #80	@ 0x50
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40007000 	.word	0x40007000

080007b0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007b4:	4b17      	ldr	r3, [pc, #92]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007b6:	4a18      	ldr	r2, [pc, #96]	@ (8000818 <MX_CAN1_Init+0x68>)
 80007b8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 54;
 80007ba:	4b16      	ldr	r3, [pc, #88]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007bc:	2236      	movs	r2, #54	@ 0x36
 80007be:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007c0:	4b14      	ldr	r3, [pc, #80]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007c6:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 80007cc:	4b11      	ldr	r3, [pc, #68]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007ce:	f44f 22a0 	mov.w	r2, #327680	@ 0x50000
 80007d2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007da:	4b0e      	ldr	r3, [pc, #56]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007dc:	2200      	movs	r2, #0
 80007de:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007e6:	4b0b      	ldr	r3, [pc, #44]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80007ec:	4b09      	ldr	r3, [pc, #36]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007f2:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80007f8:	4b06      	ldr	r3, [pc, #24]	@ (8000814 <MX_CAN1_Init+0x64>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007fe:	4805      	ldr	r0, [pc, #20]	@ (8000814 <MX_CAN1_Init+0x64>)
 8000800:	f002 f85e 	bl	80028c0 <HAL_CAN_Init>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 800080a:	f000 fad5 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800080e:	bf00      	nop
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	20000084 	.word	0x20000084
 8000818:	40006400 	.word	0x40006400

0800081c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000820:	4b1b      	ldr	r3, [pc, #108]	@ (8000890 <MX_I2C1_Init+0x74>)
 8000822:	4a1c      	ldr	r2, [pc, #112]	@ (8000894 <MX_I2C1_Init+0x78>)
 8000824:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8000826:	4b1a      	ldr	r3, [pc, #104]	@ (8000890 <MX_I2C1_Init+0x74>)
 8000828:	4a1b      	ldr	r2, [pc, #108]	@ (8000898 <MX_I2C1_Init+0x7c>)
 800082a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800082c:	4b18      	ldr	r3, [pc, #96]	@ (8000890 <MX_I2C1_Init+0x74>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000832:	4b17      	ldr	r3, [pc, #92]	@ (8000890 <MX_I2C1_Init+0x74>)
 8000834:	2201      	movs	r2, #1
 8000836:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000838:	4b15      	ldr	r3, [pc, #84]	@ (8000890 <MX_I2C1_Init+0x74>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800083e:	4b14      	ldr	r3, [pc, #80]	@ (8000890 <MX_I2C1_Init+0x74>)
 8000840:	2200      	movs	r2, #0
 8000842:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000844:	4b12      	ldr	r3, [pc, #72]	@ (8000890 <MX_I2C1_Init+0x74>)
 8000846:	2200      	movs	r2, #0
 8000848:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800084a:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <MX_I2C1_Init+0x74>)
 800084c:	2200      	movs	r2, #0
 800084e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000850:	4b0f      	ldr	r3, [pc, #60]	@ (8000890 <MX_I2C1_Init+0x74>)
 8000852:	2200      	movs	r2, #0
 8000854:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000856:	480e      	ldr	r0, [pc, #56]	@ (8000890 <MX_I2C1_Init+0x74>)
 8000858:	f002 fd14 	bl	8003284 <HAL_I2C_Init>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000862:	f000 faa9 	bl	8000db8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000866:	2100      	movs	r1, #0
 8000868:	4809      	ldr	r0, [pc, #36]	@ (8000890 <MX_I2C1_Init+0x74>)
 800086a:	f002 fda7 	bl	80033bc <HAL_I2CEx_ConfigAnalogFilter>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000874:	f000 faa0 	bl	8000db8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000878:	2100      	movs	r1, #0
 800087a:	4805      	ldr	r0, [pc, #20]	@ (8000890 <MX_I2C1_Init+0x74>)
 800087c:	f002 fde9 	bl	8003452 <HAL_I2CEx_ConfigDigitalFilter>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000886:	f000 fa97 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	200000ac 	.word	0x200000ac
 8000894:	40005400 	.word	0x40005400
 8000898:	20404768 	.word	0x20404768

0800089c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000914 <MX_I2C2_Init+0x78>)
 80008a4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20404768;
 80008a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008a8:	4a1b      	ldr	r2, [pc, #108]	@ (8000918 <MX_I2C2_Init+0x7c>)
 80008aa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008ac:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008b2:	4b17      	ldr	r3, [pc, #92]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008b4:	2201      	movs	r2, #1
 80008b6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008be:	4b14      	ldr	r3, [pc, #80]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008c4:	4b12      	ldr	r3, [pc, #72]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008ca:	4b11      	ldr	r3, [pc, #68]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008d6:	480e      	ldr	r0, [pc, #56]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008d8:	f002 fcd4 	bl	8003284 <HAL_I2C_Init>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008e2:	f000 fa69 	bl	8000db8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008e6:	2100      	movs	r1, #0
 80008e8:	4809      	ldr	r0, [pc, #36]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008ea:	f002 fd67 	bl	80033bc <HAL_I2CEx_ConfigAnalogFilter>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80008f4:	f000 fa60 	bl	8000db8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80008f8:	2100      	movs	r1, #0
 80008fa:	4805      	ldr	r0, [pc, #20]	@ (8000910 <MX_I2C2_Init+0x74>)
 80008fc:	f002 fda9 	bl	8003452 <HAL_I2CEx_ConfigDigitalFilter>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000906:	f000 fa57 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	20000100 	.word	0x20000100
 8000914:	40005800 	.word	0x40005800
 8000918:	20404768 	.word	0x20404768

0800091c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000920:	4b1b      	ldr	r3, [pc, #108]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000922:	4a1c      	ldr	r2, [pc, #112]	@ (8000994 <MX_SPI1_Init+0x78>)
 8000924:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000926:	4b1a      	ldr	r3, [pc, #104]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000928:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800092c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800092e:	4b18      	ldr	r3, [pc, #96]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000934:	4b16      	ldr	r3, [pc, #88]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000936:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800093a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800093c:	4b14      	ldr	r3, [pc, #80]	@ (8000990 <MX_SPI1_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000942:	4b13      	ldr	r3, [pc, #76]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000944:	2200      	movs	r2, #0
 8000946:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000948:	4b11      	ldr	r3, [pc, #68]	@ (8000990 <MX_SPI1_Init+0x74>)
 800094a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800094e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000950:	4b0f      	ldr	r3, [pc, #60]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000952:	2200      	movs	r2, #0
 8000954:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000956:	4b0e      	ldr	r3, [pc, #56]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000958:	2200      	movs	r2, #0
 800095a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800095c:	4b0c      	ldr	r3, [pc, #48]	@ (8000990 <MX_SPI1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000962:	4b0b      	ldr	r3, [pc, #44]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000964:	2200      	movs	r2, #0
 8000966:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000968:	4b09      	ldr	r3, [pc, #36]	@ (8000990 <MX_SPI1_Init+0x74>)
 800096a:	2207      	movs	r2, #7
 800096c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800096e:	4b08      	ldr	r3, [pc, #32]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000970:	2200      	movs	r2, #0
 8000972:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000974:	4b06      	ldr	r3, [pc, #24]	@ (8000990 <MX_SPI1_Init+0x74>)
 8000976:	2208      	movs	r2, #8
 8000978:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800097a:	4805      	ldr	r0, [pc, #20]	@ (8000990 <MX_SPI1_Init+0x74>)
 800097c:	f003 ff64 	bl	8004848 <HAL_SPI_Init>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000986:	f000 fa17 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800098a:	bf00      	nop
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	20000154 	.word	0x20000154
 8000994:	40013000 	.word	0x40013000

08000998 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800099c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a0c <MX_SPI2_Init+0x74>)
 800099e:	4a1c      	ldr	r2, [pc, #112]	@ (8000a10 <MX_SPI2_Init+0x78>)
 80009a0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80009a2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009a4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009a8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80009aa:	4b18      	ldr	r3, [pc, #96]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80009b0:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009b2:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009b6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009b8:	4b14      	ldr	r3, [pc, #80]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009be:	4b13      	ldr	r3, [pc, #76]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ca:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009cc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009d8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009da:	2200      	movs	r2, #0
 80009dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80009e4:	4b09      	ldr	r3, [pc, #36]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009e6:	2207      	movs	r2, #7
 80009e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009ea:	4b08      	ldr	r3, [pc, #32]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009f0:	4b06      	ldr	r3, [pc, #24]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009f2:	2208      	movs	r2, #8
 80009f4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009f6:	4805      	ldr	r0, [pc, #20]	@ (8000a0c <MX_SPI2_Init+0x74>)
 80009f8:	f003 ff26 	bl	8004848 <HAL_SPI_Init>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000a02:	f000 f9d9 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	200001b8 	.word	0x200001b8
 8000a10:	40003800 	.word	0x40003800

08000a14 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08e      	sub	sp, #56	@ 0x38
 8000a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a1e:	2200      	movs	r2, #0
 8000a20:	601a      	str	r2, [r3, #0]
 8000a22:	605a      	str	r2, [r3, #4]
 8000a24:	609a      	str	r2, [r3, #8]
 8000a26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a28:	f107 031c 	add.w	r3, r7, #28
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a34:	463b      	mov	r3, r7
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]
 8000a42:	615a      	str	r2, [r3, #20]
 8000a44:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a46:	4b40      	ldr	r3, [pc, #256]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a48:	4a40      	ldr	r2, [pc, #256]	@ (8000b4c <MX_TIM3_Init+0x138>)
 8000a4a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a4c:	4b3e      	ldr	r3, [pc, #248]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a52:	4b3d      	ldr	r3, [pc, #244]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8000a58:	4b3b      	ldr	r3, [pc, #236]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a5a:	22ff      	movs	r2, #255	@ 0xff
 8000a5c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a64:	4b38      	ldr	r3, [pc, #224]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a66:	2280      	movs	r2, #128	@ 0x80
 8000a68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a6a:	4837      	ldr	r0, [pc, #220]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a6c:	f003 ff97 	bl	800499e <HAL_TIM_Base_Init>
 8000a70:	4603      	mov	r3, r0
 8000a72:	2b00      	cmp	r3, #0
 8000a74:	d001      	beq.n	8000a7a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000a76:	f000 f99f 	bl	8000db8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a80:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a84:	4619      	mov	r1, r3
 8000a86:	4830      	ldr	r0, [pc, #192]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a88:	f004 fbd8 	bl	800523c <HAL_TIM_ConfigClockSource>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a92:	f000 f991 	bl	8000db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a96:	482c      	ldr	r0, [pc, #176]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000a98:	f003 ffd8 	bl	8004a4c <HAL_TIM_PWM_Init>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000aa2:	f000 f989 	bl	8000db8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000aae:	f107 031c 	add.w	r3, r7, #28
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4824      	ldr	r0, [pc, #144]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000ab6:	f005 f881 	bl	8005bbc <HAL_TIMEx_MasterConfigSynchronization>
 8000aba:	4603      	mov	r3, r0
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d001      	beq.n	8000ac4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000ac0:	f000 f97a 	bl	8000db8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ac4:	2360      	movs	r3, #96	@ 0x60
 8000ac6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 30000;
 8000ac8:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000acc:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ad6:	463b      	mov	r3, r7
 8000ad8:	2200      	movs	r2, #0
 8000ada:	4619      	mov	r1, r3
 8000adc:	481a      	ldr	r0, [pc, #104]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000ade:	f004 fa99 	bl	8005014 <HAL_TIM_PWM_ConfigChannel>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000ae8:	f000 f966 	bl	8000db8 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000aec:	2300      	movs	r3, #0
 8000aee:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000af0:	463b      	mov	r3, r7
 8000af2:	2204      	movs	r2, #4
 8000af4:	4619      	mov	r1, r3
 8000af6:	4814      	ldr	r0, [pc, #80]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000af8:	f004 fa8c 	bl	8005014 <HAL_TIM_PWM_ConfigChannel>
 8000afc:	4603      	mov	r3, r0
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d001      	beq.n	8000b06 <MX_TIM3_Init+0xf2>
  {
    Error_Handler();
 8000b02:	f000 f959 	bl	8000db8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b06:	463b      	mov	r3, r7
 8000b08:	2208      	movs	r2, #8
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	480e      	ldr	r0, [pc, #56]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000b0e:	f004 fa81 	bl	8005014 <HAL_TIM_PWM_ConfigChannel>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_TIM3_Init+0x108>
  {
    Error_Handler();
 8000b18:	f000 f94e 	bl	8000db8 <Error_Handler>
  }
  sConfigOC.Pulse = 30000;
 8000b1c:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000b20:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b22:	463b      	mov	r3, r7
 8000b24:	220c      	movs	r2, #12
 8000b26:	4619      	mov	r1, r3
 8000b28:	4807      	ldr	r0, [pc, #28]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000b2a:	f004 fa73 	bl	8005014 <HAL_TIM_PWM_ConfigChannel>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_TIM3_Init+0x124>
  {
    Error_Handler();
 8000b34:	f000 f940 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b38:	4803      	ldr	r0, [pc, #12]	@ (8000b48 <MX_TIM3_Init+0x134>)
 8000b3a:	f001 f933 	bl	8001da4 <HAL_TIM_MspPostInit>

}
 8000b3e:	bf00      	nop
 8000b40:	3738      	adds	r7, #56	@ 0x38
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	2000021c 	.word	0x2000021c
 8000b4c:	40000400 	.word	0x40000400

08000b50 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b54:	4b14      	ldr	r3, [pc, #80]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b56:	4a15      	ldr	r2, [pc, #84]	@ (8000bac <MX_USART3_UART_Init+0x5c>)
 8000b58:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b60:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b62:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b68:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b76:	220c      	movs	r2, #12
 8000b78:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b80:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b86:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b92:	4805      	ldr	r0, [pc, #20]	@ (8000ba8 <MX_USART3_UART_Init+0x58>)
 8000b94:	f005 f8be 	bl	8005d14 <HAL_UART_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b9e:	f000 f90b 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ba2:	bf00      	nop
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	20000268 	.word	0x20000268
 8000bac:	40004800 	.word	0x40004800

08000bb0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000bb4:	4b15      	ldr	r3, [pc, #84]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bb6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000bba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000bbc:	4b13      	ldr	r3, [pc, #76]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bbe:	2206      	movs	r2, #6
 8000bc0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000bc2:	4b12      	ldr	r3, [pc, #72]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000bc8:	4b10      	ldr	r3, [pc, #64]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000bce:	4b0f      	ldr	r3, [pc, #60]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000bda:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000be0:	4b0a      	ldr	r3, [pc, #40]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000be6:	4b09      	ldr	r3, [pc, #36]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bec:	4b07      	ldr	r3, [pc, #28]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bee:	2201      	movs	r2, #1
 8000bf0:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bf2:	4b06      	ldr	r3, [pc, #24]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bf8:	4804      	ldr	r0, [pc, #16]	@ (8000c0c <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000bfa:	f002 fc76 	bl	80034ea <HAL_PCD_Init>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d001      	beq.n	8000c08 <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 8000c04:	f000 f8d8 	bl	8000db8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000c08:	bf00      	nop
 8000c0a:	bd80      	pop	{r7, pc}
 8000c0c:	200002f0 	.word	0x200002f0

08000c10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b08c      	sub	sp, #48	@ 0x30
 8000c14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c16:	f107 031c 	add.w	r3, r7, #28
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	609a      	str	r2, [r3, #8]
 8000c22:	60da      	str	r2, [r3, #12]
 8000c24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c26:	4b4d      	ldr	r3, [pc, #308]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a4c      	ldr	r2, [pc, #304]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c2c:	f043 0304 	orr.w	r3, r3, #4
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b4a      	ldr	r3, [pc, #296]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0304 	and.w	r3, r3, #4
 8000c3a:	61bb      	str	r3, [r7, #24]
 8000c3c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c3e:	4b47      	ldr	r3, [pc, #284]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a46      	ldr	r2, [pc, #280]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c44:	f043 0320 	orr.w	r3, r3, #32
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4a:	4b44      	ldr	r3, [pc, #272]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c4e:	f003 0320 	and.w	r3, r3, #32
 8000c52:	617b      	str	r3, [r7, #20]
 8000c54:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c56:	4b41      	ldr	r3, [pc, #260]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c5a:	4a40      	ldr	r2, [pc, #256]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c62:	4b3e      	ldr	r3, [pc, #248]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c6a:	613b      	str	r3, [r7, #16]
 8000c6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c6e:	4b3b      	ldr	r3, [pc, #236]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c72:	4a3a      	ldr	r2, [pc, #232]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c7a:	4b38      	ldr	r3, [pc, #224]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60fb      	str	r3, [r7, #12]
 8000c84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	4b35      	ldr	r3, [pc, #212]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c8a:	4a34      	ldr	r2, [pc, #208]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c8c:	f043 0302 	orr.w	r3, r3, #2
 8000c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c92:	4b32      	ldr	r3, [pc, #200]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000ca0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ca2:	4a2e      	ldr	r2, [pc, #184]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000ca4:	f043 0308 	orr.w	r3, r3, #8
 8000ca8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000caa:	4b2c      	ldr	r3, [pc, #176]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cae:	f003 0308 	and.w	r3, r3, #8
 8000cb2:	607b      	str	r3, [r7, #4]
 8000cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000cb6:	4b29      	ldr	r3, [pc, #164]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cba:	4a28      	ldr	r2, [pc, #160]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000cbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc2:	4b26      	ldr	r3, [pc, #152]	@ (8000d5c <MX_GPIO_Init+0x14c>)
 8000cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000cca:	603b      	str	r3, [r7, #0]
 8000ccc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000cd4:	4822      	ldr	r0, [pc, #136]	@ (8000d60 <MX_GPIO_Init+0x150>)
 8000cd6:	f002 fabb 	bl	8003250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2140      	movs	r1, #64	@ 0x40
 8000cde:	4821      	ldr	r0, [pc, #132]	@ (8000d64 <MX_GPIO_Init+0x154>)
 8000ce0:	f002 fab6 	bl	8003250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ce4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cea:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cf4:	f107 031c 	add.w	r3, r7, #28
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	481b      	ldr	r0, [pc, #108]	@ (8000d68 <MX_GPIO_Init+0x158>)
 8000cfc:	f002 f90c 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000d00:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000d04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d06:	2301      	movs	r3, #1
 8000d08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4811      	ldr	r0, [pc, #68]	@ (8000d60 <MX_GPIO_Init+0x150>)
 8000d1a:	f002 f8fd 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000d1e:	2340      	movs	r3, #64	@ 0x40
 8000d20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d22:	2301      	movs	r3, #1
 8000d24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	f107 031c 	add.w	r3, r7, #28
 8000d32:	4619      	mov	r1, r3
 8000d34:	480b      	ldr	r0, [pc, #44]	@ (8000d64 <MX_GPIO_Init+0x154>)
 8000d36:	f002 f8ef 	bl	8002f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d3a:	2380      	movs	r3, #128	@ 0x80
 8000d3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d46:	f107 031c 	add.w	r3, r7, #28
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	4805      	ldr	r0, [pc, #20]	@ (8000d64 <MX_GPIO_Init+0x154>)
 8000d4e:	f002 f8e3 	bl	8002f18 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d52:	bf00      	nop
 8000d54:	3730      	adds	r7, #48	@ 0x30
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800
 8000d60:	40020400 	.word	0x40020400
 8000d64:	40021800 	.word	0x40021800
 8000d68:	40020800 	.word	0x40020800

08000d6c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */

	if (RX[0] == ';')
 8000d74:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <HAL_UART_RxCpltCallback+0x3c>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	2b3b      	cmp	r3, #59	@ 0x3b
 8000d7a:	d103      	bne.n	8000d84 <HAL_UART_RxCpltCallback+0x18>
	{
	  msg_end = 1;
 8000d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000dac <HAL_UART_RxCpltCallback+0x40>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	601a      	str	r2, [r3, #0]
	else
	{
	  msg_app = 1;
	}

}
 8000d82:	e00a      	b.n	8000d9a <HAL_UART_RxCpltCallback+0x2e>
	else if (RX[0] == '_')
 8000d84:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <HAL_UART_RxCpltCallback+0x3c>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	2b5f      	cmp	r3, #95	@ 0x5f
 8000d8a:	d103      	bne.n	8000d94 <HAL_UART_RxCpltCallback+0x28>
	 msg_sep = 1;
 8000d8c:	4b08      	ldr	r3, [pc, #32]	@ (8000db0 <HAL_UART_RxCpltCallback+0x44>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	601a      	str	r2, [r3, #0]
}
 8000d92:	e002      	b.n	8000d9a <HAL_UART_RxCpltCallback+0x2e>
	  msg_app = 1;
 8000d94:	4b07      	ldr	r3, [pc, #28]	@ (8000db4 <HAL_UART_RxCpltCallback+0x48>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	601a      	str	r2, [r3, #0]
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	200007d0 	.word	0x200007d0
 8000dac:	200007dc 	.word	0x200007dc
 8000db0:	200007d8 	.word	0x200007d8
 8000db4:	200007d4 	.word	0x200007d4

08000db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dbc:	b672      	cpsid	i
}
 8000dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dc0:	bf00      	nop
 8000dc2:	e7fd      	b.n	8000dc0 <Error_Handler+0x8>

08000dc4 <getCommand>:
int arr;
char extra;


enum Command getCommand(const char *str)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
    if (strcmp(str, "set") == 0)
 8000dcc:	490b      	ldr	r1, [pc, #44]	@ (8000dfc <getCommand+0x38>)
 8000dce:	6878      	ldr	r0, [r7, #4]
 8000dd0:	f7ff fa26 	bl	8000220 <strcmp>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d101      	bne.n	8000dde <getCommand+0x1a>
        return cmd_set;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	e009      	b.n	8000df2 <getCommand+0x2e>
    else if (strcmp(str, "get") == 0)
 8000dde:	4908      	ldr	r1, [pc, #32]	@ (8000e00 <getCommand+0x3c>)
 8000de0:	6878      	ldr	r0, [r7, #4]
 8000de2:	f7ff fa1d 	bl	8000220 <strcmp>
 8000de6:	4603      	mov	r3, r0
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d101      	bne.n	8000df0 <getCommand+0x2c>
               return cmd_get;
 8000dec:	2301      	movs	r3, #1
 8000dee:	e000      	b.n	8000df2 <getCommand+0x2e>
    else
        return cmd_unknown;
 8000df0:	2302      	movs	r3, #2
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	08008c38 	.word	0x08008c38
 8000e00:	08008c3c 	.word	0x08008c3c

08000e04 <getArgument>:

enum Argument getArgument(const char *str)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
    if (strcmp(str, "LED0") == 0)
 8000e0c:	4977      	ldr	r1, [pc, #476]	@ (8000fec <getArgument+0x1e8>)
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f7ff fa06 	bl	8000220 <strcmp>
 8000e14:	4603      	mov	r3, r0
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d101      	bne.n	8000e1e <getArgument+0x1a>
        return LED0;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	e0e1      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "LED1") == 0)
 8000e1e:	4974      	ldr	r1, [pc, #464]	@ (8000ff0 <getArgument+0x1ec>)
 8000e20:	6878      	ldr	r0, [r7, #4]
 8000e22:	f7ff f9fd 	bl	8000220 <strcmp>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d101      	bne.n	8000e30 <getArgument+0x2c>
            return LED1;
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	e0d8      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "LED2") == 0)
 8000e30:	4970      	ldr	r1, [pc, #448]	@ (8000ff4 <getArgument+0x1f0>)
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff f9f4 	bl	8000220 <strcmp>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d101      	bne.n	8000e42 <getArgument+0x3e>
            return LED2;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	e0cf      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "LED.ALL") == 0)
 8000e42:	496d      	ldr	r1, [pc, #436]	@ (8000ff8 <getArgument+0x1f4>)
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	f7ff f9eb 	bl	8000220 <strcmp>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d101      	bne.n	8000e54 <getArgument+0x50>
    		return LED_ALL;
 8000e50:	2303      	movs	r3, #3
 8000e52:	e0c6      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM0") == 0)
 8000e54:	4969      	ldr	r1, [pc, #420]	@ (8000ffc <getArgument+0x1f8>)
 8000e56:	6878      	ldr	r0, [r7, #4]
 8000e58:	f7ff f9e2 	bl	8000220 <strcmp>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d101      	bne.n	8000e66 <getArgument+0x62>
    		return PWM0;
 8000e62:	2304      	movs	r3, #4
 8000e64:	e0bd      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM1") == 0)
 8000e66:	4966      	ldr	r1, [pc, #408]	@ (8001000 <getArgument+0x1fc>)
 8000e68:	6878      	ldr	r0, [r7, #4]
 8000e6a:	f7ff f9d9 	bl	8000220 <strcmp>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d101      	bne.n	8000e78 <getArgument+0x74>
    		return PWM1;
 8000e74:	2305      	movs	r3, #5
 8000e76:	e0b4      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM2") == 0)
 8000e78:	4962      	ldr	r1, [pc, #392]	@ (8001004 <getArgument+0x200>)
 8000e7a:	6878      	ldr	r0, [r7, #4]
 8000e7c:	f7ff f9d0 	bl	8000220 <strcmp>
 8000e80:	4603      	mov	r3, r0
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d101      	bne.n	8000e8a <getArgument+0x86>
			return PWM2;
 8000e86:	2306      	movs	r3, #6
 8000e88:	e0ab      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM3") == 0)
 8000e8a:	495f      	ldr	r1, [pc, #380]	@ (8001008 <getArgument+0x204>)
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f7ff f9c7 	bl	8000220 <strcmp>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d101      	bne.n	8000e9c <getArgument+0x98>
		  	return PWM3;
 8000e98:	2307      	movs	r3, #7
 8000e9a:	e0a2      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM0.DUTY") == 0)
 8000e9c:	495b      	ldr	r1, [pc, #364]	@ (800100c <getArgument+0x208>)
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff f9be 	bl	8000220 <strcmp>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d101      	bne.n	8000eae <getArgument+0xaa>
			return PWM0_DUTY;
 8000eaa:	2308      	movs	r3, #8
 8000eac:	e099      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM1.DUTY") == 0)
 8000eae:	4958      	ldr	r1, [pc, #352]	@ (8001010 <getArgument+0x20c>)
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	f7ff f9b5 	bl	8000220 <strcmp>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d101      	bne.n	8000ec0 <getArgument+0xbc>
			return PWM1_DUTY;
 8000ebc:	2309      	movs	r3, #9
 8000ebe:	e090      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM2.DUTY") == 0)
 8000ec0:	4954      	ldr	r1, [pc, #336]	@ (8001014 <getArgument+0x210>)
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff f9ac 	bl	8000220 <strcmp>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d101      	bne.n	8000ed2 <getArgument+0xce>
			return PWM2_DUTY;
 8000ece:	230a      	movs	r3, #10
 8000ed0:	e087      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "PWM3.DUTY") == 0)
 8000ed2:	4951      	ldr	r1, [pc, #324]	@ (8001018 <getArgument+0x214>)
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f7ff f9a3 	bl	8000220 <strcmp>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d101      	bne.n	8000ee4 <getArgument+0xe0>
			return PWM3_DUTY;
 8000ee0:	230b      	movs	r3, #11
 8000ee2:	e07e      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "CAN1") == 0)
 8000ee4:	494d      	ldr	r1, [pc, #308]	@ (800101c <getArgument+0x218>)
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff f99a 	bl	8000220 <strcmp>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d101      	bne.n	8000ef6 <getArgument+0xf2>
			return ARG_CAN1;
 8000ef2:	230c      	movs	r3, #12
 8000ef4:	e075      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "CAN1.SPEED") == 0)
 8000ef6:	494a      	ldr	r1, [pc, #296]	@ (8001020 <getArgument+0x21c>)
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff f991 	bl	8000220 <strcmp>
 8000efe:	4603      	mov	r3, r0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d101      	bne.n	8000f08 <getArgument+0x104>
    	return CAN1_SPEED;
 8000f04:	230d      	movs	r3, #13
 8000f06:	e06c      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI1") == 0)
 8000f08:	4946      	ldr	r1, [pc, #280]	@ (8001024 <getArgument+0x220>)
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff f988 	bl	8000220 <strcmp>
 8000f10:	4603      	mov	r3, r0
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d101      	bne.n	8000f1a <getArgument+0x116>
			return ARG_SPI1;
 8000f16:	230e      	movs	r3, #14
 8000f18:	e063      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI2") == 0)
 8000f1a:	4943      	ldr	r1, [pc, #268]	@ (8001028 <getArgument+0x224>)
 8000f1c:	6878      	ldr	r0, [r7, #4]
 8000f1e:	f7ff f97f 	bl	8000220 <strcmp>
 8000f22:	4603      	mov	r3, r0
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <getArgument+0x128>
			return ARG_SPI2;
 8000f28:	230f      	movs	r3, #15
 8000f2a:	e05a      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI1.CS1") == 0)
 8000f2c:	493f      	ldr	r1, [pc, #252]	@ (800102c <getArgument+0x228>)
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff f976 	bl	8000220 <strcmp>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d101      	bne.n	8000f3e <getArgument+0x13a>
   			return ARG_SPI1_CS1;
 8000f3a:	2310      	movs	r3, #16
 8000f3c:	e051      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI1.CS2") == 0)
 8000f3e:	493c      	ldr	r1, [pc, #240]	@ (8001030 <getArgument+0x22c>)
 8000f40:	6878      	ldr	r0, [r7, #4]
 8000f42:	f7ff f96d 	bl	8000220 <strcmp>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d101      	bne.n	8000f50 <getArgument+0x14c>
			return ARG_SPI1_CS2;
 8000f4c:	2311      	movs	r3, #17
 8000f4e:	e048      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI1.CS3") == 0)
 8000f50:	4938      	ldr	r1, [pc, #224]	@ (8001034 <getArgument+0x230>)
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff f964 	bl	8000220 <strcmp>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <getArgument+0x15e>
			return ARG_SPI1_CS3;
 8000f5e:	2312      	movs	r3, #18
 8000f60:	e03f      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI2.CS1") == 0)
 8000f62:	4935      	ldr	r1, [pc, #212]	@ (8001038 <getArgument+0x234>)
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff f95b 	bl	8000220 <strcmp>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d101      	bne.n	8000f74 <getArgument+0x170>
			return ARG_SPI2_CS1;
 8000f70:	2313      	movs	r3, #19
 8000f72:	e036      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI2.CS2") == 0)
 8000f74:	4931      	ldr	r1, [pc, #196]	@ (800103c <getArgument+0x238>)
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f7ff f952 	bl	8000220 <strcmp>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d101      	bne.n	8000f86 <getArgument+0x182>
			return ARG_SPI2_CS2;
 8000f82:	2314      	movs	r3, #20
 8000f84:	e02d      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "SPI2.CS3") == 0)
 8000f86:	492e      	ldr	r1, [pc, #184]	@ (8001040 <getArgument+0x23c>)
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff f949 	bl	8000220 <strcmp>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d101      	bne.n	8000f98 <getArgument+0x194>
			return ARG_SPI2_CS3;
 8000f94:	2315      	movs	r3, #21
 8000f96:	e024      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "I2C1") == 0)
 8000f98:	492a      	ldr	r1, [pc, #168]	@ (8001044 <getArgument+0x240>)
 8000f9a:	6878      	ldr	r0, [r7, #4]
 8000f9c:	f7ff f940 	bl	8000220 <strcmp>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d101      	bne.n	8000faa <getArgument+0x1a6>
			return ARG_I2C1;
 8000fa6:	2316      	movs	r3, #22
 8000fa8:	e01b      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "I2C2") == 0)
 8000faa:	4927      	ldr	r1, [pc, #156]	@ (8001048 <getArgument+0x244>)
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff f937 	bl	8000220 <strcmp>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <getArgument+0x1b8>
			return ARG_I2C2;
 8000fb8:	2317      	movs	r3, #23
 8000fba:	e012      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "I2C1.SPEED") == 0)
 8000fbc:	4923      	ldr	r1, [pc, #140]	@ (800104c <getArgument+0x248>)
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	f7ff f92e 	bl	8000220 <strcmp>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <getArgument+0x1ca>
			return I2C1_SPEED;
 8000fca:	2318      	movs	r3, #24
 8000fcc:	e009      	b.n	8000fe2 <getArgument+0x1de>
    else if (strcmp(str, "I2C2.SPEED") == 0)
 8000fce:	4920      	ldr	r1, [pc, #128]	@ (8001050 <getArgument+0x24c>)
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff f925 	bl	8000220 <strcmp>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <getArgument+0x1dc>
			return I2C2_SPEED;
 8000fdc:	2319      	movs	r3, #25
 8000fde:	e000      	b.n	8000fe2 <getArgument+0x1de>
    else
        return arg_unknown;
 8000fe0:	231a      	movs	r3, #26
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	3708      	adds	r7, #8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	08008c40 	.word	0x08008c40
 8000ff0:	08008c48 	.word	0x08008c48
 8000ff4:	08008c50 	.word	0x08008c50
 8000ff8:	08008c58 	.word	0x08008c58
 8000ffc:	08008c60 	.word	0x08008c60
 8001000:	08008c68 	.word	0x08008c68
 8001004:	08008c70 	.word	0x08008c70
 8001008:	08008c78 	.word	0x08008c78
 800100c:	08008c80 	.word	0x08008c80
 8001010:	08008c8c 	.word	0x08008c8c
 8001014:	08008c98 	.word	0x08008c98
 8001018:	08008ca4 	.word	0x08008ca4
 800101c:	08008cb0 	.word	0x08008cb0
 8001020:	08008cb8 	.word	0x08008cb8
 8001024:	08008cc4 	.word	0x08008cc4
 8001028:	08008ccc 	.word	0x08008ccc
 800102c:	08008cd4 	.word	0x08008cd4
 8001030:	08008ce0 	.word	0x08008ce0
 8001034:	08008cec 	.word	0x08008cec
 8001038:	08008cf8 	.word	0x08008cf8
 800103c:	08008d04 	.word	0x08008d04
 8001040:	08008d10 	.word	0x08008d10
 8001044:	08008d1c 	.word	0x08008d1c
 8001048:	08008d24 	.word	0x08008d24
 800104c:	08008d2c 	.word	0x08008d2c
 8001050:	08008d38 	.word	0x08008d38

08001054 <getState>:

enum State getState(const char *str)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
    if (strcmp(str, "ON") == 0 || strcmp(str, "HIGH") == 0 || strcmp(str, "1") == 0 || strcmp(str, "TRUE") == 0)
 800105c:	4920      	ldr	r1, [pc, #128]	@ (80010e0 <getState+0x8c>)
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f7ff f8de 	bl	8000220 <strcmp>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d014      	beq.n	8001094 <getState+0x40>
 800106a:	491e      	ldr	r1, [pc, #120]	@ (80010e4 <getState+0x90>)
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f7ff f8d7 	bl	8000220 <strcmp>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d00d      	beq.n	8001094 <getState+0x40>
 8001078:	491b      	ldr	r1, [pc, #108]	@ (80010e8 <getState+0x94>)
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff f8d0 	bl	8000220 <strcmp>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d006      	beq.n	8001094 <getState+0x40>
 8001086:	4919      	ldr	r1, [pc, #100]	@ (80010ec <getState+0x98>)
 8001088:	6878      	ldr	r0, [r7, #4]
 800108a:	f7ff f8c9 	bl	8000220 <strcmp>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <getState+0x44>
        return ON;
 8001094:	2300      	movs	r3, #0
 8001096:	e01e      	b.n	80010d6 <getState+0x82>
    else if (strcmp(str, "OFF") == 0 || strcmp(str, "LOW") == 0 || strcmp(str, "0") == 0 || strcmp(str, "FALSE") == 0)
 8001098:	4915      	ldr	r1, [pc, #84]	@ (80010f0 <getState+0x9c>)
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff f8c0 	bl	8000220 <strcmp>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d014      	beq.n	80010d0 <getState+0x7c>
 80010a6:	4913      	ldr	r1, [pc, #76]	@ (80010f4 <getState+0xa0>)
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff f8b9 	bl	8000220 <strcmp>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d00d      	beq.n	80010d0 <getState+0x7c>
 80010b4:	4910      	ldr	r1, [pc, #64]	@ (80010f8 <getState+0xa4>)
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff f8b2 	bl	8000220 <strcmp>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d006      	beq.n	80010d0 <getState+0x7c>
 80010c2:	490e      	ldr	r1, [pc, #56]	@ (80010fc <getState+0xa8>)
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff f8ab 	bl	8000220 <strcmp>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d101      	bne.n	80010d4 <getState+0x80>
               return OFF;
 80010d0:	2301      	movs	r3, #1
 80010d2:	e000      	b.n	80010d6 <getState+0x82>
    else
        return state_unknown;
 80010d4:	2302      	movs	r3, #2
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	08008d44 	.word	0x08008d44
 80010e4:	08008d48 	.word	0x08008d48
 80010e8:	08008d50 	.word	0x08008d50
 80010ec:	08008d54 	.word	0x08008d54
 80010f0:	08008d5c 	.word	0x08008d5c
 80010f4:	08008d60 	.word	0x08008d60
 80010f8:	08008d64 	.word	0x08008d64
 80010fc:	08008d68 	.word	0x08008d68

08001100 <getSpeed>:

enum Speed getSpeed(const char *str)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
    if (strcmp(str, "LOW") == 0)
 8001108:	490f      	ldr	r1, [pc, #60]	@ (8001148 <getSpeed+0x48>)
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff f888 	bl	8000220 <strcmp>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d101      	bne.n	800111a <getSpeed+0x1a>
        return LOW;
 8001116:	2300      	movs	r3, #0
 8001118:	e012      	b.n	8001140 <getSpeed+0x40>
    else if (strcmp(str, "MEDIUM") == 0)
 800111a:	490c      	ldr	r1, [pc, #48]	@ (800114c <getSpeed+0x4c>)
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff f87f 	bl	8000220 <strcmp>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d101      	bne.n	800112c <getSpeed+0x2c>
        return MEDIUM;
 8001128:	2301      	movs	r3, #1
 800112a:	e009      	b.n	8001140 <getSpeed+0x40>
    else if (strcmp(str, "HIGH") == 0)
 800112c:	4908      	ldr	r1, [pc, #32]	@ (8001150 <getSpeed+0x50>)
 800112e:	6878      	ldr	r0, [r7, #4]
 8001130:	f7ff f876 	bl	8000220 <strcmp>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d101      	bne.n	800113e <getSpeed+0x3e>
            return HIGH;
 800113a:	2302      	movs	r3, #2
 800113c:	e000      	b.n	8001140 <getSpeed+0x40>
    else
    	return spd_unknown;
 800113e:	2303      	movs	r3, #3
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	08008d60 	.word	0x08008d60
 800114c:	08008d70 	.word	0x08008d70
 8001150:	08008d48 	.word	0x08008d48

08001154 <LED0_Turn_On>:

void LED0_Turn_On()
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8001158:	2201      	movs	r2, #1
 800115a:	2101      	movs	r1, #1
 800115c:	4802      	ldr	r0, [pc, #8]	@ (8001168 <LED0_Turn_On+0x14>)
 800115e:	f002 f877 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40020400 	.word	0x40020400

0800116c <LED1_Turn_On>:

void LED1_Turn_On()
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001170:	2201      	movs	r2, #1
 8001172:	2180      	movs	r1, #128	@ 0x80
 8001174:	4802      	ldr	r0, [pc, #8]	@ (8001180 <LED1_Turn_On+0x14>)
 8001176:	f002 f86b 	bl	8003250 <HAL_GPIO_WritePin>
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40020400 	.word	0x40020400

08001184 <LED2_Turn_On>:

void LED2_Turn_On()
{
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001188:	2201      	movs	r2, #1
 800118a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800118e:	4802      	ldr	r0, [pc, #8]	@ (8001198 <LED2_Turn_On+0x14>)
 8001190:	f002 f85e 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40020400 	.word	0x40020400

0800119c <LED0_Turn_Off>:
void LED0_Turn_Off()
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80011a0:	2200      	movs	r2, #0
 80011a2:	2101      	movs	r1, #1
 80011a4:	4802      	ldr	r0, [pc, #8]	@ (80011b0 <LED0_Turn_Off+0x14>)
 80011a6:	f002 f853 	bl	8003250 <HAL_GPIO_WritePin>
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40020400 	.word	0x40020400

080011b4 <LED1_Turn_Off>:

void LED1_Turn_Off()
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2180      	movs	r1, #128	@ 0x80
 80011bc:	4802      	ldr	r0, [pc, #8]	@ (80011c8 <LED1_Turn_Off+0x14>)
 80011be:	f002 f847 	bl	8003250 <HAL_GPIO_WritePin>
}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40020400 	.word	0x40020400

080011cc <LED2_Turn_Off>:

void LED2_Turn_Off()
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011d6:	4802      	ldr	r0, [pc, #8]	@ (80011e0 <LED2_Turn_Off+0x14>)
 80011d8:	f002 f83a 	bl	8003250 <HAL_GPIO_WritePin>
}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40020400 	.word	0x40020400

080011e4 <LED_ALL_On>:

void LED_ALL_On()
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 80011e8:	2201      	movs	r2, #1
 80011ea:	2101      	movs	r1, #1
 80011ec:	4807      	ldr	r0, [pc, #28]	@ (800120c <LED_ALL_On+0x28>)
 80011ee:	f002 f82f 	bl	8003250 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80011f2:	2201      	movs	r2, #1
 80011f4:	2180      	movs	r1, #128	@ 0x80
 80011f6:	4805      	ldr	r0, [pc, #20]	@ (800120c <LED_ALL_On+0x28>)
 80011f8:	f002 f82a 	bl	8003250 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 80011fc:	2201      	movs	r2, #1
 80011fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001202:	4802      	ldr	r0, [pc, #8]	@ (800120c <LED_ALL_On+0x28>)
 8001204:	f002 f824 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40020400 	.word	0x40020400

08001210 <LED_ALL_Off>:

void LED_ALL_Off()
{
 8001210:	b580      	push	{r7, lr}
 8001212:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 8001214:	2200      	movs	r2, #0
 8001216:	2101      	movs	r1, #1
 8001218:	4807      	ldr	r0, [pc, #28]	@ (8001238 <LED_ALL_Off+0x28>)
 800121a:	f002 f819 	bl	8003250 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800121e:	2200      	movs	r2, #0
 8001220:	2180      	movs	r1, #128	@ 0x80
 8001222:	4805      	ldr	r0, [pc, #20]	@ (8001238 <LED_ALL_Off+0x28>)
 8001224:	f002 f814 	bl	8003250 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001228:	2200      	movs	r2, #0
 800122a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800122e:	4802      	ldr	r0, [pc, #8]	@ (8001238 <LED_ALL_Off+0x28>)
 8001230:	f002 f80e 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001234:	bf00      	nop
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40020400 	.word	0x40020400

0800123c <PWM0_On>:

void PWM0_On()
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001240:	2100      	movs	r1, #0
 8001242:	4802      	ldr	r0, [pc, #8]	@ (800124c <PWM0_On+0x10>)
 8001244:	f003 fc64 	bl	8004b10 <HAL_TIM_PWM_Start>
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	2000021c 	.word	0x2000021c

08001250 <PWM0_Off>:

void PWM0_Off()
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 8001254:	2100      	movs	r1, #0
 8001256:	4802      	ldr	r0, [pc, #8]	@ (8001260 <PWM0_Off+0x10>)
 8001258:	f003 fd54 	bl	8004d04 <HAL_TIM_PWM_Stop>
}
 800125c:	bf00      	nop
 800125e:	bd80      	pop	{r7, pc}
 8001260:	2000021c 	.word	0x2000021c

08001264 <PWM1_On>:

void PWM1_On()
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001268:	2104      	movs	r1, #4
 800126a:	4802      	ldr	r0, [pc, #8]	@ (8001274 <PWM1_On+0x10>)
 800126c:	f003 fc50 	bl	8004b10 <HAL_TIM_PWM_Start>
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	2000021c 	.word	0x2000021c

08001278 <PWM1_Off>:

void PWM1_Off()
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 800127c:	2104      	movs	r1, #4
 800127e:	4802      	ldr	r0, [pc, #8]	@ (8001288 <PWM1_Off+0x10>)
 8001280:	f003 fd40 	bl	8004d04 <HAL_TIM_PWM_Stop>
}
 8001284:	bf00      	nop
 8001286:	bd80      	pop	{r7, pc}
 8001288:	2000021c 	.word	0x2000021c

0800128c <PWM2_On>:

void PWM2_On()
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001290:	2108      	movs	r1, #8
 8001292:	4802      	ldr	r0, [pc, #8]	@ (800129c <PWM2_On+0x10>)
 8001294:	f003 fc3c 	bl	8004b10 <HAL_TIM_PWM_Start>
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}
 800129c:	2000021c 	.word	0x2000021c

080012a0 <PWM2_Off>:

void PWM2_Off()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 80012a4:	2108      	movs	r1, #8
 80012a6:	4802      	ldr	r0, [pc, #8]	@ (80012b0 <PWM2_Off+0x10>)
 80012a8:	f003 fd2c 	bl	8004d04 <HAL_TIM_PWM_Stop>
}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	2000021c 	.word	0x2000021c

080012b4 <PWM3_On>:

void PWM3_On()
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80012b8:	210c      	movs	r1, #12
 80012ba:	4802      	ldr	r0, [pc, #8]	@ (80012c4 <PWM3_On+0x10>)
 80012bc:	f003 fc28 	bl	8004b10 <HAL_TIM_PWM_Start>
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	2000021c 	.word	0x2000021c

080012c8 <PWM3_Off>:

void PWM3_Off()
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80012cc:	210c      	movs	r1, #12
 80012ce:	4802      	ldr	r0, [pc, #8]	@ (80012d8 <PWM3_Off+0x10>)
 80012d0:	f003 fd18 	bl	8004d04 <HAL_TIM_PWM_Stop>
}
 80012d4:	bf00      	nop
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	2000021c 	.word	0x2000021c

080012dc <PWM0_DUTY_SET>:

void PWM0_DUTY_SET(int duty)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	if ((sscanf(duty, "%d %c", &param, &extra) == 1))
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <PWM0_DUTY_SET+0x68>)
 80012e8:	4a17      	ldr	r2, [pc, #92]	@ (8001348 <PWM0_DUTY_SET+0x6c>)
 80012ea:	4918      	ldr	r1, [pc, #96]	@ (800134c <PWM0_DUTY_SET+0x70>)
 80012ec:	f006 fb6e 	bl	80079cc <siscanf>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d11f      	bne.n	8001336 <PWM0_DUTY_SET+0x5a>
	{
		if ((0 <= param) && (param <= 100))
 80012f6:	4b14      	ldr	r3, [pc, #80]	@ (8001348 <PWM0_DUTY_SET+0x6c>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2b64      	cmp	r3, #100	@ 0x64
 80012fc:	d818      	bhi.n	8001330 <PWM0_DUTY_SET+0x54>
		{
			arr = htim3.Instance->ARR;
 80012fe:	4b14      	ldr	r3, [pc, #80]	@ (8001350 <PWM0_DUTY_SET+0x74>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001304:	461a      	mov	r2, r3
 8001306:	4b13      	ldr	r3, [pc, #76]	@ (8001354 <PWM0_DUTY_SET+0x78>)
 8001308:	601a      	str	r2, [r3, #0]
			param = arr*param/100;
 800130a:	4b12      	ldr	r3, [pc, #72]	@ (8001354 <PWM0_DUTY_SET+0x78>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	461a      	mov	r2, r3
 8001310:	4b0d      	ldr	r3, [pc, #52]	@ (8001348 <PWM0_DUTY_SET+0x6c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	fb02 f303 	mul.w	r3, r2, r3
 8001318:	4a0f      	ldr	r2, [pc, #60]	@ (8001358 <PWM0_DUTY_SET+0x7c>)
 800131a:	fba2 2303 	umull	r2, r3, r2, r3
 800131e:	095b      	lsrs	r3, r3, #5
 8001320:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <PWM0_DUTY_SET+0x6c>)
 8001322:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, param);
 8001324:	4b0a      	ldr	r3, [pc, #40]	@ (8001350 <PWM0_DUTY_SET+0x74>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a07      	ldr	r2, [pc, #28]	@ (8001348 <PWM0_DUTY_SET+0x6c>)
 800132a:	6812      	ldr	r2, [r2, #0]
 800132c:	635a      	str	r2, [r3, #52]	@ 0x34
	else
	{
		param_error();
	}

}
 800132e:	e004      	b.n	800133a <PWM0_DUTY_SET+0x5e>
			param_error();
 8001330:	f000 fb40 	bl	80019b4 <param_error>
}
 8001334:	e001      	b.n	800133a <PWM0_DUTY_SET+0x5e>
		param_error();
 8001336:	f000 fb3d 	bl	80019b4 <param_error>
}
 800133a:	bf00      	nop
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200007f8 	.word	0x200007f8
 8001348:	200007f0 	.word	0x200007f0
 800134c:	08008d78 	.word	0x08008d78
 8001350:	2000021c 	.word	0x2000021c
 8001354:	200007f4 	.word	0x200007f4
 8001358:	51eb851f 	.word	0x51eb851f

0800135c <PWM1_DUTY_SET>:

void PWM1_DUTY_SET(int duty)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
	if ((sscanf(duty, "%d %c", &param, &extra) == 1))
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	4b17      	ldr	r3, [pc, #92]	@ (80013c4 <PWM1_DUTY_SET+0x68>)
 8001368:	4a17      	ldr	r2, [pc, #92]	@ (80013c8 <PWM1_DUTY_SET+0x6c>)
 800136a:	4918      	ldr	r1, [pc, #96]	@ (80013cc <PWM1_DUTY_SET+0x70>)
 800136c:	f006 fb2e 	bl	80079cc <siscanf>
 8001370:	4603      	mov	r3, r0
 8001372:	2b01      	cmp	r3, #1
 8001374:	d11f      	bne.n	80013b6 <PWM1_DUTY_SET+0x5a>
	{
		if ((0 <= param) && (param <= 100))
 8001376:	4b14      	ldr	r3, [pc, #80]	@ (80013c8 <PWM1_DUTY_SET+0x6c>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	2b64      	cmp	r3, #100	@ 0x64
 800137c:	d818      	bhi.n	80013b0 <PWM1_DUTY_SET+0x54>
		{
			arr = htim3.Instance->ARR;
 800137e:	4b14      	ldr	r3, [pc, #80]	@ (80013d0 <PWM1_DUTY_SET+0x74>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001384:	461a      	mov	r2, r3
 8001386:	4b13      	ldr	r3, [pc, #76]	@ (80013d4 <PWM1_DUTY_SET+0x78>)
 8001388:	601a      	str	r2, [r3, #0]
			param = arr*param/100;
 800138a:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <PWM1_DUTY_SET+0x78>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <PWM1_DUTY_SET+0x6c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	fb02 f303 	mul.w	r3, r2, r3
 8001398:	4a0f      	ldr	r2, [pc, #60]	@ (80013d8 <PWM1_DUTY_SET+0x7c>)
 800139a:	fba2 2303 	umull	r2, r3, r2, r3
 800139e:	095b      	lsrs	r3, r3, #5
 80013a0:	4a09      	ldr	r2, [pc, #36]	@ (80013c8 <PWM1_DUTY_SET+0x6c>)
 80013a2:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, param);
 80013a4:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <PWM1_DUTY_SET+0x74>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a07      	ldr	r2, [pc, #28]	@ (80013c8 <PWM1_DUTY_SET+0x6c>)
 80013aa:	6812      	ldr	r2, [r2, #0]
 80013ac:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	else
	{
		param_error();
	}
}
 80013ae:	e004      	b.n	80013ba <PWM1_DUTY_SET+0x5e>
			param_error();
 80013b0:	f000 fb00 	bl	80019b4 <param_error>
}
 80013b4:	e001      	b.n	80013ba <PWM1_DUTY_SET+0x5e>
		param_error();
 80013b6:	f000 fafd 	bl	80019b4 <param_error>
}
 80013ba:	bf00      	nop
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	200007f8 	.word	0x200007f8
 80013c8:	200007f0 	.word	0x200007f0
 80013cc:	08008d78 	.word	0x08008d78
 80013d0:	2000021c 	.word	0x2000021c
 80013d4:	200007f4 	.word	0x200007f4
 80013d8:	51eb851f 	.word	0x51eb851f

080013dc <PWM2_DUTY_SET>:

void PWM2_DUTY_SET(int duty)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b082      	sub	sp, #8
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
	if ((sscanf(duty, "%d %c", &param, &extra) == 1))
 80013e4:	6878      	ldr	r0, [r7, #4]
 80013e6:	4b17      	ldr	r3, [pc, #92]	@ (8001444 <PWM2_DUTY_SET+0x68>)
 80013e8:	4a17      	ldr	r2, [pc, #92]	@ (8001448 <PWM2_DUTY_SET+0x6c>)
 80013ea:	4918      	ldr	r1, [pc, #96]	@ (800144c <PWM2_DUTY_SET+0x70>)
 80013ec:	f006 faee 	bl	80079cc <siscanf>
 80013f0:	4603      	mov	r3, r0
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d11f      	bne.n	8001436 <PWM2_DUTY_SET+0x5a>
	{
		if ((0 <= param) && (param <= 100))
 80013f6:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <PWM2_DUTY_SET+0x6c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2b64      	cmp	r3, #100	@ 0x64
 80013fc:	d818      	bhi.n	8001430 <PWM2_DUTY_SET+0x54>
		{
			arr = htim3.Instance->ARR;
 80013fe:	4b14      	ldr	r3, [pc, #80]	@ (8001450 <PWM2_DUTY_SET+0x74>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001404:	461a      	mov	r2, r3
 8001406:	4b13      	ldr	r3, [pc, #76]	@ (8001454 <PWM2_DUTY_SET+0x78>)
 8001408:	601a      	str	r2, [r3, #0]
			param = arr*param/100;
 800140a:	4b12      	ldr	r3, [pc, #72]	@ (8001454 <PWM2_DUTY_SET+0x78>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	461a      	mov	r2, r3
 8001410:	4b0d      	ldr	r3, [pc, #52]	@ (8001448 <PWM2_DUTY_SET+0x6c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	fb02 f303 	mul.w	r3, r2, r3
 8001418:	4a0f      	ldr	r2, [pc, #60]	@ (8001458 <PWM2_DUTY_SET+0x7c>)
 800141a:	fba2 2303 	umull	r2, r3, r2, r3
 800141e:	095b      	lsrs	r3, r3, #5
 8001420:	4a09      	ldr	r2, [pc, #36]	@ (8001448 <PWM2_DUTY_SET+0x6c>)
 8001422:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, param);
 8001424:	4b0a      	ldr	r3, [pc, #40]	@ (8001450 <PWM2_DUTY_SET+0x74>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a07      	ldr	r2, [pc, #28]	@ (8001448 <PWM2_DUTY_SET+0x6c>)
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
	else
	{
		param_error();
	}
}
 800142e:	e004      	b.n	800143a <PWM2_DUTY_SET+0x5e>
			param_error();
 8001430:	f000 fac0 	bl	80019b4 <param_error>
}
 8001434:	e001      	b.n	800143a <PWM2_DUTY_SET+0x5e>
		param_error();
 8001436:	f000 fabd 	bl	80019b4 <param_error>
}
 800143a:	bf00      	nop
 800143c:	3708      	adds	r7, #8
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	200007f8 	.word	0x200007f8
 8001448:	200007f0 	.word	0x200007f0
 800144c:	08008d78 	.word	0x08008d78
 8001450:	2000021c 	.word	0x2000021c
 8001454:	200007f4 	.word	0x200007f4
 8001458:	51eb851f 	.word	0x51eb851f

0800145c <PWM3_DUTY_SET>:

void PWM3_DUTY_SET(int duty)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
	if ((sscanf(duty, "%d %c", &param, &extra) == 1))
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	4b17      	ldr	r3, [pc, #92]	@ (80014c4 <PWM3_DUTY_SET+0x68>)
 8001468:	4a17      	ldr	r2, [pc, #92]	@ (80014c8 <PWM3_DUTY_SET+0x6c>)
 800146a:	4918      	ldr	r1, [pc, #96]	@ (80014cc <PWM3_DUTY_SET+0x70>)
 800146c:	f006 faae 	bl	80079cc <siscanf>
 8001470:	4603      	mov	r3, r0
 8001472:	2b01      	cmp	r3, #1
 8001474:	d11f      	bne.n	80014b6 <PWM3_DUTY_SET+0x5a>
	{
		if ((0 <= param) && (param <= 100))
 8001476:	4b14      	ldr	r3, [pc, #80]	@ (80014c8 <PWM3_DUTY_SET+0x6c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2b64      	cmp	r3, #100	@ 0x64
 800147c:	d818      	bhi.n	80014b0 <PWM3_DUTY_SET+0x54>
		{
			arr = htim3.Instance->ARR;
 800147e:	4b14      	ldr	r3, [pc, #80]	@ (80014d0 <PWM3_DUTY_SET+0x74>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001484:	461a      	mov	r2, r3
 8001486:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <PWM3_DUTY_SET+0x78>)
 8001488:	601a      	str	r2, [r3, #0]
			param = arr*param/100;
 800148a:	4b12      	ldr	r3, [pc, #72]	@ (80014d4 <PWM3_DUTY_SET+0x78>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	461a      	mov	r2, r3
 8001490:	4b0d      	ldr	r3, [pc, #52]	@ (80014c8 <PWM3_DUTY_SET+0x6c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	fb02 f303 	mul.w	r3, r2, r3
 8001498:	4a0f      	ldr	r2, [pc, #60]	@ (80014d8 <PWM3_DUTY_SET+0x7c>)
 800149a:	fba2 2303 	umull	r2, r3, r2, r3
 800149e:	095b      	lsrs	r3, r3, #5
 80014a0:	4a09      	ldr	r2, [pc, #36]	@ (80014c8 <PWM3_DUTY_SET+0x6c>)
 80014a2:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, param);
 80014a4:	4b0a      	ldr	r3, [pc, #40]	@ (80014d0 <PWM3_DUTY_SET+0x74>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a07      	ldr	r2, [pc, #28]	@ (80014c8 <PWM3_DUTY_SET+0x6c>)
 80014aa:	6812      	ldr	r2, [r2, #0]
 80014ac:	641a      	str	r2, [r3, #64]	@ 0x40
	else
	{
		param_error();
	}

}
 80014ae:	e004      	b.n	80014ba <PWM3_DUTY_SET+0x5e>
			param_error();
 80014b0:	f000 fa80 	bl	80019b4 <param_error>
}
 80014b4:	e001      	b.n	80014ba <PWM3_DUTY_SET+0x5e>
		param_error();
 80014b6:	f000 fa7d 	bl	80019b4 <param_error>
}
 80014ba:	bf00      	nop
 80014bc:	3708      	adds	r7, #8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200007f8 	.word	0x200007f8
 80014c8:	200007f0 	.word	0x200007f0
 80014cc:	08008d78 	.word	0x08008d78
 80014d0:	2000021c 	.word	0x2000021c
 80014d4:	200007f4 	.word	0x200007f4
 80014d8:	51eb851f 	.word	0x51eb851f

080014dc <PWM0_DUTY_GET>:

void PWM0_DUTY_GET()
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
	arr = htim3.Instance->ARR;
 80014e0:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <PWM0_DUTY_GET+0x70>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014e6:	461a      	mov	r2, r3
 80014e8:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <PWM0_DUTY_GET+0x74>)
 80014ea:	601a      	str	r2, [r3, #0]
	duty_int = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_1);
 80014ec:	4b17      	ldr	r3, [pc, #92]	@ (800154c <PWM0_DUTY_GET+0x70>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014f2:	4a18      	ldr	r2, [pc, #96]	@ (8001554 <PWM0_DUTY_GET+0x78>)
 80014f4:	6013      	str	r3, [r2, #0]
	duty_int = duty_int*100/arr;
 80014f6:	4b17      	ldr	r3, [pc, #92]	@ (8001554 <PWM0_DUTY_GET+0x78>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2264      	movs	r2, #100	@ 0x64
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	4a13      	ldr	r2, [pc, #76]	@ (8001550 <PWM0_DUTY_GET+0x74>)
 8001502:	6812      	ldr	r2, [r2, #0]
 8001504:	fbb3 f3f2 	udiv	r3, r3, r2
 8001508:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <PWM0_DUTY_GET+0x78>)
 800150a:	6013      	str	r3, [r2, #0]
	sprintf(duty_str, "%d", duty_int);
 800150c:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <PWM0_DUTY_GET+0x78>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	461a      	mov	r2, r3
 8001512:	4911      	ldr	r1, [pc, #68]	@ (8001558 <PWM0_DUTY_GET+0x7c>)
 8001514:	4811      	ldr	r0, [pc, #68]	@ (800155c <PWM0_DUTY_GET+0x80>)
 8001516:	f006 fa37 	bl	8007988 <siprintf>
	strcat(duty_str,"\r\n");
 800151a:	4810      	ldr	r0, [pc, #64]	@ (800155c <PWM0_DUTY_GET+0x80>)
 800151c:	f7fe fe8a 	bl	8000234 <strlen>
 8001520:	4603      	mov	r3, r0
 8001522:	461a      	mov	r2, r3
 8001524:	4b0d      	ldr	r3, [pc, #52]	@ (800155c <PWM0_DUTY_GET+0x80>)
 8001526:	4413      	add	r3, r2
 8001528:	4a0d      	ldr	r2, [pc, #52]	@ (8001560 <PWM0_DUTY_GET+0x84>)
 800152a:	8811      	ldrh	r1, [r2, #0]
 800152c:	7892      	ldrb	r2, [r2, #2]
 800152e:	8019      	strh	r1, [r3, #0]
 8001530:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&huart3, duty_str, strlen(duty_str), HAL_MAX_DELAY);
 8001532:	480a      	ldr	r0, [pc, #40]	@ (800155c <PWM0_DUTY_GET+0x80>)
 8001534:	f7fe fe7e 	bl	8000234 <strlen>
 8001538:	4603      	mov	r3, r0
 800153a:	b29a      	uxth	r2, r3
 800153c:	f04f 33ff 	mov.w	r3, #4294967295
 8001540:	4906      	ldr	r1, [pc, #24]	@ (800155c <PWM0_DUTY_GET+0x80>)
 8001542:	4808      	ldr	r0, [pc, #32]	@ (8001564 <PWM0_DUTY_GET+0x88>)
 8001544:	f004 fc34 	bl	8005db0 <HAL_UART_Transmit>
}
 8001548:	bf00      	nop
 800154a:	bd80      	pop	{r7, pc}
 800154c:	2000021c 	.word	0x2000021c
 8001550:	200007f4 	.word	0x200007f4
 8001554:	200007ec 	.word	0x200007ec
 8001558:	08008d80 	.word	0x08008d80
 800155c:	200007e0 	.word	0x200007e0
 8001560:	08008d84 	.word	0x08008d84
 8001564:	20000268 	.word	0x20000268

08001568 <PWM1_DUTY_GET>:

void PWM1_DUTY_GET()
{
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	arr = htim3.Instance->ARR;
 800156c:	4b1a      	ldr	r3, [pc, #104]	@ (80015d8 <PWM1_DUTY_GET+0x70>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001572:	461a      	mov	r2, r3
 8001574:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <PWM1_DUTY_GET+0x74>)
 8001576:	601a      	str	r2, [r3, #0]
	duty_int = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_2);
 8001578:	4b17      	ldr	r3, [pc, #92]	@ (80015d8 <PWM1_DUTY_GET+0x70>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800157e:	4a18      	ldr	r2, [pc, #96]	@ (80015e0 <PWM1_DUTY_GET+0x78>)
 8001580:	6013      	str	r3, [r2, #0]
	duty_int = duty_int*100/arr;
 8001582:	4b17      	ldr	r3, [pc, #92]	@ (80015e0 <PWM1_DUTY_GET+0x78>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	2264      	movs	r2, #100	@ 0x64
 8001588:	fb02 f303 	mul.w	r3, r2, r3
 800158c:	4a13      	ldr	r2, [pc, #76]	@ (80015dc <PWM1_DUTY_GET+0x74>)
 800158e:	6812      	ldr	r2, [r2, #0]
 8001590:	fbb3 f3f2 	udiv	r3, r3, r2
 8001594:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <PWM1_DUTY_GET+0x78>)
 8001596:	6013      	str	r3, [r2, #0]
	sprintf(duty_str, "%d", duty_int);
 8001598:	4b11      	ldr	r3, [pc, #68]	@ (80015e0 <PWM1_DUTY_GET+0x78>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	461a      	mov	r2, r3
 800159e:	4911      	ldr	r1, [pc, #68]	@ (80015e4 <PWM1_DUTY_GET+0x7c>)
 80015a0:	4811      	ldr	r0, [pc, #68]	@ (80015e8 <PWM1_DUTY_GET+0x80>)
 80015a2:	f006 f9f1 	bl	8007988 <siprintf>
	strcat(duty_str,"\r\n");
 80015a6:	4810      	ldr	r0, [pc, #64]	@ (80015e8 <PWM1_DUTY_GET+0x80>)
 80015a8:	f7fe fe44 	bl	8000234 <strlen>
 80015ac:	4603      	mov	r3, r0
 80015ae:	461a      	mov	r2, r3
 80015b0:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <PWM1_DUTY_GET+0x80>)
 80015b2:	4413      	add	r3, r2
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <PWM1_DUTY_GET+0x84>)
 80015b6:	8811      	ldrh	r1, [r2, #0]
 80015b8:	7892      	ldrb	r2, [r2, #2]
 80015ba:	8019      	strh	r1, [r3, #0]
 80015bc:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&huart3, duty_str, strlen(duty_str), HAL_MAX_DELAY);
 80015be:	480a      	ldr	r0, [pc, #40]	@ (80015e8 <PWM1_DUTY_GET+0x80>)
 80015c0:	f7fe fe38 	bl	8000234 <strlen>
 80015c4:	4603      	mov	r3, r0
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	f04f 33ff 	mov.w	r3, #4294967295
 80015cc:	4906      	ldr	r1, [pc, #24]	@ (80015e8 <PWM1_DUTY_GET+0x80>)
 80015ce:	4808      	ldr	r0, [pc, #32]	@ (80015f0 <PWM1_DUTY_GET+0x88>)
 80015d0:	f004 fbee 	bl	8005db0 <HAL_UART_Transmit>
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	2000021c 	.word	0x2000021c
 80015dc:	200007f4 	.word	0x200007f4
 80015e0:	200007ec 	.word	0x200007ec
 80015e4:	08008d80 	.word	0x08008d80
 80015e8:	200007e0 	.word	0x200007e0
 80015ec:	08008d84 	.word	0x08008d84
 80015f0:	20000268 	.word	0x20000268

080015f4 <PWM2_DUTY_GET>:

void PWM2_DUTY_GET()
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	arr = htim3.Instance->ARR;
 80015f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001664 <PWM2_DUTY_GET+0x70>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015fe:	461a      	mov	r2, r3
 8001600:	4b19      	ldr	r3, [pc, #100]	@ (8001668 <PWM2_DUTY_GET+0x74>)
 8001602:	601a      	str	r2, [r3, #0]
	duty_int = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_3);
 8001604:	4b17      	ldr	r3, [pc, #92]	@ (8001664 <PWM2_DUTY_GET+0x70>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800160a:	4a18      	ldr	r2, [pc, #96]	@ (800166c <PWM2_DUTY_GET+0x78>)
 800160c:	6013      	str	r3, [r2, #0]
	duty_int = duty_int*100/arr;
 800160e:	4b17      	ldr	r3, [pc, #92]	@ (800166c <PWM2_DUTY_GET+0x78>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2264      	movs	r2, #100	@ 0x64
 8001614:	fb02 f303 	mul.w	r3, r2, r3
 8001618:	4a13      	ldr	r2, [pc, #76]	@ (8001668 <PWM2_DUTY_GET+0x74>)
 800161a:	6812      	ldr	r2, [r2, #0]
 800161c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001620:	4a12      	ldr	r2, [pc, #72]	@ (800166c <PWM2_DUTY_GET+0x78>)
 8001622:	6013      	str	r3, [r2, #0]
	sprintf(duty_str, "%d", duty_int);
 8001624:	4b11      	ldr	r3, [pc, #68]	@ (800166c <PWM2_DUTY_GET+0x78>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4911      	ldr	r1, [pc, #68]	@ (8001670 <PWM2_DUTY_GET+0x7c>)
 800162c:	4811      	ldr	r0, [pc, #68]	@ (8001674 <PWM2_DUTY_GET+0x80>)
 800162e:	f006 f9ab 	bl	8007988 <siprintf>
	strcat(duty_str,"\r\n");
 8001632:	4810      	ldr	r0, [pc, #64]	@ (8001674 <PWM2_DUTY_GET+0x80>)
 8001634:	f7fe fdfe 	bl	8000234 <strlen>
 8001638:	4603      	mov	r3, r0
 800163a:	461a      	mov	r2, r3
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <PWM2_DUTY_GET+0x80>)
 800163e:	4413      	add	r3, r2
 8001640:	4a0d      	ldr	r2, [pc, #52]	@ (8001678 <PWM2_DUTY_GET+0x84>)
 8001642:	8811      	ldrh	r1, [r2, #0]
 8001644:	7892      	ldrb	r2, [r2, #2]
 8001646:	8019      	strh	r1, [r3, #0]
 8001648:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&huart3, duty_str, strlen(duty_str), HAL_MAX_DELAY);
 800164a:	480a      	ldr	r0, [pc, #40]	@ (8001674 <PWM2_DUTY_GET+0x80>)
 800164c:	f7fe fdf2 	bl	8000234 <strlen>
 8001650:	4603      	mov	r3, r0
 8001652:	b29a      	uxth	r2, r3
 8001654:	f04f 33ff 	mov.w	r3, #4294967295
 8001658:	4906      	ldr	r1, [pc, #24]	@ (8001674 <PWM2_DUTY_GET+0x80>)
 800165a:	4808      	ldr	r0, [pc, #32]	@ (800167c <PWM2_DUTY_GET+0x88>)
 800165c:	f004 fba8 	bl	8005db0 <HAL_UART_Transmit>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}
 8001664:	2000021c 	.word	0x2000021c
 8001668:	200007f4 	.word	0x200007f4
 800166c:	200007ec 	.word	0x200007ec
 8001670:	08008d80 	.word	0x08008d80
 8001674:	200007e0 	.word	0x200007e0
 8001678:	08008d84 	.word	0x08008d84
 800167c:	20000268 	.word	0x20000268

08001680 <PWM3_DUTY_GET>:

void PWM3_DUTY_GET()
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	arr = htim3.Instance->ARR;
 8001684:	4b1a      	ldr	r3, [pc, #104]	@ (80016f0 <PWM3_DUTY_GET+0x70>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800168a:	461a      	mov	r2, r3
 800168c:	4b19      	ldr	r3, [pc, #100]	@ (80016f4 <PWM3_DUTY_GET+0x74>)
 800168e:	601a      	str	r2, [r3, #0]
	duty_int = __HAL_TIM_GET_COMPARE(&htim3, TIM_CHANNEL_4);
 8001690:	4b17      	ldr	r3, [pc, #92]	@ (80016f0 <PWM3_DUTY_GET+0x70>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	4a18      	ldr	r2, [pc, #96]	@ (80016f8 <PWM3_DUTY_GET+0x78>)
 8001698:	6013      	str	r3, [r2, #0]
	duty_int = duty_int*100/arr;
 800169a:	4b17      	ldr	r3, [pc, #92]	@ (80016f8 <PWM3_DUTY_GET+0x78>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2264      	movs	r2, #100	@ 0x64
 80016a0:	fb02 f303 	mul.w	r3, r2, r3
 80016a4:	4a13      	ldr	r2, [pc, #76]	@ (80016f4 <PWM3_DUTY_GET+0x74>)
 80016a6:	6812      	ldr	r2, [r2, #0]
 80016a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80016ac:	4a12      	ldr	r2, [pc, #72]	@ (80016f8 <PWM3_DUTY_GET+0x78>)
 80016ae:	6013      	str	r3, [r2, #0]
	sprintf(duty_str, "%d", duty_int);
 80016b0:	4b11      	ldr	r3, [pc, #68]	@ (80016f8 <PWM3_DUTY_GET+0x78>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	4911      	ldr	r1, [pc, #68]	@ (80016fc <PWM3_DUTY_GET+0x7c>)
 80016b8:	4811      	ldr	r0, [pc, #68]	@ (8001700 <PWM3_DUTY_GET+0x80>)
 80016ba:	f006 f965 	bl	8007988 <siprintf>
	strcat(duty_str,"\r\n");
 80016be:	4810      	ldr	r0, [pc, #64]	@ (8001700 <PWM3_DUTY_GET+0x80>)
 80016c0:	f7fe fdb8 	bl	8000234 <strlen>
 80016c4:	4603      	mov	r3, r0
 80016c6:	461a      	mov	r2, r3
 80016c8:	4b0d      	ldr	r3, [pc, #52]	@ (8001700 <PWM3_DUTY_GET+0x80>)
 80016ca:	4413      	add	r3, r2
 80016cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001704 <PWM3_DUTY_GET+0x84>)
 80016ce:	8811      	ldrh	r1, [r2, #0]
 80016d0:	7892      	ldrb	r2, [r2, #2]
 80016d2:	8019      	strh	r1, [r3, #0]
 80016d4:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit(&huart3, duty_str, strlen(duty_str), HAL_MAX_DELAY);
 80016d6:	480a      	ldr	r0, [pc, #40]	@ (8001700 <PWM3_DUTY_GET+0x80>)
 80016d8:	f7fe fdac 	bl	8000234 <strlen>
 80016dc:	4603      	mov	r3, r0
 80016de:	b29a      	uxth	r2, r3
 80016e0:	f04f 33ff 	mov.w	r3, #4294967295
 80016e4:	4906      	ldr	r1, [pc, #24]	@ (8001700 <PWM3_DUTY_GET+0x80>)
 80016e6:	4808      	ldr	r0, [pc, #32]	@ (8001708 <PWM3_DUTY_GET+0x88>)
 80016e8:	f004 fb62 	bl	8005db0 <HAL_UART_Transmit>
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	2000021c 	.word	0x2000021c
 80016f4:	200007f4 	.word	0x200007f4
 80016f8:	200007ec 	.word	0x200007ec
 80016fc:	08008d80 	.word	0x08008d80
 8001700:	200007e0 	.word	0x200007e0
 8001704:	08008d84 	.word	0x08008d84
 8001708:	20000268 	.word	0x20000268

0800170c <CAN1_START>:

void CAN1_START()
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	HAL_CAN_Start(&hcan1);
 8001710:	4802      	ldr	r0, [pc, #8]	@ (800171c <CAN1_START+0x10>)
 8001712:	f001 f9d0 	bl	8002ab6 <HAL_CAN_Start>
}
 8001716:	bf00      	nop
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	20000084 	.word	0x20000084

08001720 <CAN1_STOP>:

void CAN1_STOP()
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	HAL_CAN_Stop(&hcan1);
 8001724:	4802      	ldr	r0, [pc, #8]	@ (8001730 <CAN1_STOP+0x10>)
 8001726:	f001 fa0a 	bl	8002b3e <HAL_CAN_Stop>
}
 800172a:	bf00      	nop
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	20000084 	.word	0x20000084

08001734 <SPI1_START>:
    HAL_CAN_Init(&hcan1);
    HAL_CAN_Start(&hcan1);
}

void SPI1_START()
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
	__HAL_SPI_ENABLE(&hspi1);
 8001738:	4b06      	ldr	r3, [pc, #24]	@ (8001754 <SPI1_START+0x20>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	4b05      	ldr	r3, [pc, #20]	@ (8001754 <SPI1_START+0x20>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001746:	601a      	str	r2, [r3, #0]
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	20000154 	.word	0x20000154

08001758 <SPI1_STOP>:

void SPI1_STOP()
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 800175c:	4b06      	ldr	r3, [pc, #24]	@ (8001778 <SPI1_STOP+0x20>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	4b05      	ldr	r3, [pc, #20]	@ (8001778 <SPI1_STOP+0x20>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800176a:	601a      	str	r2, [r3, #0]
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	20000154 	.word	0x20000154

0800177c <SPI2_START>:

void SPI2_START()
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
	__HAL_SPI_ENABLE(&hspi2);
 8001780:	4b06      	ldr	r3, [pc, #24]	@ (800179c <SPI2_START+0x20>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	4b05      	ldr	r3, [pc, #20]	@ (800179c <SPI2_START+0x20>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800178e:	601a      	str	r2, [r3, #0]
}
 8001790:	bf00      	nop
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	200001b8 	.word	0x200001b8

080017a0 <SPI2_STOP>:

void SPI2_STOP()
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi2);
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <SPI2_STOP+0x20>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <SPI2_STOP+0x20>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80017b2:	601a      	str	r2, [r3, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	200001b8 	.word	0x200001b8

080017c4 <SPI1_CS1_HIGH>:

void SPI1_CS1_HIGH()
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 1);
 80017c8:	2201      	movs	r2, #1
 80017ca:	2104      	movs	r1, #4
 80017cc:	4802      	ldr	r0, [pc, #8]	@ (80017d8 <SPI1_CS1_HIGH+0x14>)
 80017ce:	f001 fd3f 	bl	8003250 <HAL_GPIO_WritePin>
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	40020c00 	.word	0x40020c00

080017dc <SPI1_CS1_LOW>:

void SPI1_CS1_LOW()
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, 0);
 80017e0:	2200      	movs	r2, #0
 80017e2:	2104      	movs	r1, #4
 80017e4:	4802      	ldr	r0, [pc, #8]	@ (80017f0 <SPI1_CS1_LOW+0x14>)
 80017e6:	f001 fd33 	bl	8003250 <HAL_GPIO_WritePin>
}
 80017ea:	bf00      	nop
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40020c00 	.word	0x40020c00

080017f4 <SPI1_CS2_HIGH>:

void SPI1_CS2_HIGH()
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, 1);
 80017f8:	2201      	movs	r2, #1
 80017fa:	2108      	movs	r1, #8
 80017fc:	4802      	ldr	r0, [pc, #8]	@ (8001808 <SPI1_CS2_HIGH+0x14>)
 80017fe:	f001 fd27 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	40020c00 	.word	0x40020c00

0800180c <SPI1_CS2_LOW>:

void SPI1_CS2_LOW()
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3, 0);
 8001810:	2200      	movs	r2, #0
 8001812:	2108      	movs	r1, #8
 8001814:	4802      	ldr	r0, [pc, #8]	@ (8001820 <SPI1_CS2_LOW+0x14>)
 8001816:	f001 fd1b 	bl	8003250 <HAL_GPIO_WritePin>
}
 800181a:	bf00      	nop
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40020c00 	.word	0x40020c00

08001824 <SPI1_CS3_HIGH>:

void SPI1_CS3_HIGH()
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 1);
 8001828:	2201      	movs	r2, #1
 800182a:	2110      	movs	r1, #16
 800182c:	4802      	ldr	r0, [pc, #8]	@ (8001838 <SPI1_CS3_HIGH+0x14>)
 800182e:	f001 fd0f 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001832:	bf00      	nop
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	40020c00 	.word	0x40020c00

0800183c <SPI1_CS3_LOW>:

void SPI1_CS3_LOW()
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, 0);
 8001840:	2200      	movs	r2, #0
 8001842:	2110      	movs	r1, #16
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <SPI1_CS3_LOW+0x14>)
 8001846:	f001 fd03 	bl	8003250 <HAL_GPIO_WritePin>
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40020c00 	.word	0x40020c00

08001854 <SPI2_CS1_HIGH>:

void SPI2_CS1_HIGH()
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 1);
 8001858:	2201      	movs	r2, #1
 800185a:	2120      	movs	r1, #32
 800185c:	4802      	ldr	r0, [pc, #8]	@ (8001868 <SPI2_CS1_HIGH+0x14>)
 800185e:	f001 fcf7 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40020c00 	.word	0x40020c00

0800186c <SPI2_CS1_LOW>:

void SPI2_CS1_LOW()
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_5, 0);
 8001870:	2200      	movs	r2, #0
 8001872:	2120      	movs	r1, #32
 8001874:	4802      	ldr	r0, [pc, #8]	@ (8001880 <SPI2_CS1_LOW+0x14>)
 8001876:	f001 fceb 	bl	8003250 <HAL_GPIO_WritePin>
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40020c00 	.word	0x40020c00

08001884 <SPI2_CS2_HIGH>:

void SPI2_CS2_HIGH()
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 1);
 8001888:	2201      	movs	r2, #1
 800188a:	2140      	movs	r1, #64	@ 0x40
 800188c:	4802      	ldr	r0, [pc, #8]	@ (8001898 <SPI2_CS2_HIGH+0x14>)
 800188e:	f001 fcdf 	bl	8003250 <HAL_GPIO_WritePin>
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40020c00 	.word	0x40020c00

0800189c <SPI2_CS2_LOW>:

void SPI2_CS2_LOW()
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, 0);
 80018a0:	2200      	movs	r2, #0
 80018a2:	2140      	movs	r1, #64	@ 0x40
 80018a4:	4802      	ldr	r0, [pc, #8]	@ (80018b0 <SPI2_CS2_LOW+0x14>)
 80018a6:	f001 fcd3 	bl	8003250 <HAL_GPIO_WritePin>
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40020c00 	.word	0x40020c00

080018b4 <SPI2_CS3_HIGH>:

void SPI2_CS3_HIGH()
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 1);
 80018b8:	2201      	movs	r2, #1
 80018ba:	2180      	movs	r1, #128	@ 0x80
 80018bc:	4802      	ldr	r0, [pc, #8]	@ (80018c8 <SPI2_CS3_HIGH+0x14>)
 80018be:	f001 fcc7 	bl	8003250 <HAL_GPIO_WritePin>
}
 80018c2:	bf00      	nop
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40020c00 	.word	0x40020c00

080018cc <SPI2_CS3_LOW>:

void SPI2_CS3_LOW()
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_7, 0);
 80018d0:	2200      	movs	r2, #0
 80018d2:	2180      	movs	r1, #128	@ 0x80
 80018d4:	4802      	ldr	r0, [pc, #8]	@ (80018e0 <SPI2_CS3_LOW+0x14>)
 80018d6:	f001 fcbb 	bl	8003250 <HAL_GPIO_WritePin>
}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40020c00 	.word	0x40020c00

080018e4 <I2C1_START>:

void I2C1_START()
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
	__HAL_I2C_ENABLE(&hi2c1);
 80018e8:	4b06      	ldr	r3, [pc, #24]	@ (8001904 <I2C1_START+0x20>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	4b05      	ldr	r3, [pc, #20]	@ (8001904 <I2C1_START+0x20>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f042 0201 	orr.w	r2, r2, #1
 80018f6:	601a      	str	r2, [r3, #0]
}
 80018f8:	bf00      	nop
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	200000ac 	.word	0x200000ac

08001908 <I2C1_STOP>:

void I2C1_STOP()
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
	__HAL_I2C_DISABLE(&hi2c1);
 800190c:	4b06      	ldr	r3, [pc, #24]	@ (8001928 <I2C1_STOP+0x20>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	4b05      	ldr	r3, [pc, #20]	@ (8001928 <I2C1_STOP+0x20>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f022 0201 	bic.w	r2, r2, #1
 800191a:	601a      	str	r2, [r3, #0]
}
 800191c:	bf00      	nop
 800191e:	46bd      	mov	sp, r7
 8001920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001924:	4770      	bx	lr
 8001926:	bf00      	nop
 8001928:	200000ac 	.word	0x200000ac

0800192c <I2C2_START>:

void I2C2_START()
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
	__HAL_I2C_ENABLE(&hi2c2);
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <I2C2_START+0x20>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	4b05      	ldr	r3, [pc, #20]	@ (800194c <I2C2_START+0x20>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f042 0201 	orr.w	r2, r2, #1
 800193e:	601a      	str	r2, [r3, #0]
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	20000100 	.word	0x20000100

08001950 <I2C2_STOP>:

void I2C2_STOP()
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
	__HAL_I2C_DISABLE(&hi2c2);
 8001954:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <I2C2_STOP+0x20>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <I2C2_STOP+0x20>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f022 0201 	bic.w	r2, r2, #1
 8001962:	601a      	str	r2, [r3, #0]
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	20000100 	.word	0x20000100

08001974 <cmd_error>:
	__HAL_I2C_ENABLE(&hi2c2);
}
//-----------------------------------------------------------------------

void cmd_error()
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, "Unknown command! Try set, reset, toggle or get!\r\n", strlen("Unknown command! Try set, reset, toggle or get!\r\n"), HAL_MAX_DELAY);
 8001978:	f04f 33ff 	mov.w	r3, #4294967295
 800197c:	2231      	movs	r2, #49	@ 0x31
 800197e:	4903      	ldr	r1, [pc, #12]	@ (800198c <cmd_error+0x18>)
 8001980:	4803      	ldr	r0, [pc, #12]	@ (8001990 <cmd_error+0x1c>)
 8001982:	f004 fa15 	bl	8005db0 <HAL_UART_Transmit>
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	08008d88 	.word	0x08008d88
 8001990:	20000268 	.word	0x20000268

08001994 <arg_error>:
void arg_error()
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, "Unknown or missing argument!\r\n", strlen("Unknown or missing argument!\r\n"), HAL_MAX_DELAY);
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	221e      	movs	r2, #30
 800199e:	4903      	ldr	r1, [pc, #12]	@ (80019ac <arg_error+0x18>)
 80019a0:	4803      	ldr	r0, [pc, #12]	@ (80019b0 <arg_error+0x1c>)
 80019a2:	f004 fa05 	bl	8005db0 <HAL_UART_Transmit>
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	08008dbc 	.word	0x08008dbc
 80019b0:	20000268 	.word	0x20000268

080019b4 <param_error>:

void param_error()
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, "Parameter unknown or out of range!\r\n", strlen("Parameter unknown or out of range!\r\n"), HAL_MAX_DELAY);
 80019b8:	f04f 33ff 	mov.w	r3, #4294967295
 80019bc:	2224      	movs	r2, #36	@ 0x24
 80019be:	4903      	ldr	r1, [pc, #12]	@ (80019cc <param_error+0x18>)
 80019c0:	4803      	ldr	r0, [pc, #12]	@ (80019d0 <param_error+0x1c>)
 80019c2:	f004 f9f5 	bl	8005db0 <HAL_UART_Transmit>
}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	08008ddc 	.word	0x08008ddc
 80019d0:	20000268 	.word	0x20000268

080019d4 <spd_error>:

void spd_error()
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, "Speed parameter unknown! Try LOW/MEDIUM/HIGH!\r\n", strlen("Speed parameter unknown! Try LOW/MEDIUM/HIGH!\r\n"), HAL_MAX_DELAY);
 80019d8:	f04f 33ff 	mov.w	r3, #4294967295
 80019dc:	222f      	movs	r2, #47	@ 0x2f
 80019de:	4903      	ldr	r1, [pc, #12]	@ (80019ec <spd_error+0x18>)
 80019e0:	4803      	ldr	r0, [pc, #12]	@ (80019f0 <spd_error+0x1c>)
 80019e2:	f004 f9e5 	bl	8005db0 <HAL_UART_Transmit>
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	08008e04 	.word	0x08008e04
 80019f0:	20000268 	.word	0x20000268

080019f4 <state_error>:

void state_error()
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart3, "State parameter unknown! Try ON/OFF/HIGH/LOW/1/0!\r\n", strlen("State parameter unknown! Try ON/OFF/HIGH/LOW/1/0!\r\n"), HAL_MAX_DELAY);
 80019f8:	f04f 33ff 	mov.w	r3, #4294967295
 80019fc:	2233      	movs	r2, #51	@ 0x33
 80019fe:	4903      	ldr	r1, [pc, #12]	@ (8001a0c <state_error+0x18>)
 8001a00:	4803      	ldr	r0, [pc, #12]	@ (8001a10 <state_error+0x1c>)
 8001a02:	f004 f9d5 	bl	8005db0 <HAL_UART_Transmit>
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	08008e34 	.word	0x08008e34
 8001a10:	20000268 	.word	0x20000268

08001a14 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001a1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a1e:	4a0e      	ldr	r2, [pc, #56]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a26:	4b0c      	ldr	r3, [pc, #48]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a2e:	607b      	str	r3, [r7, #4]
 8001a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a32:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a36:	4a08      	ldr	r2, [pc, #32]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a3e:	4b06      	ldr	r3, [pc, #24]	@ (8001a58 <HAL_MspInit+0x44>)
 8001a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a46:	603b      	str	r3, [r7, #0]
 8001a48:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800

08001a5c <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b08a      	sub	sp, #40	@ 0x28
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4a17      	ldr	r2, [pc, #92]	@ (8001ad8 <HAL_CAN_MspInit+0x7c>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d127      	bne.n	8001ace <HAL_CAN_MspInit+0x72>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a7e:	4b17      	ldr	r3, [pc, #92]	@ (8001adc <HAL_CAN_MspInit+0x80>)
 8001a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a82:	4a16      	ldr	r2, [pc, #88]	@ (8001adc <HAL_CAN_MspInit+0x80>)
 8001a84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a88:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a8a:	4b14      	ldr	r3, [pc, #80]	@ (8001adc <HAL_CAN_MspInit+0x80>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a92:	613b      	str	r3, [r7, #16]
 8001a94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a96:	4b11      	ldr	r3, [pc, #68]	@ (8001adc <HAL_CAN_MspInit+0x80>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	4a10      	ldr	r2, [pc, #64]	@ (8001adc <HAL_CAN_MspInit+0x80>)
 8001a9c:	f043 0308 	orr.w	r3, r3, #8
 8001aa0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001adc <HAL_CAN_MspInit+0x80>)
 8001aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aba:	2303      	movs	r3, #3
 8001abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001abe:	2309      	movs	r3, #9
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ac2:	f107 0314 	add.w	r3, r7, #20
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	4805      	ldr	r0, [pc, #20]	@ (8001ae0 <HAL_CAN_MspInit+0x84>)
 8001aca:	f001 fa25 	bl	8002f18 <HAL_GPIO_Init>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001ace:	bf00      	nop
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40006400 	.word	0x40006400
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40020c00 	.word	0x40020c00

08001ae4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b0ac      	sub	sp, #176	@ 0xb0
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001afc:	f107 031c 	add.w	r3, r7, #28
 8001b00:	2280      	movs	r2, #128	@ 0x80
 8001b02:	2100      	movs	r1, #0
 8001b04:	4618      	mov	r0, r3
 8001b06:	f005 ff8f 	bl	8007a28 <memset>
  if(hi2c->Instance==I2C1)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a43      	ldr	r2, [pc, #268]	@ (8001c1c <HAL_I2C_MspInit+0x138>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d13d      	bne.n	8001b90 <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b14:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001b18:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b1e:	f107 031c 	add.w	r3, r7, #28
 8001b22:	4618      	mov	r0, r3
 8001b24:	f002 fb46 	bl	80041b4 <HAL_RCCEx_PeriphCLKConfig>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001b2e:	f7ff f943 	bl	8000db8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b32:	4b3b      	ldr	r3, [pc, #236]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b36:	4a3a      	ldr	r2, [pc, #232]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001b38:	f043 0302 	orr.w	r3, r3, #2
 8001b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b3e:	4b38      	ldr	r3, [pc, #224]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	61bb      	str	r3, [r7, #24]
 8001b48:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8001b4a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b52:	2312      	movs	r3, #18
 8001b54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b64:	2304      	movs	r3, #4
 8001b66:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b6a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b6e:	4619      	mov	r1, r3
 8001b70:	482c      	ldr	r0, [pc, #176]	@ (8001c24 <HAL_I2C_MspInit+0x140>)
 8001b72:	f001 f9d1 	bl	8002f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b76:	4b2a      	ldr	r3, [pc, #168]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7a:	4a29      	ldr	r2, [pc, #164]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001b7c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b80:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b82:	4b27      	ldr	r3, [pc, #156]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b8a:	617b      	str	r3, [r7, #20]
 8001b8c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001b8e:	e040      	b.n	8001c12 <HAL_I2C_MspInit+0x12e>
  else if(hi2c->Instance==I2C2)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a24      	ldr	r2, [pc, #144]	@ (8001c28 <HAL_I2C_MspInit+0x144>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d13b      	bne.n	8001c12 <HAL_I2C_MspInit+0x12e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b9e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba4:	f107 031c 	add.w	r3, r7, #28
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f002 fb03 	bl	80041b4 <HAL_RCCEx_PeriphCLKConfig>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <HAL_I2C_MspInit+0xd4>
      Error_Handler();
 8001bb4:	f7ff f900 	bl	8000db8 <Error_Handler>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001bb8:	4b19      	ldr	r3, [pc, #100]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbc:	4a18      	ldr	r2, [pc, #96]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001bbe:	f043 0320 	orr.w	r3, r3, #32
 8001bc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc4:	4b16      	ldr	r3, [pc, #88]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc8:	f003 0320 	and.w	r3, r3, #32
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bd6:	2312      	movs	r3, #18
 8001bd8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be2:	2303      	movs	r3, #3
 8001be4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001be8:	2304      	movs	r3, #4
 8001bea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bee:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	480d      	ldr	r0, [pc, #52]	@ (8001c2c <HAL_I2C_MspInit+0x148>)
 8001bf6:	f001 f98f 	bl	8002f18 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001bfa:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfe:	4a08      	ldr	r2, [pc, #32]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001c00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001c04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <HAL_I2C_MspInit+0x13c>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c0e:	60fb      	str	r3, [r7, #12]
 8001c10:	68fb      	ldr	r3, [r7, #12]
}
 8001c12:	bf00      	nop
 8001c14:	37b0      	adds	r7, #176	@ 0xb0
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40005400 	.word	0x40005400
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40020400 	.word	0x40020400
 8001c28:	40005800 	.word	0x40005800
 8001c2c:	40021400 	.word	0x40021400

08001c30 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08c      	sub	sp, #48	@ 0x30
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c38:	f107 031c 	add.w	r3, r7, #28
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
 8001c42:	609a      	str	r2, [r3, #8]
 8001c44:	60da      	str	r2, [r3, #12]
 8001c46:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a3c      	ldr	r2, [pc, #240]	@ (8001d40 <HAL_SPI_MspInit+0x110>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d128      	bne.n	8001ca4 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c52:	4b3c      	ldr	r3, [pc, #240]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c56:	4a3b      	ldr	r2, [pc, #236]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001c58:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5e:	4b39      	ldr	r3, [pc, #228]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c66:	61bb      	str	r3, [r7, #24]
 8001c68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c6a:	4b36      	ldr	r3, [pc, #216]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	4a35      	ldr	r2, [pc, #212]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001c70:	f043 0301 	orr.w	r3, r3, #1
 8001c74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c76:	4b33      	ldr	r3, [pc, #204]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	617b      	str	r3, [r7, #20]
 8001c80:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c82:	23e0      	movs	r3, #224	@ 0xe0
 8001c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c86:	2302      	movs	r3, #2
 8001c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c92:	2305      	movs	r3, #5
 8001c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c96:	f107 031c 	add.w	r3, r7, #28
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	482a      	ldr	r0, [pc, #168]	@ (8001d48 <HAL_SPI_MspInit+0x118>)
 8001c9e:	f001 f93b 	bl	8002f18 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001ca2:	e049      	b.n	8001d38 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a28      	ldr	r2, [pc, #160]	@ (8001d4c <HAL_SPI_MspInit+0x11c>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d144      	bne.n	8001d38 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001cae:	4b25      	ldr	r3, [pc, #148]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb2:	4a24      	ldr	r2, [pc, #144]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001cb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cb8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cba:	4b22      	ldr	r3, [pc, #136]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cca:	4a1e      	ldr	r2, [pc, #120]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cde:	4b19      	ldr	r3, [pc, #100]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce2:	4a18      	ldr	r2, [pc, #96]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001ce4:	f043 0302 	orr.w	r3, r3, #2
 8001ce8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cea:	4b16      	ldr	r3, [pc, #88]	@ (8001d44 <HAL_SPI_MspInit+0x114>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cee:	f003 0302 	and.w	r3, r3, #2
 8001cf2:	60bb      	str	r3, [r7, #8]
 8001cf4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001cf6:	2306      	movs	r3, #6
 8001cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cfa:	2302      	movs	r3, #2
 8001cfc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d02:	2303      	movs	r3, #3
 8001d04:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d06:	2305      	movs	r3, #5
 8001d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d0a:	f107 031c 	add.w	r3, r7, #28
 8001d0e:	4619      	mov	r1, r3
 8001d10:	480f      	ldr	r0, [pc, #60]	@ (8001d50 <HAL_SPI_MspInit+0x120>)
 8001d12:	f001 f901 	bl	8002f18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1c:	2302      	movs	r3, #2
 8001d1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d24:	2303      	movs	r3, #3
 8001d26:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d28:	2305      	movs	r3, #5
 8001d2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d2c:	f107 031c 	add.w	r3, r7, #28
 8001d30:	4619      	mov	r1, r3
 8001d32:	4808      	ldr	r0, [pc, #32]	@ (8001d54 <HAL_SPI_MspInit+0x124>)
 8001d34:	f001 f8f0 	bl	8002f18 <HAL_GPIO_Init>
}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	@ 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	40013000 	.word	0x40013000
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40020000 	.word	0x40020000
 8001d4c:	40003800 	.word	0x40003800
 8001d50:	40020800 	.word	0x40020800
 8001d54:	40020400 	.word	0x40020400

08001d58 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a0d      	ldr	r2, [pc, #52]	@ (8001d9c <HAL_TIM_Base_MspInit+0x44>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d113      	bne.n	8001d92 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d70:	f043 0302 	orr.w	r3, r3, #2
 8001d74:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d76:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <HAL_TIM_Base_MspInit+0x48>)
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001d82:	2200      	movs	r2, #0
 8001d84:	2100      	movs	r1, #0
 8001d86:	201d      	movs	r0, #29
 8001d88:	f000 fffd 	bl	8002d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001d8c:	201d      	movs	r0, #29
 8001d8e:	f001 f816 	bl	8002dbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001d92:	bf00      	nop
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40000400 	.word	0x40000400
 8001da0:	40023800 	.word	0x40023800

08001da4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	@ 0x28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	609a      	str	r2, [r3, #8]
 8001db8:	60da      	str	r2, [r3, #12]
 8001dba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a1f      	ldr	r2, [pc, #124]	@ (8001e40 <HAL_TIM_MspPostInit+0x9c>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d138      	bne.n	8001e38 <HAL_TIM_MspPostInit+0x94>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e44 <HAL_TIM_MspPostInit+0xa0>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	4a1e      	ldr	r2, [pc, #120]	@ (8001e44 <HAL_TIM_MspPostInit+0xa0>)
 8001dcc:	f043 0302 	orr.w	r3, r3, #2
 8001dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e44 <HAL_TIM_MspPostInit+0xa0>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	f003 0302 	and.w	r3, r3, #2
 8001dda:	613b      	str	r3, [r7, #16]
 8001ddc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dde:	4b19      	ldr	r3, [pc, #100]	@ (8001e44 <HAL_TIM_MspPostInit+0xa0>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	4a18      	ldr	r2, [pc, #96]	@ (8001e44 <HAL_TIM_MspPostInit+0xa0>)
 8001de4:	f043 0304 	orr.w	r3, r3, #4
 8001de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dea:	4b16      	ldr	r3, [pc, #88]	@ (8001e44 <HAL_TIM_MspPostInit+0xa0>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	f003 0304 	and.w	r3, r3, #4
 8001df2:	60fb      	str	r3, [r7, #12]
 8001df4:	68fb      	ldr	r3, [r7, #12]
    PB1     ------> TIM3_CH4
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001df6:	2302      	movs	r3, #2
 8001df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e02:	2300      	movs	r3, #0
 8001e04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e06:	2302      	movs	r3, #2
 8001e08:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0a:	f107 0314 	add.w	r3, r7, #20
 8001e0e:	4619      	mov	r1, r3
 8001e10:	480d      	ldr	r0, [pc, #52]	@ (8001e48 <HAL_TIM_MspPostInit+0xa4>)
 8001e12:	f001 f881 	bl	8002f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001e16:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001e1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	4619      	mov	r1, r3
 8001e32:	4806      	ldr	r0, [pc, #24]	@ (8001e4c <HAL_TIM_MspPostInit+0xa8>)
 8001e34:	f001 f870 	bl	8002f18 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e38:	bf00      	nop
 8001e3a:	3728      	adds	r7, #40	@ 0x28
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40000400 	.word	0x40000400
 8001e44:	40023800 	.word	0x40023800
 8001e48:	40020400 	.word	0x40020400
 8001e4c:	40020800 	.word	0x40020800

08001e50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b0aa      	sub	sp, #168	@ 0xa8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001e68:	f107 0314 	add.w	r3, r7, #20
 8001e6c:	2280      	movs	r2, #128	@ 0x80
 8001e6e:	2100      	movs	r1, #0
 8001e70:	4618      	mov	r0, r3
 8001e72:	f005 fdd9 	bl	8007a28 <memset>
  if(huart->Instance==USART3)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4a26      	ldr	r2, [pc, #152]	@ (8001f14 <HAL_UART_MspInit+0xc4>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d144      	bne.n	8001f0a <HAL_UART_MspInit+0xba>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001e80:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e84:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e86:	2300      	movs	r3, #0
 8001e88:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f002 f990 	bl	80041b4 <HAL_RCCEx_PeriphCLKConfig>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001e9a:	f7fe ff8d 	bl	8000db8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f18 <HAL_UART_MspInit+0xc8>)
 8001ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8001f18 <HAL_UART_MspInit+0xc8>)
 8001ea4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eaa:	4b1b      	ldr	r3, [pc, #108]	@ (8001f18 <HAL_UART_MspInit+0xc8>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001eb2:	613b      	str	r3, [r7, #16]
 8001eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eb6:	4b18      	ldr	r3, [pc, #96]	@ (8001f18 <HAL_UART_MspInit+0xc8>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eba:	4a17      	ldr	r2, [pc, #92]	@ (8001f18 <HAL_UART_MspInit+0xc8>)
 8001ebc:	f043 0308 	orr.w	r3, r3, #8
 8001ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ec2:	4b15      	ldr	r3, [pc, #84]	@ (8001f18 <HAL_UART_MspInit+0xc8>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec6:	f003 0308 	and.w	r3, r3, #8
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001ece:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ed2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ee8:	2307      	movs	r3, #7
 8001eea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eee:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4809      	ldr	r0, [pc, #36]	@ (8001f1c <HAL_UART_MspInit+0xcc>)
 8001ef6:	f001 f80f 	bl	8002f18 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001efa:	2200      	movs	r2, #0
 8001efc:	2100      	movs	r1, #0
 8001efe:	2027      	movs	r0, #39	@ 0x27
 8001f00:	f000 ff41 	bl	8002d86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001f04:	2027      	movs	r0, #39	@ 0x27
 8001f06:	f000 ff5a 	bl	8002dbe <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001f0a:	bf00      	nop
 8001f0c:	37a8      	adds	r7, #168	@ 0xa8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	40004800 	.word	0x40004800
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40020c00 	.word	0x40020c00

08001f20 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b0aa      	sub	sp, #168	@ 0xa8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f28:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	605a      	str	r2, [r3, #4]
 8001f32:	609a      	str	r2, [r3, #8]
 8001f34:	60da      	str	r2, [r3, #12]
 8001f36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f38:	f107 0314 	add.w	r3, r7, #20
 8001f3c:	2280      	movs	r2, #128	@ 0x80
 8001f3e:	2100      	movs	r1, #0
 8001f40:	4618      	mov	r0, r3
 8001f42:	f005 fd71 	bl	8007a28 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f4e:	d159      	bne.n	8002004 <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001f50:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001f54:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001f5c:	f107 0314 	add.w	r3, r7, #20
 8001f60:	4618      	mov	r0, r3
 8001f62:	f002 f927 	bl	80041b4 <HAL_RCCEx_PeriphCLKConfig>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001f6c:	f7fe ff24 	bl	8000db8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f70:	4b26      	ldr	r3, [pc, #152]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001f72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f74:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001f76:	f043 0301 	orr.w	r3, r3, #1
 8001f7a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7c:	4b23      	ldr	r3, [pc, #140]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f80:	f003 0301 	and.w	r3, r3, #1
 8001f84:	613b      	str	r3, [r7, #16]
 8001f86:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001f88:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001f8c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f90:	2302      	movs	r3, #2
 8001f92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f96:	2300      	movs	r3, #0
 8001f98:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f9c:	2303      	movs	r3, #3
 8001f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001fa2:	230a      	movs	r3, #10
 8001fa4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001fac:	4619      	mov	r1, r3
 8001fae:	4818      	ldr	r0, [pc, #96]	@ (8002010 <HAL_PCD_MspInit+0xf0>)
 8001fb0:	f000 ffb2 	bl	8002f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001fb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fb8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001fc8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4810      	ldr	r0, [pc, #64]	@ (8002010 <HAL_PCD_MspInit+0xf0>)
 8001fd0:	f000 ffa2 	bl	8002f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001fd4:	4b0d      	ldr	r3, [pc, #52]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001fd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fd8:	4a0c      	ldr	r2, [pc, #48]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fde:	6353      	str	r3, [r2, #52]	@ 0x34
 8001fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001fe2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fe8:	60fb      	str	r3, [r7, #12]
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	4b07      	ldr	r3, [pc, #28]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff0:	4a06      	ldr	r2, [pc, #24]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001ff2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff6:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff8:	4b04      	ldr	r3, [pc, #16]	@ (800200c <HAL_PCD_MspInit+0xec>)
 8001ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8002004:	bf00      	nop
 8002006:	37a8      	adds	r7, #168	@ 0xa8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	40023800 	.word	0x40023800
 8002010:	40020000 	.word	0x40020000

08002014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002018:	bf00      	nop
 800201a:	e7fd      	b.n	8002018 <NMI_Handler+0x4>

0800201c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <HardFault_Handler+0x4>

08002024 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <MemManage_Handler+0x4>

0800202c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <BusFault_Handler+0x4>

08002034 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002038:	bf00      	nop
 800203a:	e7fd      	b.n	8002038 <UsageFault_Handler+0x4>

0800203c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002066:	b580      	push	{r7, lr}
 8002068:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800206a:	f000 fbe5 	bl	8002838 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
	...

08002074 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002078:	4802      	ldr	r0, [pc, #8]	@ (8002084 <TIM3_IRQHandler+0x10>)
 800207a:	f002 fec3 	bl	8004e04 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	2000021c 	.word	0x2000021c

08002088 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800208c:	4802      	ldr	r0, [pc, #8]	@ (8002098 <USART3_IRQHandler+0x10>)
 800208e:	f003 ff5d 	bl	8005f4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000268 	.word	0x20000268

0800209c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b086      	sub	sp, #24
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020a4:	4a14      	ldr	r2, [pc, #80]	@ (80020f8 <_sbrk+0x5c>)
 80020a6:	4b15      	ldr	r3, [pc, #84]	@ (80020fc <_sbrk+0x60>)
 80020a8:	1ad3      	subs	r3, r2, r3
 80020aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020b0:	4b13      	ldr	r3, [pc, #76]	@ (8002100 <_sbrk+0x64>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d102      	bne.n	80020be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020b8:	4b11      	ldr	r3, [pc, #68]	@ (8002100 <_sbrk+0x64>)
 80020ba:	4a12      	ldr	r2, [pc, #72]	@ (8002104 <_sbrk+0x68>)
 80020bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020be:	4b10      	ldr	r3, [pc, #64]	@ (8002100 <_sbrk+0x64>)
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4413      	add	r3, r2
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d207      	bcs.n	80020dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020cc:	f005 fcb4 	bl	8007a38 <__errno>
 80020d0:	4603      	mov	r3, r0
 80020d2:	220c      	movs	r2, #12
 80020d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020d6:	f04f 33ff 	mov.w	r3, #4294967295
 80020da:	e009      	b.n	80020f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020dc:	4b08      	ldr	r3, [pc, #32]	@ (8002100 <_sbrk+0x64>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020e2:	4b07      	ldr	r3, [pc, #28]	@ (8002100 <_sbrk+0x64>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4413      	add	r3, r2
 80020ea:	4a05      	ldr	r2, [pc, #20]	@ (8002100 <_sbrk+0x64>)
 80020ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ee:	68fb      	ldr	r3, [r7, #12]
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3718      	adds	r7, #24
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20040000 	.word	0x20040000
 80020fc:	00000400 	.word	0x00000400
 8002100:	200007fc 	.word	0x200007fc
 8002104:	20000a20 	.word	0x20000a20

08002108 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800210c:	4b06      	ldr	r3, [pc, #24]	@ (8002128 <SystemInit+0x20>)
 800210e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002112:	4a05      	ldr	r2, [pc, #20]	@ (8002128 <SystemInit+0x20>)
 8002114:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002118:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002124:	4770      	bx	lr
 8002126:	bf00      	nop
 8002128:	e000ed00 	.word	0xe000ed00

0800212c <append_msg>:
char msg[WORD_NR_BUFFER][WORD_LEN_BUFFER];
int count = 0;
int count2 = 0;

void append_msg(char *RX)
{
 800212c:	b590      	push	{r4, r7, lr}
 800212e:	b083      	sub	sp, #12
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	 if (RX[0] > 0b00100000)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	2b20      	cmp	r3, #32
 800213a:	d912      	bls.n	8002162 <append_msg+0x36>
	  {
		msg[count][count2++] = RX[0];
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <append_msg+0x4c>)
 800213e:	6819      	ldr	r1, [r3, #0]
 8002140:	4b0e      	ldr	r3, [pc, #56]	@ (800217c <append_msg+0x50>)
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	1c53      	adds	r3, r2, #1
 8002146:	480d      	ldr	r0, [pc, #52]	@ (800217c <append_msg+0x50>)
 8002148:	6003      	str	r3, [r0, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	781c      	ldrb	r4, [r3, #0]
 800214e:	480c      	ldr	r0, [pc, #48]	@ (8002180 <append_msg+0x54>)
 8002150:	460b      	mov	r3, r1
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	440b      	add	r3, r1
 8002156:	009b      	lsls	r3, r3, #2
 8002158:	4403      	add	r3, r0
 800215a:	4413      	add	r3, r2
 800215c:	4622      	mov	r2, r4
 800215e:	701a      	strb	r2, [r3, #0]
	  }
	 else
	   {
	 	  HAL_UART_Transmit(&huart3, "Invalid character!\r\n", strlen("Invalid character!\r\n"), HAL_MAX_DELAY);
	   }
}
 8002160:	e006      	b.n	8002170 <append_msg+0x44>
	 	  HAL_UART_Transmit(&huart3, "Invalid character!\r\n", strlen("Invalid character!\r\n"), HAL_MAX_DELAY);
 8002162:	f04f 33ff 	mov.w	r3, #4294967295
 8002166:	2214      	movs	r2, #20
 8002168:	4906      	ldr	r1, [pc, #24]	@ (8002184 <append_msg+0x58>)
 800216a:	4807      	ldr	r0, [pc, #28]	@ (8002188 <append_msg+0x5c>)
 800216c:	f003 fe20 	bl	8005db0 <HAL_UART_Transmit>
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	bd90      	pop	{r4, r7, pc}
 8002178:	200008c8 	.word	0x200008c8
 800217c:	200008cc 	.word	0x200008cc
 8002180:	20000800 	.word	0x20000800
 8002184:	08008e68 	.word	0x08008e68
 8002188:	20000268 	.word	0x20000268

0800218c <separate_msg>:

void separate_msg(char *RX)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	if (RX[0] > 0b00100000)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b20      	cmp	r3, #32
 800219a:	d908      	bls.n	80021ae <separate_msg+0x22>
	  {

	count += 1;
 800219c:	4b09      	ldr	r3, [pc, #36]	@ (80021c4 <separate_msg+0x38>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	3301      	adds	r3, #1
 80021a2:	4a08      	ldr	r2, [pc, #32]	@ (80021c4 <separate_msg+0x38>)
 80021a4:	6013      	str	r3, [r2, #0]
	count2 = 0;
 80021a6:	4b08      	ldr	r3, [pc, #32]	@ (80021c8 <separate_msg+0x3c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	601a      	str	r2, [r3, #0]
	  }
	 else
	   {
		  HAL_UART_Transmit(&huart3, "Invalid character!\r\n", strlen("Invalid character!\r\n"), HAL_MAX_DELAY);
	   }
}
 80021ac:	e006      	b.n	80021bc <separate_msg+0x30>
		  HAL_UART_Transmit(&huart3, "Invalid character!\r\n", strlen("Invalid character!\r\n"), HAL_MAX_DELAY);
 80021ae:	f04f 33ff 	mov.w	r3, #4294967295
 80021b2:	2214      	movs	r2, #20
 80021b4:	4905      	ldr	r1, [pc, #20]	@ (80021cc <separate_msg+0x40>)
 80021b6:	4806      	ldr	r0, [pc, #24]	@ (80021d0 <separate_msg+0x44>)
 80021b8:	f003 fdfa 	bl	8005db0 <HAL_UART_Transmit>
}
 80021bc:	bf00      	nop
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200008c8 	.word	0x200008c8
 80021c8:	200008cc 	.word	0x200008cc
 80021cc:	08008e68 	.word	0x08008e68
 80021d0:	20000268 	.word	0x20000268

080021d4 <end_msg>:

void end_msg(char *RX)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

	if (RX[0] > 0b00100000)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b20      	cmp	r3, #32
 80021e2:	d902      	bls.n	80021ea <end_msg+0x16>
	  {
	process_msg();
 80021e4:	f000 f810 	bl	8002208 <process_msg>
	  }
	 else
	   {
		  HAL_UART_Transmit(&huart3, "Invalid character!\r\n", strlen("Invalid character!\r\n"), HAL_MAX_DELAY);
	   }
}
 80021e8:	e006      	b.n	80021f8 <end_msg+0x24>
		  HAL_UART_Transmit(&huart3, "Invalid character!\r\n", strlen("Invalid character!\r\n"), HAL_MAX_DELAY);
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295
 80021ee:	2214      	movs	r2, #20
 80021f0:	4903      	ldr	r1, [pc, #12]	@ (8002200 <end_msg+0x2c>)
 80021f2:	4804      	ldr	r0, [pc, #16]	@ (8002204 <end_msg+0x30>)
 80021f4:	f003 fddc 	bl	8005db0 <HAL_UART_Transmit>
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	08008e68 	.word	0x08008e68
 8002204:	20000268 	.word	0x20000268

08002208 <process_msg>:

void process_msg()
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0

	enum Command cmd = getCommand(msg[0]);
 800220e:	48ae      	ldr	r0, [pc, #696]	@ (80024c8 <process_msg+0x2c0>)
 8002210:	f7fe fdd8 	bl	8000dc4 <getCommand>
 8002214:	4603      	mov	r3, r0
 8002216:	71fb      	strb	r3, [r7, #7]
	enum Argument arg = getArgument(msg[1]);
 8002218:	48ac      	ldr	r0, [pc, #688]	@ (80024cc <process_msg+0x2c4>)
 800221a:	f7fe fdf3 	bl	8000e04 <getArgument>
 800221e:	4603      	mov	r3, r0
 8002220:	71bb      	strb	r3, [r7, #6]
	enum State state = getState(msg[2]);
 8002222:	48ab      	ldr	r0, [pc, #684]	@ (80024d0 <process_msg+0x2c8>)
 8002224:	f7fe ff16 	bl	8001054 <getState>
 8002228:	4603      	mov	r3, r0
 800222a:	717b      	strb	r3, [r7, #5]
	switch (cmd)
 800222c:	79fb      	ldrb	r3, [r7, #7]
 800222e:	2b02      	cmp	r3, #2
 8002230:	f000 827e 	beq.w	8002730 <process_msg+0x528>
 8002234:	2b02      	cmp	r3, #2
 8002236:	f300 8281 	bgt.w	800273c <process_msg+0x534>
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <process_msg+0x3e>
 800223e:	2b01      	cmp	r3, #1
 8002240:	f000 8238 	beq.w	80026b4 <process_msg+0x4ac>
 8002244:	e27a      	b.n	800273c <process_msg+0x534>
	{
	case cmd_set:

		switch (arg)
 8002246:	79bb      	ldrb	r3, [r7, #6]
 8002248:	2b1a      	cmp	r3, #26
 800224a:	f200 8274 	bhi.w	8002736 <process_msg+0x52e>
 800224e:	a201      	add	r2, pc, #4	@ (adr r2, 8002254 <process_msg+0x4c>)
 8002250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002254:	080022c1 	.word	0x080022c1
 8002258:	080022eb 	.word	0x080022eb
 800225c:	08002315 	.word	0x08002315
 8002260:	0800233f 	.word	0x0800233f
 8002264:	08002369 	.word	0x08002369
 8002268:	08002393 	.word	0x08002393
 800226c:	080023bd 	.word	0x080023bd
 8002270:	080023e7 	.word	0x080023e7
 8002274:	08002411 	.word	0x08002411
 8002278:	0800241b 	.word	0x0800241b
 800227c:	08002425 	.word	0x08002425
 8002280:	0800242f 	.word	0x0800242f
 8002284:	08002439 	.word	0x08002439
 8002288:	08002463 	.word	0x08002463
 800228c:	0800247d 	.word	0x0800247d
 8002290:	080024a7 	.word	0x080024a7
 8002294:	080024dd 	.word	0x080024dd
 8002298:	08002507 	.word	0x08002507
 800229c:	08002531 	.word	0x08002531
 80022a0:	0800255b 	.word	0x0800255b
 80022a4:	08002585 	.word	0x08002585
 80022a8:	080025af 	.word	0x080025af
 80022ac:	080025d7 	.word	0x080025d7
 80022b0:	080025ff 	.word	0x080025ff
 80022b4:	08002627 	.word	0x08002627
 80022b8:	0800263f 	.word	0x0800263f
 80022bc:	08002657 	.word	0x08002657
		{
		case LED0:
			switch (state)
 80022c0:	797b      	ldrb	r3, [r7, #5]
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d00d      	beq.n	80022e2 <process_msg+0xda>
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	f300 81c8 	bgt.w	800265c <process_msg+0x454>
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d002      	beq.n	80022d6 <process_msg+0xce>
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d003      	beq.n	80022dc <process_msg+0xd4>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80022d4:	e1c2      	b.n	800265c <process_msg+0x454>
				LED0_Turn_On();
 80022d6:	f7fe ff3d 	bl	8001154 <LED0_Turn_On>
				break;
 80022da:	e005      	b.n	80022e8 <process_msg+0xe0>
				LED0_Turn_Off();
 80022dc:	f7fe ff5e 	bl	800119c <LED0_Turn_Off>
				break;
 80022e0:	e002      	b.n	80022e8 <process_msg+0xe0>
				state_error();
 80022e2:	f7ff fb87 	bl	80019f4 <state_error>
				break;
 80022e6:	bf00      	nop
			break;
 80022e8:	e1b8      	b.n	800265c <process_msg+0x454>
		case LED1:
			switch (state)
 80022ea:	797b      	ldrb	r3, [r7, #5]
 80022ec:	2b02      	cmp	r3, #2
 80022ee:	d00d      	beq.n	800230c <process_msg+0x104>
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	f300 81b5 	bgt.w	8002660 <process_msg+0x458>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <process_msg+0xf8>
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d003      	beq.n	8002306 <process_msg+0xfe>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80022fe:	e1af      	b.n	8002660 <process_msg+0x458>
				LED1_Turn_On();
 8002300:	f7fe ff34 	bl	800116c <LED1_Turn_On>
				break;
 8002304:	e005      	b.n	8002312 <process_msg+0x10a>
				LED1_Turn_Off();
 8002306:	f7fe ff55 	bl	80011b4 <LED1_Turn_Off>
				break;
 800230a:	e002      	b.n	8002312 <process_msg+0x10a>
				state_error();
 800230c:	f7ff fb72 	bl	80019f4 <state_error>
				break;
 8002310:	bf00      	nop
			break;
 8002312:	e1a5      	b.n	8002660 <process_msg+0x458>
		case LED2:
			switch (state)
 8002314:	797b      	ldrb	r3, [r7, #5]
 8002316:	2b02      	cmp	r3, #2
 8002318:	d00d      	beq.n	8002336 <process_msg+0x12e>
 800231a:	2b02      	cmp	r3, #2
 800231c:	f300 81a2 	bgt.w	8002664 <process_msg+0x45c>
 8002320:	2b00      	cmp	r3, #0
 8002322:	d002      	beq.n	800232a <process_msg+0x122>
 8002324:	2b01      	cmp	r3, #1
 8002326:	d003      	beq.n	8002330 <process_msg+0x128>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 8002328:	e19c      	b.n	8002664 <process_msg+0x45c>
				LED2_Turn_On();
 800232a:	f7fe ff2b 	bl	8001184 <LED2_Turn_On>
				break;
 800232e:	e005      	b.n	800233c <process_msg+0x134>
				LED2_Turn_Off();
 8002330:	f7fe ff4c 	bl	80011cc <LED2_Turn_Off>
				break;
 8002334:	e002      	b.n	800233c <process_msg+0x134>
				state_error();
 8002336:	f7ff fb5d 	bl	80019f4 <state_error>
				break;
 800233a:	bf00      	nop
			break;
 800233c:	e192      	b.n	8002664 <process_msg+0x45c>
		case LED_ALL:
			switch (state)
 800233e:	797b      	ldrb	r3, [r7, #5]
 8002340:	2b02      	cmp	r3, #2
 8002342:	d00d      	beq.n	8002360 <process_msg+0x158>
 8002344:	2b02      	cmp	r3, #2
 8002346:	f300 818f 	bgt.w	8002668 <process_msg+0x460>
 800234a:	2b00      	cmp	r3, #0
 800234c:	d002      	beq.n	8002354 <process_msg+0x14c>
 800234e:	2b01      	cmp	r3, #1
 8002350:	d003      	beq.n	800235a <process_msg+0x152>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 8002352:	e189      	b.n	8002668 <process_msg+0x460>
				LED_ALL_On();
 8002354:	f7fe ff46 	bl	80011e4 <LED_ALL_On>
				break;
 8002358:	e005      	b.n	8002366 <process_msg+0x15e>
				LED_ALL_Off();
 800235a:	f7fe ff59 	bl	8001210 <LED_ALL_Off>
				break;
 800235e:	e002      	b.n	8002366 <process_msg+0x15e>
				state_error();
 8002360:	f7ff fb48 	bl	80019f4 <state_error>
				break;
 8002364:	bf00      	nop
			break;
 8002366:	e17f      	b.n	8002668 <process_msg+0x460>
		case PWM0:
			switch (state)
 8002368:	797b      	ldrb	r3, [r7, #5]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d00d      	beq.n	800238a <process_msg+0x182>
 800236e:	2b02      	cmp	r3, #2
 8002370:	f300 817c 	bgt.w	800266c <process_msg+0x464>
 8002374:	2b00      	cmp	r3, #0
 8002376:	d002      	beq.n	800237e <process_msg+0x176>
 8002378:	2b01      	cmp	r3, #1
 800237a:	d003      	beq.n	8002384 <process_msg+0x17c>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 800237c:	e176      	b.n	800266c <process_msg+0x464>
				PWM0_On();
 800237e:	f7fe ff5d 	bl	800123c <PWM0_On>
				break;
 8002382:	e005      	b.n	8002390 <process_msg+0x188>
				PWM0_Off();
 8002384:	f7fe ff64 	bl	8001250 <PWM0_Off>
				break;
 8002388:	e002      	b.n	8002390 <process_msg+0x188>
				state_error();
 800238a:	f7ff fb33 	bl	80019f4 <state_error>
				break;
 800238e:	bf00      	nop
			break;
 8002390:	e16c      	b.n	800266c <process_msg+0x464>
		case PWM1:
			switch (state)
 8002392:	797b      	ldrb	r3, [r7, #5]
 8002394:	2b02      	cmp	r3, #2
 8002396:	d00d      	beq.n	80023b4 <process_msg+0x1ac>
 8002398:	2b02      	cmp	r3, #2
 800239a:	f300 8169 	bgt.w	8002670 <process_msg+0x468>
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d002      	beq.n	80023a8 <process_msg+0x1a0>
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d003      	beq.n	80023ae <process_msg+0x1a6>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80023a6:	e163      	b.n	8002670 <process_msg+0x468>
				PWM1_On();
 80023a8:	f7fe ff5c 	bl	8001264 <PWM1_On>
				break;
 80023ac:	e005      	b.n	80023ba <process_msg+0x1b2>
				PWM1_Off();
 80023ae:	f7fe ff63 	bl	8001278 <PWM1_Off>
				break;
 80023b2:	e002      	b.n	80023ba <process_msg+0x1b2>
				state_error();
 80023b4:	f7ff fb1e 	bl	80019f4 <state_error>
				break;
 80023b8:	bf00      	nop
			break;
 80023ba:	e159      	b.n	8002670 <process_msg+0x468>
		case PWM2:
			switch (state)
 80023bc:	797b      	ldrb	r3, [r7, #5]
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d00d      	beq.n	80023de <process_msg+0x1d6>
 80023c2:	2b02      	cmp	r3, #2
 80023c4:	f300 8156 	bgt.w	8002674 <process_msg+0x46c>
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <process_msg+0x1ca>
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d003      	beq.n	80023d8 <process_msg+0x1d0>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80023d0:	e150      	b.n	8002674 <process_msg+0x46c>
				PWM2_On();
 80023d2:	f7fe ff5b 	bl	800128c <PWM2_On>
				break;
 80023d6:	e005      	b.n	80023e4 <process_msg+0x1dc>
				PWM2_Off();
 80023d8:	f7fe ff62 	bl	80012a0 <PWM2_Off>
				break;
 80023dc:	e002      	b.n	80023e4 <process_msg+0x1dc>
				state_error();
 80023de:	f7ff fb09 	bl	80019f4 <state_error>
				break;
 80023e2:	bf00      	nop
			break;
 80023e4:	e146      	b.n	8002674 <process_msg+0x46c>
		case PWM3:
			switch (state)
 80023e6:	797b      	ldrb	r3, [r7, #5]
 80023e8:	2b02      	cmp	r3, #2
 80023ea:	d00d      	beq.n	8002408 <process_msg+0x200>
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	f300 8143 	bgt.w	8002678 <process_msg+0x470>
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d002      	beq.n	80023fc <process_msg+0x1f4>
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d003      	beq.n	8002402 <process_msg+0x1fa>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80023fa:	e13d      	b.n	8002678 <process_msg+0x470>
				PWM3_On();
 80023fc:	f7fe ff5a 	bl	80012b4 <PWM3_On>
				break;
 8002400:	e005      	b.n	800240e <process_msg+0x206>
				PWM3_Off();
 8002402:	f7fe ff61 	bl	80012c8 <PWM3_Off>
				break;
 8002406:	e002      	b.n	800240e <process_msg+0x206>
				state_error();
 8002408:	f7ff faf4 	bl	80019f4 <state_error>
				break;
 800240c:	bf00      	nop
			break;
 800240e:	e133      	b.n	8002678 <process_msg+0x470>
		case PWM0_DUTY:
		{
			PWM0_DUTY_SET(msg[2]);
 8002410:	4b2f      	ldr	r3, [pc, #188]	@ (80024d0 <process_msg+0x2c8>)
 8002412:	4618      	mov	r0, r3
 8002414:	f7fe ff62 	bl	80012dc <PWM0_DUTY_SET>
			break;
 8002418:	e14b      	b.n	80026b2 <process_msg+0x4aa>
		}
		case PWM1_DUTY:
		{
			PWM1_DUTY_SET(msg[2]);
 800241a:	4b2d      	ldr	r3, [pc, #180]	@ (80024d0 <process_msg+0x2c8>)
 800241c:	4618      	mov	r0, r3
 800241e:	f7fe ff9d 	bl	800135c <PWM1_DUTY_SET>
			break;
 8002422:	e146      	b.n	80026b2 <process_msg+0x4aa>
		}
		case PWM2_DUTY:
		{
			PWM2_DUTY_SET(msg[2]);
 8002424:	4b2a      	ldr	r3, [pc, #168]	@ (80024d0 <process_msg+0x2c8>)
 8002426:	4618      	mov	r0, r3
 8002428:	f7fe ffd8 	bl	80013dc <PWM2_DUTY_SET>
			break;
 800242c:	e141      	b.n	80026b2 <process_msg+0x4aa>
		}
		case PWM3_DUTY:
		{
			PWM3_DUTY_SET(msg[2]);
 800242e:	4b28      	ldr	r3, [pc, #160]	@ (80024d0 <process_msg+0x2c8>)
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff f813 	bl	800145c <PWM3_DUTY_SET>
			break;
 8002436:	e13c      	b.n	80026b2 <process_msg+0x4aa>
		}
		case ARG_CAN1:
			switch (state)
 8002438:	797b      	ldrb	r3, [r7, #5]
 800243a:	2b02      	cmp	r3, #2
 800243c:	d00d      	beq.n	800245a <process_msg+0x252>
 800243e:	2b02      	cmp	r3, #2
 8002440:	f300 811c 	bgt.w	800267c <process_msg+0x474>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d002      	beq.n	800244e <process_msg+0x246>
 8002448:	2b01      	cmp	r3, #1
 800244a:	d003      	beq.n	8002454 <process_msg+0x24c>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 800244c:	e116      	b.n	800267c <process_msg+0x474>
				CAN1_START();
 800244e:	f7ff f95d 	bl	800170c <CAN1_START>
				break;
 8002452:	e005      	b.n	8002460 <process_msg+0x258>
				CAN1_STOP();
 8002454:	f7ff f964 	bl	8001720 <CAN1_STOP>
				break;
 8002458:	e002      	b.n	8002460 <process_msg+0x258>
				state_error();
 800245a:	f7ff facb 	bl	80019f4 <state_error>
				break;
 800245e:	bf00      	nop
			break;
 8002460:	e10c      	b.n	800267c <process_msg+0x474>
		case CAN1_SPEED:
			{
				enum Speed speed = getSpeed(msg[2]);
 8002462:	481b      	ldr	r0, [pc, #108]	@ (80024d0 <process_msg+0x2c8>)
 8002464:	f7fe fe4c 	bl	8001100 <getSpeed>
 8002468:	4603      	mov	r3, r0
 800246a:	70bb      	strb	r3, [r7, #2]
				switch(speed)
 800246c:	78bb      	ldrb	r3, [r7, #2]
 800246e:	2b03      	cmp	r3, #3
 8002470:	f040 8106 	bne.w	8002680 <process_msg+0x478>
				{
				case spd_unknown:
					spd_error();
 8002474:	f7ff faae 	bl	80019d4 <spd_error>
					break;
 8002478:	bf00      	nop
				CAN1_SET_SPEED(speed);
				}
				break;
 800247a:	e101      	b.n	8002680 <process_msg+0x478>
			}
		case ARG_SPI1:
			switch (state)
 800247c:	797b      	ldrb	r3, [r7, #5]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d00d      	beq.n	800249e <process_msg+0x296>
 8002482:	2b02      	cmp	r3, #2
 8002484:	f300 80fe 	bgt.w	8002684 <process_msg+0x47c>
 8002488:	2b00      	cmp	r3, #0
 800248a:	d002      	beq.n	8002492 <process_msg+0x28a>
 800248c:	2b01      	cmp	r3, #1
 800248e:	d003      	beq.n	8002498 <process_msg+0x290>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 8002490:	e0f8      	b.n	8002684 <process_msg+0x47c>
				SPI1_START();
 8002492:	f7ff f94f 	bl	8001734 <SPI1_START>
				break;
 8002496:	e005      	b.n	80024a4 <process_msg+0x29c>
				SPI1_STOP();
 8002498:	f7ff f95e 	bl	8001758 <SPI1_STOP>
				break;
 800249c:	e002      	b.n	80024a4 <process_msg+0x29c>
				state_error();
 800249e:	f7ff faa9 	bl	80019f4 <state_error>
				break;
 80024a2:	bf00      	nop
			break;
 80024a4:	e0ee      	b.n	8002684 <process_msg+0x47c>
		case ARG_SPI2:
			switch (state)
 80024a6:	797b      	ldrb	r3, [r7, #5]
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d013      	beq.n	80024d4 <process_msg+0x2cc>
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	f300 80eb 	bgt.w	8002688 <process_msg+0x480>
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d002      	beq.n	80024bc <process_msg+0x2b4>
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d003      	beq.n	80024c2 <process_msg+0x2ba>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80024ba:	e0e5      	b.n	8002688 <process_msg+0x480>
				SPI2_START();
 80024bc:	f7ff f95e 	bl	800177c <SPI2_START>
				break;
 80024c0:	e00b      	b.n	80024da <process_msg+0x2d2>
				SPI2_STOP();
 80024c2:	f7ff f96d 	bl	80017a0 <SPI2_STOP>
				break;
 80024c6:	e008      	b.n	80024da <process_msg+0x2d2>
 80024c8:	20000800 	.word	0x20000800
 80024cc:	20000814 	.word	0x20000814
 80024d0:	20000828 	.word	0x20000828
				state_error();
 80024d4:	f7ff fa8e 	bl	80019f4 <state_error>
				break;
 80024d8:	bf00      	nop
			break;
 80024da:	e0d5      	b.n	8002688 <process_msg+0x480>
		case ARG_SPI1_CS1:
			switch (state)
 80024dc:	797b      	ldrb	r3, [r7, #5]
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d00d      	beq.n	80024fe <process_msg+0x2f6>
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	f300 80d2 	bgt.w	800268c <process_msg+0x484>
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d002      	beq.n	80024f2 <process_msg+0x2ea>
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d003      	beq.n	80024f8 <process_msg+0x2f0>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80024f0:	e0cc      	b.n	800268c <process_msg+0x484>
				SPI1_CS1_HIGH();
 80024f2:	f7ff f967 	bl	80017c4 <SPI1_CS1_HIGH>
				break;
 80024f6:	e005      	b.n	8002504 <process_msg+0x2fc>
				SPI1_CS1_LOW();
 80024f8:	f7ff f970 	bl	80017dc <SPI1_CS1_LOW>
				break;
 80024fc:	e002      	b.n	8002504 <process_msg+0x2fc>
				state_error();
 80024fe:	f7ff fa79 	bl	80019f4 <state_error>
				break;
 8002502:	bf00      	nop
			break;
 8002504:	e0c2      	b.n	800268c <process_msg+0x484>
		case ARG_SPI1_CS2:
			switch (state)
 8002506:	797b      	ldrb	r3, [r7, #5]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d00d      	beq.n	8002528 <process_msg+0x320>
 800250c:	2b02      	cmp	r3, #2
 800250e:	f300 80bf 	bgt.w	8002690 <process_msg+0x488>
 8002512:	2b00      	cmp	r3, #0
 8002514:	d002      	beq.n	800251c <process_msg+0x314>
 8002516:	2b01      	cmp	r3, #1
 8002518:	d003      	beq.n	8002522 <process_msg+0x31a>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 800251a:	e0b9      	b.n	8002690 <process_msg+0x488>
				SPI1_CS2_HIGH();
 800251c:	f7ff f96a 	bl	80017f4 <SPI1_CS2_HIGH>
				break;
 8002520:	e005      	b.n	800252e <process_msg+0x326>
				SPI1_CS2_LOW();
 8002522:	f7ff f973 	bl	800180c <SPI1_CS2_LOW>
				break;
 8002526:	e002      	b.n	800252e <process_msg+0x326>
				state_error();
 8002528:	f7ff fa64 	bl	80019f4 <state_error>
				break;
 800252c:	bf00      	nop
			break;
 800252e:	e0af      	b.n	8002690 <process_msg+0x488>
		case ARG_SPI1_CS3:
			switch (state)
 8002530:	797b      	ldrb	r3, [r7, #5]
 8002532:	2b02      	cmp	r3, #2
 8002534:	d00d      	beq.n	8002552 <process_msg+0x34a>
 8002536:	2b02      	cmp	r3, #2
 8002538:	f300 80ac 	bgt.w	8002694 <process_msg+0x48c>
 800253c:	2b00      	cmp	r3, #0
 800253e:	d002      	beq.n	8002546 <process_msg+0x33e>
 8002540:	2b01      	cmp	r3, #1
 8002542:	d003      	beq.n	800254c <process_msg+0x344>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 8002544:	e0a6      	b.n	8002694 <process_msg+0x48c>
				SPI1_CS3_HIGH();
 8002546:	f7ff f96d 	bl	8001824 <SPI1_CS3_HIGH>
				break;
 800254a:	e005      	b.n	8002558 <process_msg+0x350>
				SPI1_CS3_LOW();
 800254c:	f7ff f976 	bl	800183c <SPI1_CS3_LOW>
				break;
 8002550:	e002      	b.n	8002558 <process_msg+0x350>
				state_error();
 8002552:	f7ff fa4f 	bl	80019f4 <state_error>
				break;
 8002556:	bf00      	nop
			break;
 8002558:	e09c      	b.n	8002694 <process_msg+0x48c>
		case ARG_SPI2_CS1:
			switch (state)
 800255a:	797b      	ldrb	r3, [r7, #5]
 800255c:	2b02      	cmp	r3, #2
 800255e:	d00d      	beq.n	800257c <process_msg+0x374>
 8002560:	2b02      	cmp	r3, #2
 8002562:	f300 8099 	bgt.w	8002698 <process_msg+0x490>
 8002566:	2b00      	cmp	r3, #0
 8002568:	d002      	beq.n	8002570 <process_msg+0x368>
 800256a:	2b01      	cmp	r3, #1
 800256c:	d003      	beq.n	8002576 <process_msg+0x36e>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 800256e:	e093      	b.n	8002698 <process_msg+0x490>
				SPI2_CS1_HIGH();
 8002570:	f7ff f970 	bl	8001854 <SPI2_CS1_HIGH>
				break;
 8002574:	e005      	b.n	8002582 <process_msg+0x37a>
				SPI2_CS1_LOW();
 8002576:	f7ff f979 	bl	800186c <SPI2_CS1_LOW>
				break;
 800257a:	e002      	b.n	8002582 <process_msg+0x37a>
				state_error();
 800257c:	f7ff fa3a 	bl	80019f4 <state_error>
				break;
 8002580:	bf00      	nop
			break;
 8002582:	e089      	b.n	8002698 <process_msg+0x490>
		case ARG_SPI2_CS2:
			switch (state)
 8002584:	797b      	ldrb	r3, [r7, #5]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d00d      	beq.n	80025a6 <process_msg+0x39e>
 800258a:	2b02      	cmp	r3, #2
 800258c:	f300 8086 	bgt.w	800269c <process_msg+0x494>
 8002590:	2b00      	cmp	r3, #0
 8002592:	d002      	beq.n	800259a <process_msg+0x392>
 8002594:	2b01      	cmp	r3, #1
 8002596:	d003      	beq.n	80025a0 <process_msg+0x398>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 8002598:	e080      	b.n	800269c <process_msg+0x494>
				SPI2_CS2_HIGH();
 800259a:	f7ff f973 	bl	8001884 <SPI2_CS2_HIGH>
				break;
 800259e:	e005      	b.n	80025ac <process_msg+0x3a4>
				SPI2_CS2_LOW();
 80025a0:	f7ff f97c 	bl	800189c <SPI2_CS2_LOW>
				break;
 80025a4:	e002      	b.n	80025ac <process_msg+0x3a4>
				state_error();
 80025a6:	f7ff fa25 	bl	80019f4 <state_error>
				break;
 80025aa:	bf00      	nop
			break;
 80025ac:	e076      	b.n	800269c <process_msg+0x494>
		case ARG_SPI2_CS3:
			switch (state)
 80025ae:	797b      	ldrb	r3, [r7, #5]
 80025b0:	2b02      	cmp	r3, #2
 80025b2:	d00c      	beq.n	80025ce <process_msg+0x3c6>
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	dc73      	bgt.n	80026a0 <process_msg+0x498>
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d002      	beq.n	80025c2 <process_msg+0x3ba>
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d003      	beq.n	80025c8 <process_msg+0x3c0>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80025c0:	e06e      	b.n	80026a0 <process_msg+0x498>
				SPI2_CS3_HIGH();
 80025c2:	f7ff f977 	bl	80018b4 <SPI2_CS3_HIGH>
				break;
 80025c6:	e005      	b.n	80025d4 <process_msg+0x3cc>
				SPI2_CS3_LOW();
 80025c8:	f7ff f980 	bl	80018cc <SPI2_CS3_LOW>
				break;
 80025cc:	e002      	b.n	80025d4 <process_msg+0x3cc>
				state_error();
 80025ce:	f7ff fa11 	bl	80019f4 <state_error>
				break;
 80025d2:	bf00      	nop
			break;
 80025d4:	e064      	b.n	80026a0 <process_msg+0x498>
		case ARG_I2C1:
			switch (state)
 80025d6:	797b      	ldrb	r3, [r7, #5]
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d00c      	beq.n	80025f6 <process_msg+0x3ee>
 80025dc:	2b02      	cmp	r3, #2
 80025de:	dc61      	bgt.n	80026a4 <process_msg+0x49c>
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d002      	beq.n	80025ea <process_msg+0x3e2>
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d003      	beq.n	80025f0 <process_msg+0x3e8>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 80025e8:	e05c      	b.n	80026a4 <process_msg+0x49c>
				I2C1_START();
 80025ea:	f7ff f97b 	bl	80018e4 <I2C1_START>
				break;
 80025ee:	e005      	b.n	80025fc <process_msg+0x3f4>
				I2C1_STOP();
 80025f0:	f7ff f98a 	bl	8001908 <I2C1_STOP>
				break;
 80025f4:	e002      	b.n	80025fc <process_msg+0x3f4>
				state_error();
 80025f6:	f7ff f9fd 	bl	80019f4 <state_error>
				break;
 80025fa:	bf00      	nop
			break;
 80025fc:	e052      	b.n	80026a4 <process_msg+0x49c>
		case ARG_I2C2:
			switch (state)
 80025fe:	797b      	ldrb	r3, [r7, #5]
 8002600:	2b02      	cmp	r3, #2
 8002602:	d00c      	beq.n	800261e <process_msg+0x416>
 8002604:	2b02      	cmp	r3, #2
 8002606:	dc4f      	bgt.n	80026a8 <process_msg+0x4a0>
 8002608:	2b00      	cmp	r3, #0
 800260a:	d002      	beq.n	8002612 <process_msg+0x40a>
 800260c:	2b01      	cmp	r3, #1
 800260e:	d003      	beq.n	8002618 <process_msg+0x410>
				break;
			case state_unknown:
				state_error();
				break;
			}
			break;
 8002610:	e04a      	b.n	80026a8 <process_msg+0x4a0>
				I2C2_START();
 8002612:	f7ff f98b 	bl	800192c <I2C2_START>
				break;
 8002616:	e005      	b.n	8002624 <process_msg+0x41c>
				I2C2_STOP();
 8002618:	f7ff f99a 	bl	8001950 <I2C2_STOP>
				break;
 800261c:	e002      	b.n	8002624 <process_msg+0x41c>
				state_error();
 800261e:	f7ff f9e9 	bl	80019f4 <state_error>
				break;
 8002622:	bf00      	nop
			break;
 8002624:	e040      	b.n	80026a8 <process_msg+0x4a0>
		case I2C1_SPEED:
		{
			enum Speed speed = getSpeed(msg[2]);
 8002626:	484d      	ldr	r0, [pc, #308]	@ (800275c <process_msg+0x554>)
 8002628:	f7fe fd6a 	bl	8001100 <getSpeed>
 800262c:	4603      	mov	r3, r0
 800262e:	70fb      	strb	r3, [r7, #3]
			switch(speed)
 8002630:	78fb      	ldrb	r3, [r7, #3]
 8002632:	2b03      	cmp	r3, #3
 8002634:	d13a      	bne.n	80026ac <process_msg+0x4a4>
			{
			case spd_unknown:
				spd_error();
 8002636:	f7ff f9cd 	bl	80019d4 <spd_error>
				break;
 800263a:	bf00      	nop
			I2C1_SET_SPEED(speed);
			}
			break;
 800263c:	e036      	b.n	80026ac <process_msg+0x4a4>
		}
		case I2C2_SPEED:
		{
			enum Speed speed = getSpeed(msg[2]);
 800263e:	4847      	ldr	r0, [pc, #284]	@ (800275c <process_msg+0x554>)
 8002640:	f7fe fd5e 	bl	8001100 <getSpeed>
 8002644:	4603      	mov	r3, r0
 8002646:	713b      	strb	r3, [r7, #4]
			switch(speed)
 8002648:	793b      	ldrb	r3, [r7, #4]
 800264a:	2b03      	cmp	r3, #3
 800264c:	d130      	bne.n	80026b0 <process_msg+0x4a8>
			{
			case spd_unknown:
				spd_error();
 800264e:	f7ff f9c1 	bl	80019d4 <spd_error>
				break;
 8002652:	bf00      	nop
			I2C2_SET_SPEED(speed);
			}
			break;
 8002654:	e02c      	b.n	80026b0 <process_msg+0x4a8>
		}
		case arg_unknown:
			arg_error();
 8002656:	f7ff f99d 	bl	8001994 <arg_error>
			break;
 800265a:	e02a      	b.n	80026b2 <process_msg+0x4aa>
			break;
 800265c:	bf00      	nop
 800265e:	e06a      	b.n	8002736 <process_msg+0x52e>
			break;
 8002660:	bf00      	nop
 8002662:	e068      	b.n	8002736 <process_msg+0x52e>
			break;
 8002664:	bf00      	nop
 8002666:	e066      	b.n	8002736 <process_msg+0x52e>
			break;
 8002668:	bf00      	nop
 800266a:	e064      	b.n	8002736 <process_msg+0x52e>
			break;
 800266c:	bf00      	nop
 800266e:	e062      	b.n	8002736 <process_msg+0x52e>
			break;
 8002670:	bf00      	nop
 8002672:	e060      	b.n	8002736 <process_msg+0x52e>
			break;
 8002674:	bf00      	nop
 8002676:	e05e      	b.n	8002736 <process_msg+0x52e>
			break;
 8002678:	bf00      	nop
 800267a:	e05c      	b.n	8002736 <process_msg+0x52e>
			break;
 800267c:	bf00      	nop
 800267e:	e05a      	b.n	8002736 <process_msg+0x52e>
				break;
 8002680:	bf00      	nop
 8002682:	e058      	b.n	8002736 <process_msg+0x52e>
			break;
 8002684:	bf00      	nop
 8002686:	e056      	b.n	8002736 <process_msg+0x52e>
			break;
 8002688:	bf00      	nop
 800268a:	e054      	b.n	8002736 <process_msg+0x52e>
			break;
 800268c:	bf00      	nop
 800268e:	e052      	b.n	8002736 <process_msg+0x52e>
			break;
 8002690:	bf00      	nop
 8002692:	e050      	b.n	8002736 <process_msg+0x52e>
			break;
 8002694:	bf00      	nop
 8002696:	e04e      	b.n	8002736 <process_msg+0x52e>
			break;
 8002698:	bf00      	nop
 800269a:	e04c      	b.n	8002736 <process_msg+0x52e>
			break;
 800269c:	bf00      	nop
 800269e:	e04a      	b.n	8002736 <process_msg+0x52e>
			break;
 80026a0:	bf00      	nop
 80026a2:	e048      	b.n	8002736 <process_msg+0x52e>
			break;
 80026a4:	bf00      	nop
 80026a6:	e046      	b.n	8002736 <process_msg+0x52e>
			break;
 80026a8:	bf00      	nop
 80026aa:	e044      	b.n	8002736 <process_msg+0x52e>
			break;
 80026ac:	bf00      	nop
 80026ae:	e042      	b.n	8002736 <process_msg+0x52e>
			break;
 80026b0:	bf00      	nop
		}
		break;
 80026b2:	e040      	b.n	8002736 <process_msg+0x52e>

	case cmd_get:
		switch(arg)
 80026b4:	79bb      	ldrb	r3, [r7, #6]
 80026b6:	3b08      	subs	r3, #8
 80026b8:	2b12      	cmp	r3, #18
 80026ba:	d83e      	bhi.n	800273a <process_msg+0x532>
 80026bc:	a201      	add	r2, pc, #4	@ (adr r2, 80026c4 <process_msg+0x4bc>)
 80026be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026c2:	bf00      	nop
 80026c4:	08002711 	.word	0x08002711
 80026c8:	08002717 	.word	0x08002717
 80026cc:	0800271d 	.word	0x0800271d
 80026d0:	08002723 	.word	0x08002723
 80026d4:	0800273b 	.word	0x0800273b
 80026d8:	0800273b 	.word	0x0800273b
 80026dc:	0800273b 	.word	0x0800273b
 80026e0:	0800273b 	.word	0x0800273b
 80026e4:	0800273b 	.word	0x0800273b
 80026e8:	0800273b 	.word	0x0800273b
 80026ec:	0800273b 	.word	0x0800273b
 80026f0:	0800273b 	.word	0x0800273b
 80026f4:	0800273b 	.word	0x0800273b
 80026f8:	0800273b 	.word	0x0800273b
 80026fc:	0800273b 	.word	0x0800273b
 8002700:	0800273b 	.word	0x0800273b
 8002704:	0800273b 	.word	0x0800273b
 8002708:	0800273b 	.word	0x0800273b
 800270c:	08002729 	.word	0x08002729
		{
		case PWM0_DUTY:
			PWM0_DUTY_GET();
 8002710:	f7fe fee4 	bl	80014dc <PWM0_DUTY_GET>
			break;
 8002714:	e00b      	b.n	800272e <process_msg+0x526>
		case PWM1_DUTY:
			PWM1_DUTY_GET();
 8002716:	f7fe ff27 	bl	8001568 <PWM1_DUTY_GET>
			break;
 800271a:	e008      	b.n	800272e <process_msg+0x526>
		case PWM2_DUTY:
			PWM2_DUTY_GET();
 800271c:	f7fe ff6a 	bl	80015f4 <PWM2_DUTY_GET>
			break;
 8002720:	e005      	b.n	800272e <process_msg+0x526>
		case PWM3_DUTY:
			PWM3_DUTY_GET();
 8002722:	f7fe ffad 	bl	8001680 <PWM3_DUTY_GET>
			break;
 8002726:	e002      	b.n	800272e <process_msg+0x526>
		case arg_unknown:
			arg_error();
 8002728:	f7ff f934 	bl	8001994 <arg_error>
			break;
 800272c:	bf00      	nop
		}
		break;
 800272e:	e004      	b.n	800273a <process_msg+0x532>


	case cmd_unknown:
		cmd_error();
 8002730:	f7ff f920 	bl	8001974 <cmd_error>
		break;
 8002734:	e002      	b.n	800273c <process_msg+0x534>
		break;
 8002736:	bf00      	nop
 8002738:	e000      	b.n	800273c <process_msg+0x534>
		break;
 800273a:	bf00      	nop



	}
	memset(msg, 0, sizeof(msg));
 800273c:	22c8      	movs	r2, #200	@ 0xc8
 800273e:	2100      	movs	r1, #0
 8002740:	4807      	ldr	r0, [pc, #28]	@ (8002760 <process_msg+0x558>)
 8002742:	f005 f971 	bl	8007a28 <memset>
		count = 0;
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <process_msg+0x55c>)
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
		count2 = 0;
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <process_msg+0x560>)
 800274e:	2200      	movs	r2, #0
 8002750:	601a      	str	r2, [r3, #0]
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000828 	.word	0x20000828
 8002760:	20000800 	.word	0x20000800
 8002764:	200008c8 	.word	0x200008c8
 8002768:	200008cc 	.word	0x200008cc

0800276c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800276c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027a4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8002770:	f7ff fcca 	bl	8002108 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002774:	480c      	ldr	r0, [pc, #48]	@ (80027a8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002776:	490d      	ldr	r1, [pc, #52]	@ (80027ac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002778:	4a0d      	ldr	r2, [pc, #52]	@ (80027b0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800277a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800277c:	e002      	b.n	8002784 <LoopCopyDataInit>

0800277e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800277e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002780:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002782:	3304      	adds	r3, #4

08002784 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002784:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002786:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002788:	d3f9      	bcc.n	800277e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800278a:	4a0a      	ldr	r2, [pc, #40]	@ (80027b4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800278c:	4c0a      	ldr	r4, [pc, #40]	@ (80027b8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800278e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002790:	e001      	b.n	8002796 <LoopFillZerobss>

08002792 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002792:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002794:	3204      	adds	r2, #4

08002796 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002796:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002798:	d3fb      	bcc.n	8002792 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800279a:	f005 f953 	bl	8007a44 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800279e:	f7fd ff3d 	bl	800061c <main>
  bx  lr    
 80027a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027a4:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80027a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027ac:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80027b0:	08009004 	.word	0x08009004
  ldr r2, =_sbss
 80027b4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80027b8:	20000a1c 	.word	0x20000a1c

080027bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027bc:	e7fe      	b.n	80027bc <ADC_IRQHandler>

080027be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027c2:	2003      	movs	r0, #3
 80027c4:	f000 fad4 	bl	8002d70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027c8:	2000      	movs	r0, #0
 80027ca:	f000 f805 	bl	80027d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027ce:	f7ff f921 	bl	8001a14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027e0:	4b12      	ldr	r3, [pc, #72]	@ (800282c <HAL_InitTick+0x54>)
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	4b12      	ldr	r3, [pc, #72]	@ (8002830 <HAL_InitTick+0x58>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	4619      	mov	r1, r3
 80027ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80027f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f6:	4618      	mov	r0, r3
 80027f8:	f000 faef 	bl	8002dda <HAL_SYSTICK_Config>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e00e      	b.n	8002824 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2b0f      	cmp	r3, #15
 800280a:	d80a      	bhi.n	8002822 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800280c:	2200      	movs	r2, #0
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	f04f 30ff 	mov.w	r0, #4294967295
 8002814:	f000 fab7 	bl	8002d86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002818:	4a06      	ldr	r2, [pc, #24]	@ (8002834 <HAL_InitTick+0x5c>)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800281e:	2300      	movs	r3, #0
 8002820:	e000      	b.n	8002824 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002822:	2301      	movs	r3, #1
}
 8002824:	4618      	mov	r0, r3
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	2000000c 	.word	0x2000000c
 8002830:	20000014 	.word	0x20000014
 8002834:	20000010 	.word	0x20000010

08002838 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800283c:	4b06      	ldr	r3, [pc, #24]	@ (8002858 <HAL_IncTick+0x20>)
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	461a      	mov	r2, r3
 8002842:	4b06      	ldr	r3, [pc, #24]	@ (800285c <HAL_IncTick+0x24>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4413      	add	r3, r2
 8002848:	4a04      	ldr	r2, [pc, #16]	@ (800285c <HAL_IncTick+0x24>)
 800284a:	6013      	str	r3, [r2, #0]
}
 800284c:	bf00      	nop
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000014 	.word	0x20000014
 800285c:	200008d0 	.word	0x200008d0

08002860 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0
  return uwTick;
 8002864:	4b03      	ldr	r3, [pc, #12]	@ (8002874 <HAL_GetTick+0x14>)
 8002866:	681b      	ldr	r3, [r3, #0]
}
 8002868:	4618      	mov	r0, r3
 800286a:	46bd      	mov	sp, r7
 800286c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002870:	4770      	bx	lr
 8002872:	bf00      	nop
 8002874:	200008d0 	.word	0x200008d0

08002878 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b084      	sub	sp, #16
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002880:	f7ff ffee 	bl	8002860 <HAL_GetTick>
 8002884:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002890:	d005      	beq.n	800289e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002892:	4b0a      	ldr	r3, [pc, #40]	@ (80028bc <HAL_Delay+0x44>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	461a      	mov	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4413      	add	r3, r2
 800289c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800289e:	bf00      	nop
 80028a0:	f7ff ffde 	bl	8002860 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d8f7      	bhi.n	80028a0 <HAL_Delay+0x28>
  {
  }
}
 80028b0:	bf00      	nop
 80028b2:	bf00      	nop
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	20000014 	.word	0x20000014

080028c0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b084      	sub	sp, #16
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d101      	bne.n	80028d2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e0ed      	b.n	8002aae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d102      	bne.n	80028e4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f7ff f8bc 	bl	8001a5c <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0201 	orr.w	r2, r2, #1
 80028f2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80028f4:	f7ff ffb4 	bl	8002860 <HAL_GetTick>
 80028f8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80028fa:	e012      	b.n	8002922 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028fc:	f7ff ffb0 	bl	8002860 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b0a      	cmp	r3, #10
 8002908:	d90b      	bls.n	8002922 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2205      	movs	r2, #5
 800291a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e0c5      	b.n	8002aae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b00      	cmp	r3, #0
 800292e:	d0e5      	beq.n	80028fc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f022 0202 	bic.w	r2, r2, #2
 800293e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002940:	f7ff ff8e 	bl	8002860 <HAL_GetTick>
 8002944:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002946:	e012      	b.n	800296e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002948:	f7ff ff8a 	bl	8002860 <HAL_GetTick>
 800294c:	4602      	mov	r2, r0
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	2b0a      	cmp	r3, #10
 8002954:	d90b      	bls.n	800296e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2205      	movs	r2, #5
 8002966:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	e09f      	b.n	8002aae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1e5      	bne.n	8002948 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	7e1b      	ldrb	r3, [r3, #24]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d108      	bne.n	8002996 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	e007      	b.n	80029a6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80029a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	7e5b      	ldrb	r3, [r3, #25]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d108      	bne.n	80029c0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	e007      	b.n	80029d0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681a      	ldr	r2, [r3, #0]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	7e9b      	ldrb	r3, [r3, #26]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d108      	bne.n	80029ea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 0220 	orr.w	r2, r2, #32
 80029e6:	601a      	str	r2, [r3, #0]
 80029e8:	e007      	b.n	80029fa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f022 0220 	bic.w	r2, r2, #32
 80029f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	7edb      	ldrb	r3, [r3, #27]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d108      	bne.n	8002a14 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f022 0210 	bic.w	r2, r2, #16
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	e007      	b.n	8002a24 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0210 	orr.w	r2, r2, #16
 8002a22:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	7f1b      	ldrb	r3, [r3, #28]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d108      	bne.n	8002a3e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 0208 	orr.w	r2, r2, #8
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	e007      	b.n	8002a4e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	681a      	ldr	r2, [r3, #0]
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f022 0208 	bic.w	r2, r2, #8
 8002a4c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	7f5b      	ldrb	r3, [r3, #29]
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d108      	bne.n	8002a68 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f042 0204 	orr.w	r2, r2, #4
 8002a64:	601a      	str	r2, [r3, #0]
 8002a66:	e007      	b.n	8002a78 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 0204 	bic.w	r2, r2, #4
 8002a76:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	431a      	orrs	r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	ea42 0103 	orr.w	r1, r2, r3
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	1e5a      	subs	r2, r3, #1
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3710      	adds	r7, #16
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b084      	sub	sp, #16
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d12e      	bne.n	8002b28 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f022 0201 	bic.w	r2, r2, #1
 8002ae0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002ae2:	f7ff febd 	bl	8002860 <HAL_GetTick>
 8002ae6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002ae8:	e012      	b.n	8002b10 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002aea:	f7ff feb9 	bl	8002860 <HAL_GetTick>
 8002aee:	4602      	mov	r2, r0
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	2b0a      	cmp	r3, #10
 8002af6:	d90b      	bls.n	8002b10 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afc:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2205      	movs	r2, #5
 8002b08:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e012      	b.n	8002b36 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1e5      	bne.n	8002aea <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2200      	movs	r2, #0
 8002b22:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002b24:	2300      	movs	r3, #0
 8002b26:	e006      	b.n	8002b36 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
  }
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}

08002b3e <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8002b3e:	b580      	push	{r7, lr}
 8002b40:	b084      	sub	sp, #16
 8002b42:	af00      	add	r7, sp, #0
 8002b44:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d133      	bne.n	8002bba <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f042 0201 	orr.w	r2, r2, #1
 8002b60:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b62:	f7ff fe7d 	bl	8002860 <HAL_GetTick>
 8002b66:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b68:	e012      	b.n	8002b90 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b6a:	f7ff fe79 	bl	8002860 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	2b0a      	cmp	r3, #10
 8002b76:	d90b      	bls.n	8002b90 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2205      	movs	r2, #5
 8002b88:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	e01b      	b.n	8002bc8 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d0e5      	beq.n	8002b6a <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f022 0202 	bic.w	r2, r2, #2
 8002bac:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	e006      	b.n	8002bc8 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
  }
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	f003 0307 	and.w	r3, r3, #7
 8002bde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002be0:	4b0b      	ldr	r3, [pc, #44]	@ (8002c10 <__NVIC_SetPriorityGrouping+0x40>)
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bec:	4013      	ands	r3, r2
 8002bee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002bf8:	4b06      	ldr	r3, [pc, #24]	@ (8002c14 <__NVIC_SetPriorityGrouping+0x44>)
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bfe:	4a04      	ldr	r2, [pc, #16]	@ (8002c10 <__NVIC_SetPriorityGrouping+0x40>)
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	60d3      	str	r3, [r2, #12]
}
 8002c04:	bf00      	nop
 8002c06:	3714      	adds	r7, #20
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr
 8002c10:	e000ed00 	.word	0xe000ed00
 8002c14:	05fa0000 	.word	0x05fa0000

08002c18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c1c:	4b04      	ldr	r3, [pc, #16]	@ (8002c30 <__NVIC_GetPriorityGrouping+0x18>)
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	0a1b      	lsrs	r3, r3, #8
 8002c22:	f003 0307 	and.w	r3, r3, #7
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	e000ed00 	.word	0xe000ed00

08002c34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	db0b      	blt.n	8002c5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c46:	79fb      	ldrb	r3, [r7, #7]
 8002c48:	f003 021f 	and.w	r2, r3, #31
 8002c4c:	4907      	ldr	r1, [pc, #28]	@ (8002c6c <__NVIC_EnableIRQ+0x38>)
 8002c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c52:	095b      	lsrs	r3, r3, #5
 8002c54:	2001      	movs	r0, #1
 8002c56:	fa00 f202 	lsl.w	r2, r0, r2
 8002c5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000e100 	.word	0xe000e100

08002c70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b083      	sub	sp, #12
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	6039      	str	r1, [r7, #0]
 8002c7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	db0a      	blt.n	8002c9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	b2da      	uxtb	r2, r3
 8002c88:	490c      	ldr	r1, [pc, #48]	@ (8002cbc <__NVIC_SetPriority+0x4c>)
 8002c8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	b2d2      	uxtb	r2, r2
 8002c92:	440b      	add	r3, r1
 8002c94:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c98:	e00a      	b.n	8002cb0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4908      	ldr	r1, [pc, #32]	@ (8002cc0 <__NVIC_SetPriority+0x50>)
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	f003 030f 	and.w	r3, r3, #15
 8002ca6:	3b04      	subs	r3, #4
 8002ca8:	0112      	lsls	r2, r2, #4
 8002caa:	b2d2      	uxtb	r2, r2
 8002cac:	440b      	add	r3, r1
 8002cae:	761a      	strb	r2, [r3, #24]
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr
 8002cbc:	e000e100 	.word	0xe000e100
 8002cc0:	e000ed00 	.word	0xe000ed00

08002cc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b089      	sub	sp, #36	@ 0x24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	f1c3 0307 	rsb	r3, r3, #7
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	bf28      	it	cs
 8002ce2:	2304      	movcs	r3, #4
 8002ce4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3304      	adds	r3, #4
 8002cea:	2b06      	cmp	r3, #6
 8002cec:	d902      	bls.n	8002cf4 <NVIC_EncodePriority+0x30>
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3b03      	subs	r3, #3
 8002cf2:	e000      	b.n	8002cf6 <NVIC_EncodePriority+0x32>
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cfc:	69bb      	ldr	r3, [r7, #24]
 8002cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002d02:	43da      	mvns	r2, r3
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	401a      	ands	r2, r3
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	fa01 f303 	lsl.w	r3, r1, r3
 8002d16:	43d9      	mvns	r1, r3
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d1c:	4313      	orrs	r3, r2
         );
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3724      	adds	r7, #36	@ 0x24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
	...

08002d2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3b01      	subs	r3, #1
 8002d38:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d3c:	d301      	bcc.n	8002d42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d3e:	2301      	movs	r3, #1
 8002d40:	e00f      	b.n	8002d62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d42:	4a0a      	ldr	r2, [pc, #40]	@ (8002d6c <SysTick_Config+0x40>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3b01      	subs	r3, #1
 8002d48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d4a:	210f      	movs	r1, #15
 8002d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002d50:	f7ff ff8e 	bl	8002c70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d54:	4b05      	ldr	r3, [pc, #20]	@ (8002d6c <SysTick_Config+0x40>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d5a:	4b04      	ldr	r3, [pc, #16]	@ (8002d6c <SysTick_Config+0x40>)
 8002d5c:	2207      	movs	r2, #7
 8002d5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	e000e010 	.word	0xe000e010

08002d70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f7ff ff29 	bl	8002bd0 <__NVIC_SetPriorityGrouping>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b086      	sub	sp, #24
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	60b9      	str	r1, [r7, #8]
 8002d90:	607a      	str	r2, [r7, #4]
 8002d92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002d94:	2300      	movs	r3, #0
 8002d96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d98:	f7ff ff3e 	bl	8002c18 <__NVIC_GetPriorityGrouping>
 8002d9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	6978      	ldr	r0, [r7, #20]
 8002da4:	f7ff ff8e 	bl	8002cc4 <NVIC_EncodePriority>
 8002da8:	4602      	mov	r2, r0
 8002daa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dae:	4611      	mov	r1, r2
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff5d 	bl	8002c70 <__NVIC_SetPriority>
}
 8002db6:	bf00      	nop
 8002db8:	3718      	adds	r7, #24
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}

08002dbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002dbe:	b580      	push	{r7, lr}
 8002dc0:	b082      	sub	sp, #8
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f7ff ff31 	bl	8002c34 <__NVIC_EnableIRQ>
}
 8002dd2:	bf00      	nop
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}

08002dda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7ff ffa2 	bl	8002d2c <SysTick_Config>
 8002de8:	4603      	mov	r3, r0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3708      	adds	r7, #8
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dfe:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e00:	f7ff fd2e 	bl	8002860 <HAL_GetTick>
 8002e04:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d008      	beq.n	8002e24 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	2280      	movs	r2, #128	@ 0x80
 8002e16:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002e20:	2301      	movs	r3, #1
 8002e22:	e052      	b.n	8002eca <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 0216 	bic.w	r2, r2, #22
 8002e32:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	695a      	ldr	r2, [r3, #20]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e42:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d103      	bne.n	8002e54 <HAL_DMA_Abort+0x62>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d007      	beq.n	8002e64 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f022 0208 	bic.w	r2, r2, #8
 8002e62:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	681a      	ldr	r2, [r3, #0]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 0201 	bic.w	r2, r2, #1
 8002e72:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e74:	e013      	b.n	8002e9e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e76:	f7ff fcf3 	bl	8002860 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b05      	cmp	r3, #5
 8002e82:	d90c      	bls.n	8002e9e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2220      	movs	r2, #32
 8002e88:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2203      	movs	r2, #3
 8002e8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e015      	b.n	8002eca <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1e4      	bne.n	8002e76 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb0:	223f      	movs	r2, #63	@ 0x3f
 8002eb2:	409a      	lsls	r2, r3
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b083      	sub	sp, #12
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d004      	beq.n	8002ef0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2280      	movs	r2, #128	@ 0x80
 8002eea:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002eec:	2301      	movs	r3, #1
 8002eee:	e00c      	b.n	8002f0a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2205      	movs	r2, #5
 8002ef4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	681a      	ldr	r2, [r3, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f022 0201 	bic.w	r2, r2, #1
 8002f06:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	370c      	adds	r7, #12
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
	...

08002f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b089      	sub	sp, #36	@ 0x24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002f22:	2300      	movs	r3, #0
 8002f24:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002f32:	2300      	movs	r3, #0
 8002f34:	61fb      	str	r3, [r7, #28]
 8002f36:	e169      	b.n	800320c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002f38:	2201      	movs	r2, #1
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f40:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	4013      	ands	r3, r2
 8002f4a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	429a      	cmp	r2, r3
 8002f52:	f040 8158 	bne.w	8003206 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d005      	beq.n	8002f6e <HAL_GPIO_Init+0x56>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f003 0303 	and.w	r3, r3, #3
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d130      	bne.n	8002fd0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	005b      	lsls	r3, r3, #1
 8002f78:	2203      	movs	r2, #3
 8002f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7e:	43db      	mvns	r3, r3
 8002f80:	69ba      	ldr	r2, [r7, #24]
 8002f82:	4013      	ands	r3, r2
 8002f84:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	68da      	ldr	r2, [r3, #12]
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	091b      	lsrs	r3, r3, #4
 8002fba:	f003 0201 	and.w	r2, r3, #1
 8002fbe:	69fb      	ldr	r3, [r7, #28]
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f003 0303 	and.w	r3, r3, #3
 8002fd8:	2b03      	cmp	r3, #3
 8002fda:	d017      	beq.n	800300c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	2203      	movs	r2, #3
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	43db      	mvns	r3, r3
 8002fee:	69ba      	ldr	r2, [r7, #24]
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	005b      	lsls	r3, r3, #1
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	69ba      	ldr	r2, [r7, #24]
 8003002:	4313      	orrs	r3, r2
 8003004:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	69ba      	ldr	r2, [r7, #24]
 800300a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f003 0303 	and.w	r3, r3, #3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d123      	bne.n	8003060 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	08da      	lsrs	r2, r3, #3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3208      	adds	r2, #8
 8003020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003024:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	f003 0307 	and.w	r3, r3, #7
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	220f      	movs	r2, #15
 8003030:	fa02 f303 	lsl.w	r3, r2, r3
 8003034:	43db      	mvns	r3, r3
 8003036:	69ba      	ldr	r2, [r7, #24]
 8003038:	4013      	ands	r3, r2
 800303a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	691a      	ldr	r2, [r3, #16]
 8003040:	69fb      	ldr	r3, [r7, #28]
 8003042:	f003 0307 	and.w	r3, r3, #7
 8003046:	009b      	lsls	r3, r3, #2
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	4313      	orrs	r3, r2
 8003050:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	08da      	lsrs	r2, r3, #3
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	3208      	adds	r2, #8
 800305a:	69b9      	ldr	r1, [r7, #24]
 800305c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003066:	69fb      	ldr	r3, [r7, #28]
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	2203      	movs	r2, #3
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	43db      	mvns	r3, r3
 8003072:	69ba      	ldr	r2, [r7, #24]
 8003074:	4013      	ands	r3, r2
 8003076:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	f003 0203 	and.w	r2, r3, #3
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	fa02 f303 	lsl.w	r3, r2, r3
 8003088:	69ba      	ldr	r2, [r7, #24]
 800308a:	4313      	orrs	r3, r2
 800308c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69ba      	ldr	r2, [r7, #24]
 8003092:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800309c:	2b00      	cmp	r3, #0
 800309e:	f000 80b2 	beq.w	8003206 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030a2:	4b60      	ldr	r3, [pc, #384]	@ (8003224 <HAL_GPIO_Init+0x30c>)
 80030a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030a6:	4a5f      	ldr	r2, [pc, #380]	@ (8003224 <HAL_GPIO_Init+0x30c>)
 80030a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003224 <HAL_GPIO_Init+0x30c>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030b6:	60fb      	str	r3, [r7, #12]
 80030b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80030ba:	4a5b      	ldr	r2, [pc, #364]	@ (8003228 <HAL_GPIO_Init+0x310>)
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	089b      	lsrs	r3, r3, #2
 80030c0:	3302      	adds	r3, #2
 80030c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	f003 0303 	and.w	r3, r3, #3
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	220f      	movs	r2, #15
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	43db      	mvns	r3, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4013      	ands	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a52      	ldr	r2, [pc, #328]	@ (800322c <HAL_GPIO_Init+0x314>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d02b      	beq.n	800313e <HAL_GPIO_Init+0x226>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	4a51      	ldr	r2, [pc, #324]	@ (8003230 <HAL_GPIO_Init+0x318>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d025      	beq.n	800313a <HAL_GPIO_Init+0x222>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a50      	ldr	r2, [pc, #320]	@ (8003234 <HAL_GPIO_Init+0x31c>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d01f      	beq.n	8003136 <HAL_GPIO_Init+0x21e>
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	4a4f      	ldr	r2, [pc, #316]	@ (8003238 <HAL_GPIO_Init+0x320>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d019      	beq.n	8003132 <HAL_GPIO_Init+0x21a>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	4a4e      	ldr	r2, [pc, #312]	@ (800323c <HAL_GPIO_Init+0x324>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d013      	beq.n	800312e <HAL_GPIO_Init+0x216>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4a4d      	ldr	r2, [pc, #308]	@ (8003240 <HAL_GPIO_Init+0x328>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d00d      	beq.n	800312a <HAL_GPIO_Init+0x212>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a4c      	ldr	r2, [pc, #304]	@ (8003244 <HAL_GPIO_Init+0x32c>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d007      	beq.n	8003126 <HAL_GPIO_Init+0x20e>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	4a4b      	ldr	r2, [pc, #300]	@ (8003248 <HAL_GPIO_Init+0x330>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d101      	bne.n	8003122 <HAL_GPIO_Init+0x20a>
 800311e:	2307      	movs	r3, #7
 8003120:	e00e      	b.n	8003140 <HAL_GPIO_Init+0x228>
 8003122:	2308      	movs	r3, #8
 8003124:	e00c      	b.n	8003140 <HAL_GPIO_Init+0x228>
 8003126:	2306      	movs	r3, #6
 8003128:	e00a      	b.n	8003140 <HAL_GPIO_Init+0x228>
 800312a:	2305      	movs	r3, #5
 800312c:	e008      	b.n	8003140 <HAL_GPIO_Init+0x228>
 800312e:	2304      	movs	r3, #4
 8003130:	e006      	b.n	8003140 <HAL_GPIO_Init+0x228>
 8003132:	2303      	movs	r3, #3
 8003134:	e004      	b.n	8003140 <HAL_GPIO_Init+0x228>
 8003136:	2302      	movs	r3, #2
 8003138:	e002      	b.n	8003140 <HAL_GPIO_Init+0x228>
 800313a:	2301      	movs	r3, #1
 800313c:	e000      	b.n	8003140 <HAL_GPIO_Init+0x228>
 800313e:	2300      	movs	r3, #0
 8003140:	69fa      	ldr	r2, [r7, #28]
 8003142:	f002 0203 	and.w	r2, r2, #3
 8003146:	0092      	lsls	r2, r2, #2
 8003148:	4093      	lsls	r3, r2
 800314a:	69ba      	ldr	r2, [r7, #24]
 800314c:	4313      	orrs	r3, r2
 800314e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003150:	4935      	ldr	r1, [pc, #212]	@ (8003228 <HAL_GPIO_Init+0x310>)
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	089b      	lsrs	r3, r3, #2
 8003156:	3302      	adds	r3, #2
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800315e:	4b3b      	ldr	r3, [pc, #236]	@ (800324c <HAL_GPIO_Init+0x334>)
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	43db      	mvns	r3, r3
 8003168:	69ba      	ldr	r2, [r7, #24]
 800316a:	4013      	ands	r3, r2
 800316c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d003      	beq.n	8003182 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800317a:	69ba      	ldr	r2, [r7, #24]
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	4313      	orrs	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003182:	4a32      	ldr	r2, [pc, #200]	@ (800324c <HAL_GPIO_Init+0x334>)
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003188:	4b30      	ldr	r3, [pc, #192]	@ (800324c <HAL_GPIO_Init+0x334>)
 800318a:	68db      	ldr	r3, [r3, #12]
 800318c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	43db      	mvns	r3, r3
 8003192:	69ba      	ldr	r2, [r7, #24]
 8003194:	4013      	ands	r3, r2
 8003196:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d003      	beq.n	80031ac <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031ac:	4a27      	ldr	r2, [pc, #156]	@ (800324c <HAL_GPIO_Init+0x334>)
 80031ae:	69bb      	ldr	r3, [r7, #24]
 80031b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031b2:	4b26      	ldr	r3, [pc, #152]	@ (800324c <HAL_GPIO_Init+0x334>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	43db      	mvns	r3, r3
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	4013      	ands	r3, r2
 80031c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031d6:	4a1d      	ldr	r2, [pc, #116]	@ (800324c <HAL_GPIO_Init+0x334>)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031dc:	4b1b      	ldr	r3, [pc, #108]	@ (800324c <HAL_GPIO_Init+0x334>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	43db      	mvns	r3, r3
 80031e6:	69ba      	ldr	r2, [r7, #24]
 80031e8:	4013      	ands	r3, r2
 80031ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	693b      	ldr	r3, [r7, #16]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003200:	4a12      	ldr	r2, [pc, #72]	@ (800324c <HAL_GPIO_Init+0x334>)
 8003202:	69bb      	ldr	r3, [r7, #24]
 8003204:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	3301      	adds	r3, #1
 800320a:	61fb      	str	r3, [r7, #28]
 800320c:	69fb      	ldr	r3, [r7, #28]
 800320e:	2b0f      	cmp	r3, #15
 8003210:	f67f ae92 	bls.w	8002f38 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003214:	bf00      	nop
 8003216:	bf00      	nop
 8003218:	3724      	adds	r7, #36	@ 0x24
 800321a:	46bd      	mov	sp, r7
 800321c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	40023800 	.word	0x40023800
 8003228:	40013800 	.word	0x40013800
 800322c:	40020000 	.word	0x40020000
 8003230:	40020400 	.word	0x40020400
 8003234:	40020800 	.word	0x40020800
 8003238:	40020c00 	.word	0x40020c00
 800323c:	40021000 	.word	0x40021000
 8003240:	40021400 	.word	0x40021400
 8003244:	40021800 	.word	0x40021800
 8003248:	40021c00 	.word	0x40021c00
 800324c:	40013c00 	.word	0x40013c00

08003250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	460b      	mov	r3, r1
 800325a:	807b      	strh	r3, [r7, #2]
 800325c:	4613      	mov	r3, r2
 800325e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003260:	787b      	ldrb	r3, [r7, #1]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003266:	887a      	ldrh	r2, [r7, #2]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800326c:	e003      	b.n	8003276 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800326e:	887b      	ldrh	r3, [r7, #2]
 8003270:	041a      	lsls	r2, r3, #16
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	619a      	str	r2, [r3, #24]
}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr
	...

08003284 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e08b      	b.n	80033ae <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d106      	bne.n	80032b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7fe fc1a 	bl	8001ae4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2224      	movs	r2, #36	@ 0x24
 80032b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f022 0201 	bic.w	r2, r2, #1
 80032c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80032d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	689a      	ldr	r2, [r3, #8]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80032e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	68db      	ldr	r3, [r3, #12]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d107      	bne.n	80032fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	689a      	ldr	r2, [r3, #8]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80032fa:	609a      	str	r2, [r3, #8]
 80032fc:	e006      	b.n	800330c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800330a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	2b02      	cmp	r3, #2
 8003312:	d108      	bne.n	8003326 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685a      	ldr	r2, [r3, #4]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003322:	605a      	str	r2, [r3, #4]
 8003324:	e007      	b.n	8003336 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003334:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6859      	ldr	r1, [r3, #4]
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4b1d      	ldr	r3, [pc, #116]	@ (80033b8 <HAL_I2C_Init+0x134>)
 8003342:	430b      	orrs	r3, r1
 8003344:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	68da      	ldr	r2, [r3, #12]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003354:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	691a      	ldr	r2, [r3, #16]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	699b      	ldr	r3, [r3, #24]
 8003366:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	69d9      	ldr	r1, [r3, #28]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1a      	ldr	r2, [r3, #32]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	430a      	orrs	r2, r1
 800337e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f042 0201 	orr.w	r2, r2, #1
 800338e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2200      	movs	r2, #0
 8003394:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2220      	movs	r2, #32
 800339a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	2200      	movs	r2, #0
 80033a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3708      	adds	r7, #8
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}
 80033b6:	bf00      	nop
 80033b8:	02008000 	.word	0x02008000

080033bc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80033bc:	b480      	push	{r7}
 80033be:	b083      	sub	sp, #12
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	2b20      	cmp	r3, #32
 80033d0:	d138      	bne.n	8003444 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d101      	bne.n	80033e0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80033dc:	2302      	movs	r3, #2
 80033de:	e032      	b.n	8003446 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2201      	movs	r2, #1
 80033e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2224      	movs	r2, #36	@ 0x24
 80033ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 0201 	bic.w	r2, r2, #1
 80033fe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800340e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6819      	ldr	r1, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	683a      	ldr	r2, [r7, #0]
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f042 0201 	orr.w	r2, r2, #1
 800342e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2220      	movs	r2, #32
 8003434:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2200      	movs	r2, #0
 800343c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003440:	2300      	movs	r3, #0
 8003442:	e000      	b.n	8003446 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003444:	2302      	movs	r3, #2
  }
}
 8003446:	4618      	mov	r0, r3
 8003448:	370c      	adds	r7, #12
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003452:	b480      	push	{r7}
 8003454:	b085      	sub	sp, #20
 8003456:	af00      	add	r7, sp, #0
 8003458:	6078      	str	r0, [r7, #4]
 800345a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b20      	cmp	r3, #32
 8003466:	d139      	bne.n	80034dc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800346e:	2b01      	cmp	r3, #1
 8003470:	d101      	bne.n	8003476 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003472:	2302      	movs	r3, #2
 8003474:	e033      	b.n	80034de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2201      	movs	r2, #1
 800347a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2224      	movs	r2, #36	@ 0x24
 8003482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681a      	ldr	r2, [r3, #0]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f022 0201 	bic.w	r2, r2, #1
 8003494:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80034a4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	021b      	lsls	r3, r3, #8
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	4313      	orrs	r3, r2
 80034ae:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0201 	orr.w	r2, r2, #1
 80034c6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034d8:	2300      	movs	r3, #0
 80034da:	e000      	b.n	80034de <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80034dc:	2302      	movs	r3, #2
  }
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3714      	adds	r7, #20
 80034e2:	46bd      	mov	sp, r7
 80034e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e8:	4770      	bx	lr

080034ea <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b086      	sub	sp, #24
 80034ee:	af02      	add	r7, sp, #8
 80034f0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d101      	bne.n	80034fc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e108      	b.n	800370e <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003508:	b2db      	uxtb	r3, r3
 800350a:	2b00      	cmp	r3, #0
 800350c:	d106      	bne.n	800351c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7fe fd02 	bl	8001f20 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2203      	movs	r2, #3
 8003520:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800352a:	d102      	bne.n	8003532 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	2200      	movs	r2, #0
 8003530:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4618      	mov	r0, r3
 8003538:	f003 ff78 	bl	800742c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6818      	ldr	r0, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	7c1a      	ldrb	r2, [r3, #16]
 8003544:	f88d 2000 	strb.w	r2, [sp]
 8003548:	3304      	adds	r3, #4
 800354a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800354c:	f003 fee2 	bl	8007314 <USB_CoreInit>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d005      	beq.n	8003562 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2202      	movs	r2, #2
 800355a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e0d5      	b.n	800370e <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2100      	movs	r1, #0
 8003568:	4618      	mov	r0, r3
 800356a:	f003 ff70 	bl	800744e <USB_SetCurrentMode>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d005      	beq.n	8003580 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2202      	movs	r2, #2
 8003578:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e0c6      	b.n	800370e <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003580:	2300      	movs	r3, #0
 8003582:	73fb      	strb	r3, [r7, #15]
 8003584:	e04a      	b.n	800361c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003586:	7bfa      	ldrb	r2, [r7, #15]
 8003588:	6879      	ldr	r1, [r7, #4]
 800358a:	4613      	mov	r3, r2
 800358c:	00db      	lsls	r3, r3, #3
 800358e:	4413      	add	r3, r2
 8003590:	009b      	lsls	r3, r3, #2
 8003592:	440b      	add	r3, r1
 8003594:	3315      	adds	r3, #21
 8003596:	2201      	movs	r2, #1
 8003598:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800359a:	7bfa      	ldrb	r2, [r7, #15]
 800359c:	6879      	ldr	r1, [r7, #4]
 800359e:	4613      	mov	r3, r2
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	4413      	add	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	440b      	add	r3, r1
 80035a8:	3314      	adds	r3, #20
 80035aa:	7bfa      	ldrb	r2, [r7, #15]
 80035ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035ae:	7bfa      	ldrb	r2, [r7, #15]
 80035b0:	7bfb      	ldrb	r3, [r7, #15]
 80035b2:	b298      	uxth	r0, r3
 80035b4:	6879      	ldr	r1, [r7, #4]
 80035b6:	4613      	mov	r3, r2
 80035b8:	00db      	lsls	r3, r3, #3
 80035ba:	4413      	add	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	440b      	add	r3, r1
 80035c0:	332e      	adds	r3, #46	@ 0x2e
 80035c2:	4602      	mov	r2, r0
 80035c4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035c6:	7bfa      	ldrb	r2, [r7, #15]
 80035c8:	6879      	ldr	r1, [r7, #4]
 80035ca:	4613      	mov	r3, r2
 80035cc:	00db      	lsls	r3, r3, #3
 80035ce:	4413      	add	r3, r2
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	440b      	add	r3, r1
 80035d4:	3318      	adds	r3, #24
 80035d6:	2200      	movs	r2, #0
 80035d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80035da:	7bfa      	ldrb	r2, [r7, #15]
 80035dc:	6879      	ldr	r1, [r7, #4]
 80035de:	4613      	mov	r3, r2
 80035e0:	00db      	lsls	r3, r3, #3
 80035e2:	4413      	add	r3, r2
 80035e4:	009b      	lsls	r3, r3, #2
 80035e6:	440b      	add	r3, r1
 80035e8:	331c      	adds	r3, #28
 80035ea:	2200      	movs	r2, #0
 80035ec:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80035ee:	7bfa      	ldrb	r2, [r7, #15]
 80035f0:	6879      	ldr	r1, [r7, #4]
 80035f2:	4613      	mov	r3, r2
 80035f4:	00db      	lsls	r3, r3, #3
 80035f6:	4413      	add	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	440b      	add	r3, r1
 80035fc:	3320      	adds	r3, #32
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003602:	7bfa      	ldrb	r2, [r7, #15]
 8003604:	6879      	ldr	r1, [r7, #4]
 8003606:	4613      	mov	r3, r2
 8003608:	00db      	lsls	r3, r3, #3
 800360a:	4413      	add	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	440b      	add	r3, r1
 8003610:	3324      	adds	r3, #36	@ 0x24
 8003612:	2200      	movs	r2, #0
 8003614:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003616:	7bfb      	ldrb	r3, [r7, #15]
 8003618:	3301      	adds	r3, #1
 800361a:	73fb      	strb	r3, [r7, #15]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	791b      	ldrb	r3, [r3, #4]
 8003620:	7bfa      	ldrb	r2, [r7, #15]
 8003622:	429a      	cmp	r2, r3
 8003624:	d3af      	bcc.n	8003586 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003626:	2300      	movs	r3, #0
 8003628:	73fb      	strb	r3, [r7, #15]
 800362a:	e044      	b.n	80036b6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800362c:	7bfa      	ldrb	r2, [r7, #15]
 800362e:	6879      	ldr	r1, [r7, #4]
 8003630:	4613      	mov	r3, r2
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	4413      	add	r3, r2
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	440b      	add	r3, r1
 800363a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800363e:	2200      	movs	r2, #0
 8003640:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003642:	7bfa      	ldrb	r2, [r7, #15]
 8003644:	6879      	ldr	r1, [r7, #4]
 8003646:	4613      	mov	r3, r2
 8003648:	00db      	lsls	r3, r3, #3
 800364a:	4413      	add	r3, r2
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	440b      	add	r3, r1
 8003650:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003654:	7bfa      	ldrb	r2, [r7, #15]
 8003656:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003658:	7bfa      	ldrb	r2, [r7, #15]
 800365a:	6879      	ldr	r1, [r7, #4]
 800365c:	4613      	mov	r3, r2
 800365e:	00db      	lsls	r3, r3, #3
 8003660:	4413      	add	r3, r2
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	440b      	add	r3, r1
 8003666:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800366e:	7bfa      	ldrb	r2, [r7, #15]
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	4613      	mov	r3, r2
 8003674:	00db      	lsls	r3, r3, #3
 8003676:	4413      	add	r3, r2
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	440b      	add	r3, r1
 800367c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003680:	2200      	movs	r2, #0
 8003682:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003684:	7bfa      	ldrb	r2, [r7, #15]
 8003686:	6879      	ldr	r1, [r7, #4]
 8003688:	4613      	mov	r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	440b      	add	r3, r1
 8003692:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003696:	2200      	movs	r2, #0
 8003698:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800369a:	7bfa      	ldrb	r2, [r7, #15]
 800369c:	6879      	ldr	r1, [r7, #4]
 800369e:	4613      	mov	r3, r2
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	4413      	add	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	440b      	add	r3, r1
 80036a8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036b0:	7bfb      	ldrb	r3, [r7, #15]
 80036b2:	3301      	adds	r3, #1
 80036b4:	73fb      	strb	r3, [r7, #15]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	791b      	ldrb	r3, [r3, #4]
 80036ba:	7bfa      	ldrb	r2, [r7, #15]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d3b5      	bcc.n	800362c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6818      	ldr	r0, [r3, #0]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	7c1a      	ldrb	r2, [r3, #16]
 80036c8:	f88d 2000 	strb.w	r2, [sp]
 80036cc:	3304      	adds	r3, #4
 80036ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80036d0:	f003 ff0a 	bl	80074e8 <USB_DevInit>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d005      	beq.n	80036e6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2202      	movs	r2, #2
 80036de:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e013      	b.n	800370e <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	7b1b      	ldrb	r3, [r3, #12]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d102      	bne.n	8003702 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f000 f80b 	bl	8003718 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f004 f8d7 	bl	80078ba <USB_DevDisconnect>

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2201      	movs	r2, #1
 800372a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003746:	4b05      	ldr	r3, [pc, #20]	@ (800375c <HAL_PCDEx_ActivateLPM+0x44>)
 8003748:	4313      	orrs	r3, r2
 800374a:	68fa      	ldr	r2, [r7, #12]
 800374c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800374e:	2300      	movs	r3, #0
}
 8003750:	4618      	mov	r0, r3
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr
 800375c:	10000003 	.word	0x10000003

08003760 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003764:	4b05      	ldr	r3, [pc, #20]	@ (800377c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	4a04      	ldr	r2, [pc, #16]	@ (800377c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800376a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800376e:	6013      	str	r3, [r2, #0]
}
 8003770:	bf00      	nop
 8003772:	46bd      	mov	sp, r7
 8003774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003778:	4770      	bx	lr
 800377a:	bf00      	nop
 800377c:	40007000 	.word	0x40007000

08003780 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003786:	2300      	movs	r3, #0
 8003788:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800378a:	4b23      	ldr	r3, [pc, #140]	@ (8003818 <HAL_PWREx_EnableOverDrive+0x98>)
 800378c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378e:	4a22      	ldr	r2, [pc, #136]	@ (8003818 <HAL_PWREx_EnableOverDrive+0x98>)
 8003790:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003794:	6413      	str	r3, [r2, #64]	@ 0x40
 8003796:	4b20      	ldr	r3, [pc, #128]	@ (8003818 <HAL_PWREx_EnableOverDrive+0x98>)
 8003798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800379e:	603b      	str	r3, [r7, #0]
 80037a0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80037a2:	4b1e      	ldr	r3, [pc, #120]	@ (800381c <HAL_PWREx_EnableOverDrive+0x9c>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a1d      	ldr	r2, [pc, #116]	@ (800381c <HAL_PWREx_EnableOverDrive+0x9c>)
 80037a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037ac:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037ae:	f7ff f857 	bl	8002860 <HAL_GetTick>
 80037b2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80037b4:	e009      	b.n	80037ca <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80037b6:	f7ff f853 	bl	8002860 <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	1ad3      	subs	r3, r2, r3
 80037c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80037c4:	d901      	bls.n	80037ca <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e022      	b.n	8003810 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80037ca:	4b14      	ldr	r3, [pc, #80]	@ (800381c <HAL_PWREx_EnableOverDrive+0x9c>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037d6:	d1ee      	bne.n	80037b6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80037d8:	4b10      	ldr	r3, [pc, #64]	@ (800381c <HAL_PWREx_EnableOverDrive+0x9c>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a0f      	ldr	r2, [pc, #60]	@ (800381c <HAL_PWREx_EnableOverDrive+0x9c>)
 80037de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037e2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037e4:	f7ff f83c 	bl	8002860 <HAL_GetTick>
 80037e8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80037ea:	e009      	b.n	8003800 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80037ec:	f7ff f838 	bl	8002860 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80037fa:	d901      	bls.n	8003800 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80037fc:	2303      	movs	r3, #3
 80037fe:	e007      	b.n	8003810 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003800:	4b06      	ldr	r3, [pc, #24]	@ (800381c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003808:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800380c:	d1ee      	bne.n	80037ec <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3708      	adds	r7, #8
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	40023800 	.word	0x40023800
 800381c:	40007000 	.word	0x40007000

08003820 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003828:	2300      	movs	r3, #0
 800382a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	e291      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 8087 	beq.w	8003952 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003844:	4b96      	ldr	r3, [pc, #600]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	f003 030c 	and.w	r3, r3, #12
 800384c:	2b04      	cmp	r3, #4
 800384e:	d00c      	beq.n	800386a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003850:	4b93      	ldr	r3, [pc, #588]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003852:	689b      	ldr	r3, [r3, #8]
 8003854:	f003 030c 	and.w	r3, r3, #12
 8003858:	2b08      	cmp	r3, #8
 800385a:	d112      	bne.n	8003882 <HAL_RCC_OscConfig+0x62>
 800385c:	4b90      	ldr	r3, [pc, #576]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003864:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003868:	d10b      	bne.n	8003882 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800386a:	4b8d      	ldr	r3, [pc, #564]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d06c      	beq.n	8003950 <HAL_RCC_OscConfig+0x130>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d168      	bne.n	8003950 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e26b      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800388a:	d106      	bne.n	800389a <HAL_RCC_OscConfig+0x7a>
 800388c:	4b84      	ldr	r3, [pc, #528]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	4a83      	ldr	r2, [pc, #524]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003892:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003896:	6013      	str	r3, [r2, #0]
 8003898:	e02e      	b.n	80038f8 <HAL_RCC_OscConfig+0xd8>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10c      	bne.n	80038bc <HAL_RCC_OscConfig+0x9c>
 80038a2:	4b7f      	ldr	r3, [pc, #508]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a7e      	ldr	r2, [pc, #504]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ac:	6013      	str	r3, [r2, #0]
 80038ae:	4b7c      	ldr	r3, [pc, #496]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a7b      	ldr	r2, [pc, #492]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038b8:	6013      	str	r3, [r2, #0]
 80038ba:	e01d      	b.n	80038f8 <HAL_RCC_OscConfig+0xd8>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038c4:	d10c      	bne.n	80038e0 <HAL_RCC_OscConfig+0xc0>
 80038c6:	4b76      	ldr	r3, [pc, #472]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	4a75      	ldr	r2, [pc, #468]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038d0:	6013      	str	r3, [r2, #0]
 80038d2:	4b73      	ldr	r3, [pc, #460]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a72      	ldr	r2, [pc, #456]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	e00b      	b.n	80038f8 <HAL_RCC_OscConfig+0xd8>
 80038e0:	4b6f      	ldr	r3, [pc, #444]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4a6e      	ldr	r2, [pc, #440]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038ea:	6013      	str	r3, [r2, #0]
 80038ec:	4b6c      	ldr	r3, [pc, #432]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a6b      	ldr	r2, [pc, #428]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80038f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d013      	beq.n	8003928 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003900:	f7fe ffae 	bl	8002860 <HAL_GetTick>
 8003904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003906:	e008      	b.n	800391a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003908:	f7fe ffaa 	bl	8002860 <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b64      	cmp	r3, #100	@ 0x64
 8003914:	d901      	bls.n	800391a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e21f      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800391a:	4b61      	ldr	r3, [pc, #388]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d0f0      	beq.n	8003908 <HAL_RCC_OscConfig+0xe8>
 8003926:	e014      	b.n	8003952 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003928:	f7fe ff9a 	bl	8002860 <HAL_GetTick>
 800392c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800392e:	e008      	b.n	8003942 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003930:	f7fe ff96 	bl	8002860 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b64      	cmp	r3, #100	@ 0x64
 800393c:	d901      	bls.n	8003942 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e20b      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003942:	4b57      	ldr	r3, [pc, #348]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d1f0      	bne.n	8003930 <HAL_RCC_OscConfig+0x110>
 800394e:	e000      	b.n	8003952 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d069      	beq.n	8003a32 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800395e:	4b50      	ldr	r3, [pc, #320]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 030c 	and.w	r3, r3, #12
 8003966:	2b00      	cmp	r3, #0
 8003968:	d00b      	beq.n	8003982 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800396a:	4b4d      	ldr	r3, [pc, #308]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	f003 030c 	and.w	r3, r3, #12
 8003972:	2b08      	cmp	r3, #8
 8003974:	d11c      	bne.n	80039b0 <HAL_RCC_OscConfig+0x190>
 8003976:	4b4a      	ldr	r3, [pc, #296]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d116      	bne.n	80039b0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003982:	4b47      	ldr	r3, [pc, #284]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d005      	beq.n	800399a <HAL_RCC_OscConfig+0x17a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d001      	beq.n	800399a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e1df      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800399a:	4b41      	ldr	r3, [pc, #260]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	691b      	ldr	r3, [r3, #16]
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	493d      	ldr	r1, [pc, #244]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ae:	e040      	b.n	8003a32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d023      	beq.n	8003a00 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039b8:	4b39      	ldr	r3, [pc, #228]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a38      	ldr	r2, [pc, #224]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c4:	f7fe ff4c 	bl	8002860 <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039ca:	e008      	b.n	80039de <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039cc:	f7fe ff48 	bl	8002860 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d901      	bls.n	80039de <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e1bd      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039de:	4b30      	ldr	r3, [pc, #192]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0f0      	beq.n	80039cc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ea:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	4929      	ldr	r1, [pc, #164]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]
 80039fe:	e018      	b.n	8003a32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a00:	4b27      	ldr	r3, [pc, #156]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a26      	ldr	r2, [pc, #152]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a06:	f023 0301 	bic.w	r3, r3, #1
 8003a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0c:	f7fe ff28 	bl	8002860 <HAL_GetTick>
 8003a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a12:	e008      	b.n	8003a26 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a14:	f7fe ff24 	bl	8002860 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	2b02      	cmp	r3, #2
 8003a20:	d901      	bls.n	8003a26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a22:	2303      	movs	r3, #3
 8003a24:	e199      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a26:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1f0      	bne.n	8003a14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0308 	and.w	r3, r3, #8
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d038      	beq.n	8003ab0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	695b      	ldr	r3, [r3, #20]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d019      	beq.n	8003a7a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a46:	4b16      	ldr	r3, [pc, #88]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a48:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a4a:	4a15      	ldr	r2, [pc, #84]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a52:	f7fe ff05 	bl	8002860 <HAL_GetTick>
 8003a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a5a:	f7fe ff01 	bl	8002860 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e176      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0f0      	beq.n	8003a5a <HAL_RCC_OscConfig+0x23a>
 8003a78:	e01a      	b.n	8003ab0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a7a:	4b09      	ldr	r3, [pc, #36]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a7e:	4a08      	ldr	r2, [pc, #32]	@ (8003aa0 <HAL_RCC_OscConfig+0x280>)
 8003a80:	f023 0301 	bic.w	r3, r3, #1
 8003a84:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a86:	f7fe feeb 	bl	8002860 <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a8c:	e00a      	b.n	8003aa4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a8e:	f7fe fee7 	bl	8002860 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d903      	bls.n	8003aa4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e15c      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
 8003aa0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003aa4:	4b91      	ldr	r3, [pc, #580]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003aa6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d1ee      	bne.n	8003a8e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0304 	and.w	r3, r3, #4
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80a4 	beq.w	8003c06 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003abe:	4b8b      	ldr	r3, [pc, #556]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ac2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d10d      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003aca:	4b88      	ldr	r3, [pc, #544]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ace:	4a87      	ldr	r2, [pc, #540]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ad6:	4b85      	ldr	r3, [pc, #532]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ade:	60bb      	str	r3, [r7, #8]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003ae6:	4b82      	ldr	r3, [pc, #520]	@ (8003cf0 <HAL_RCC_OscConfig+0x4d0>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d118      	bne.n	8003b24 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003af2:	4b7f      	ldr	r3, [pc, #508]	@ (8003cf0 <HAL_RCC_OscConfig+0x4d0>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a7e      	ldr	r2, [pc, #504]	@ (8003cf0 <HAL_RCC_OscConfig+0x4d0>)
 8003af8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003afc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003afe:	f7fe feaf 	bl	8002860 <HAL_GetTick>
 8003b02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b04:	e008      	b.n	8003b18 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b06:	f7fe feab 	bl	8002860 <HAL_GetTick>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	693b      	ldr	r3, [r7, #16]
 8003b0e:	1ad3      	subs	r3, r2, r3
 8003b10:	2b64      	cmp	r3, #100	@ 0x64
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e120      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b18:	4b75      	ldr	r3, [pc, #468]	@ (8003cf0 <HAL_RCC_OscConfig+0x4d0>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0f0      	beq.n	8003b06 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	689b      	ldr	r3, [r3, #8]
 8003b28:	2b01      	cmp	r3, #1
 8003b2a:	d106      	bne.n	8003b3a <HAL_RCC_OscConfig+0x31a>
 8003b2c:	4b6f      	ldr	r3, [pc, #444]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b30:	4a6e      	ldr	r2, [pc, #440]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b38:	e02d      	b.n	8003b96 <HAL_RCC_OscConfig+0x376>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d10c      	bne.n	8003b5c <HAL_RCC_OscConfig+0x33c>
 8003b42:	4b6a      	ldr	r3, [pc, #424]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b46:	4a69      	ldr	r2, [pc, #420]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b48:	f023 0301 	bic.w	r3, r3, #1
 8003b4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b4e:	4b67      	ldr	r3, [pc, #412]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b52:	4a66      	ldr	r2, [pc, #408]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b54:	f023 0304 	bic.w	r3, r3, #4
 8003b58:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b5a:	e01c      	b.n	8003b96 <HAL_RCC_OscConfig+0x376>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	2b05      	cmp	r3, #5
 8003b62:	d10c      	bne.n	8003b7e <HAL_RCC_OscConfig+0x35e>
 8003b64:	4b61      	ldr	r3, [pc, #388]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b68:	4a60      	ldr	r2, [pc, #384]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b6a:	f043 0304 	orr.w	r3, r3, #4
 8003b6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b70:	4b5e      	ldr	r3, [pc, #376]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b74:	4a5d      	ldr	r2, [pc, #372]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b76:	f043 0301 	orr.w	r3, r3, #1
 8003b7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b7c:	e00b      	b.n	8003b96 <HAL_RCC_OscConfig+0x376>
 8003b7e:	4b5b      	ldr	r3, [pc, #364]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b82:	4a5a      	ldr	r2, [pc, #360]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b84:	f023 0301 	bic.w	r3, r3, #1
 8003b88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b8a:	4b58      	ldr	r3, [pc, #352]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8e:	4a57      	ldr	r2, [pc, #348]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003b90:	f023 0304 	bic.w	r3, r3, #4
 8003b94:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d015      	beq.n	8003bca <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b9e:	f7fe fe5f 	bl	8002860 <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ba4:	e00a      	b.n	8003bbc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ba6:	f7fe fe5b 	bl	8002860 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d901      	bls.n	8003bbc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e0ce      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bbc:	4b4b      	ldr	r3, [pc, #300]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bc0:	f003 0302 	and.w	r3, r3, #2
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0ee      	beq.n	8003ba6 <HAL_RCC_OscConfig+0x386>
 8003bc8:	e014      	b.n	8003bf4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bca:	f7fe fe49 	bl	8002860 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bd0:	e00a      	b.n	8003be8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd2:	f7fe fe45 	bl	8002860 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d901      	bls.n	8003be8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003be4:	2303      	movs	r3, #3
 8003be6:	e0b8      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003be8:	4b40      	ldr	r3, [pc, #256]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003bea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1ee      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bf4:	7dfb      	ldrb	r3, [r7, #23]
 8003bf6:	2b01      	cmp	r3, #1
 8003bf8:	d105      	bne.n	8003c06 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bfa:	4b3c      	ldr	r3, [pc, #240]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bfe:	4a3b      	ldr	r2, [pc, #236]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c04:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 80a4 	beq.w	8003d58 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c10:	4b36      	ldr	r3, [pc, #216]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	f003 030c 	and.w	r3, r3, #12
 8003c18:	2b08      	cmp	r3, #8
 8003c1a:	d06b      	beq.n	8003cf4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	2b02      	cmp	r3, #2
 8003c22:	d149      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c24:	4b31      	ldr	r3, [pc, #196]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a30      	ldr	r2, [pc, #192]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c2a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c30:	f7fe fe16 	bl	8002860 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c38:	f7fe fe12 	bl	8002860 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e087      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c4a:	4b28      	ldr	r3, [pc, #160]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d1f0      	bne.n	8003c38 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69da      	ldr	r2, [r3, #28]
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	431a      	orrs	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c64:	019b      	lsls	r3, r3, #6
 8003c66:	431a      	orrs	r2, r3
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6c:	085b      	lsrs	r3, r3, #1
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	041b      	lsls	r3, r3, #16
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c78:	061b      	lsls	r3, r3, #24
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c7e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003c82:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c84:	4b19      	ldr	r3, [pc, #100]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a18      	ldr	r2, [pc, #96]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003c8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c90:	f7fe fde6 	bl	8002860 <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c98:	f7fe fde2 	bl	8002860 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e057      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003caa:	4b10      	ldr	r3, [pc, #64]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0f0      	beq.n	8003c98 <HAL_RCC_OscConfig+0x478>
 8003cb6:	e04f      	b.n	8003d58 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a0b      	ldr	r2, [pc, #44]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003cbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc4:	f7fe fdcc 	bl	8002860 <HAL_GetTick>
 8003cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cca:	e008      	b.n	8003cde <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ccc:	f7fe fdc8 	bl	8002860 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d901      	bls.n	8003cde <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003cda:	2303      	movs	r3, #3
 8003cdc:	e03d      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cde:	4b03      	ldr	r3, [pc, #12]	@ (8003cec <HAL_RCC_OscConfig+0x4cc>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d1f0      	bne.n	8003ccc <HAL_RCC_OscConfig+0x4ac>
 8003cea:	e035      	b.n	8003d58 <HAL_RCC_OscConfig+0x538>
 8003cec:	40023800 	.word	0x40023800
 8003cf0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d64 <HAL_RCC_OscConfig+0x544>)
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	699b      	ldr	r3, [r3, #24]
 8003cfe:	2b01      	cmp	r3, #1
 8003d00:	d028      	beq.n	8003d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d121      	bne.n	8003d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d11a      	bne.n	8003d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d1e:	68fa      	ldr	r2, [r7, #12]
 8003d20:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d24:	4013      	ands	r3, r2
 8003d26:	687a      	ldr	r2, [r7, #4]
 8003d28:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d2a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d111      	bne.n	8003d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3a:	085b      	lsrs	r3, r3, #1
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d107      	bne.n	8003d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d001      	beq.n	8003d58 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e000      	b.n	8003d5a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3718      	adds	r7, #24
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40023800 	.word	0x40023800

08003d68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003d72:	2300      	movs	r3, #0
 8003d74:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	e0d0      	b.n	8003f22 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d80:	4b6a      	ldr	r3, [pc, #424]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 030f 	and.w	r3, r3, #15
 8003d88:	683a      	ldr	r2, [r7, #0]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d910      	bls.n	8003db0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d8e:	4b67      	ldr	r3, [pc, #412]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f023 020f 	bic.w	r2, r3, #15
 8003d96:	4965      	ldr	r1, [pc, #404]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003d98:	683b      	ldr	r3, [r7, #0]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d9e:	4b63      	ldr	r3, [pc, #396]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 030f 	and.w	r3, r3, #15
 8003da6:	683a      	ldr	r2, [r7, #0]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d001      	beq.n	8003db0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003dac:	2301      	movs	r3, #1
 8003dae:	e0b8      	b.n	8003f22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f003 0302 	and.w	r3, r3, #2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d020      	beq.n	8003dfe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0304 	and.w	r3, r3, #4
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d005      	beq.n	8003dd4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003dc8:	4b59      	ldr	r3, [pc, #356]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	4a58      	ldr	r2, [pc, #352]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003dce:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d005      	beq.n	8003dec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003de0:	4b53      	ldr	r3, [pc, #332]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	4a52      	ldr	r2, [pc, #328]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003de6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003dec:	4b50      	ldr	r3, [pc, #320]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	494d      	ldr	r1, [pc, #308]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d040      	beq.n	8003e8c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d107      	bne.n	8003e22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e12:	4b47      	ldr	r3, [pc, #284]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d115      	bne.n	8003e4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	e07f      	b.n	8003f22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b02      	cmp	r3, #2
 8003e28:	d107      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e2a:	4b41      	ldr	r3, [pc, #260]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d109      	bne.n	8003e4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e073      	b.n	8003f22 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e3a:	4b3d      	ldr	r3, [pc, #244]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d101      	bne.n	8003e4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e06b      	b.n	8003f22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e4a:	4b39      	ldr	r3, [pc, #228]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f023 0203 	bic.w	r2, r3, #3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	4936      	ldr	r1, [pc, #216]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e5c:	f7fe fd00 	bl	8002860 <HAL_GetTick>
 8003e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e62:	e00a      	b.n	8003e7a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e64:	f7fe fcfc 	bl	8002860 <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d901      	bls.n	8003e7a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003e76:	2303      	movs	r3, #3
 8003e78:	e053      	b.n	8003f22 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 020c 	and.w	r2, r3, #12
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d1eb      	bne.n	8003e64 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e8c:	4b27      	ldr	r3, [pc, #156]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 030f 	and.w	r3, r3, #15
 8003e94:	683a      	ldr	r2, [r7, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d210      	bcs.n	8003ebc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e9a:	4b24      	ldr	r3, [pc, #144]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f023 020f 	bic.w	r2, r3, #15
 8003ea2:	4922      	ldr	r1, [pc, #136]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eaa:	4b20      	ldr	r3, [pc, #128]	@ (8003f2c <HAL_RCC_ClockConfig+0x1c4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d001      	beq.n	8003ebc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e032      	b.n	8003f22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d008      	beq.n	8003eda <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ec8:	4b19      	ldr	r3, [pc, #100]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	4916      	ldr	r1, [pc, #88]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0308 	and.w	r3, r3, #8
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d009      	beq.n	8003efa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003ee6:	4b12      	ldr	r3, [pc, #72]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	691b      	ldr	r3, [r3, #16]
 8003ef2:	00db      	lsls	r3, r3, #3
 8003ef4:	490e      	ldr	r1, [pc, #56]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003ef6:	4313      	orrs	r3, r2
 8003ef8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003efa:	f000 f821 	bl	8003f40 <HAL_RCC_GetSysClockFreq>
 8003efe:	4602      	mov	r2, r0
 8003f00:	4b0b      	ldr	r3, [pc, #44]	@ (8003f30 <HAL_RCC_ClockConfig+0x1c8>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	091b      	lsrs	r3, r3, #4
 8003f06:	f003 030f 	and.w	r3, r3, #15
 8003f0a:	490a      	ldr	r1, [pc, #40]	@ (8003f34 <HAL_RCC_ClockConfig+0x1cc>)
 8003f0c:	5ccb      	ldrb	r3, [r1, r3]
 8003f0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f12:	4a09      	ldr	r2, [pc, #36]	@ (8003f38 <HAL_RCC_ClockConfig+0x1d0>)
 8003f14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003f16:	4b09      	ldr	r3, [pc, #36]	@ (8003f3c <HAL_RCC_ClockConfig+0x1d4>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fe fc5c 	bl	80027d8 <HAL_InitTick>

  return HAL_OK;
 8003f20:	2300      	movs	r3, #0
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	40023c00 	.word	0x40023c00
 8003f30:	40023800 	.word	0x40023800
 8003f34:	08008e8c 	.word	0x08008e8c
 8003f38:	2000000c 	.word	0x2000000c
 8003f3c:	20000010 	.word	0x20000010

08003f40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f44:	b094      	sub	sp, #80	@ 0x50
 8003f46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f50:	2300      	movs	r3, #0
 8003f52:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f58:	4b79      	ldr	r3, [pc, #484]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f003 030c 	and.w	r3, r3, #12
 8003f60:	2b08      	cmp	r3, #8
 8003f62:	d00d      	beq.n	8003f80 <HAL_RCC_GetSysClockFreq+0x40>
 8003f64:	2b08      	cmp	r3, #8
 8003f66:	f200 80e1 	bhi.w	800412c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d002      	beq.n	8003f74 <HAL_RCC_GetSysClockFreq+0x34>
 8003f6e:	2b04      	cmp	r3, #4
 8003f70:	d003      	beq.n	8003f7a <HAL_RCC_GetSysClockFreq+0x3a>
 8003f72:	e0db      	b.n	800412c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f74:	4b73      	ldr	r3, [pc, #460]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f76:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f78:	e0db      	b.n	8004132 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f7a:	4b73      	ldr	r3, [pc, #460]	@ (8004148 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f7c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f7e:	e0d8      	b.n	8004132 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f80:	4b6f      	ldr	r3, [pc, #444]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f88:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d063      	beq.n	800405e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f96:	4b6a      	ldr	r3, [pc, #424]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	099b      	lsrs	r3, r3, #6
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fa0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003faa:	2300      	movs	r3, #0
 8003fac:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fae:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fb2:	4622      	mov	r2, r4
 8003fb4:	462b      	mov	r3, r5
 8003fb6:	f04f 0000 	mov.w	r0, #0
 8003fba:	f04f 0100 	mov.w	r1, #0
 8003fbe:	0159      	lsls	r1, r3, #5
 8003fc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fc4:	0150      	lsls	r0, r2, #5
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4621      	mov	r1, r4
 8003fcc:	1a51      	subs	r1, r2, r1
 8003fce:	6139      	str	r1, [r7, #16]
 8003fd0:	4629      	mov	r1, r5
 8003fd2:	eb63 0301 	sbc.w	r3, r3, r1
 8003fd6:	617b      	str	r3, [r7, #20]
 8003fd8:	f04f 0200 	mov.w	r2, #0
 8003fdc:	f04f 0300 	mov.w	r3, #0
 8003fe0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003fe4:	4659      	mov	r1, fp
 8003fe6:	018b      	lsls	r3, r1, #6
 8003fe8:	4651      	mov	r1, sl
 8003fea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fee:	4651      	mov	r1, sl
 8003ff0:	018a      	lsls	r2, r1, #6
 8003ff2:	4651      	mov	r1, sl
 8003ff4:	ebb2 0801 	subs.w	r8, r2, r1
 8003ff8:	4659      	mov	r1, fp
 8003ffa:	eb63 0901 	sbc.w	r9, r3, r1
 8003ffe:	f04f 0200 	mov.w	r2, #0
 8004002:	f04f 0300 	mov.w	r3, #0
 8004006:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800400a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800400e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004012:	4690      	mov	r8, r2
 8004014:	4699      	mov	r9, r3
 8004016:	4623      	mov	r3, r4
 8004018:	eb18 0303 	adds.w	r3, r8, r3
 800401c:	60bb      	str	r3, [r7, #8]
 800401e:	462b      	mov	r3, r5
 8004020:	eb49 0303 	adc.w	r3, r9, r3
 8004024:	60fb      	str	r3, [r7, #12]
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	f04f 0300 	mov.w	r3, #0
 800402e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004032:	4629      	mov	r1, r5
 8004034:	024b      	lsls	r3, r1, #9
 8004036:	4621      	mov	r1, r4
 8004038:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800403c:	4621      	mov	r1, r4
 800403e:	024a      	lsls	r2, r1, #9
 8004040:	4610      	mov	r0, r2
 8004042:	4619      	mov	r1, r3
 8004044:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004046:	2200      	movs	r2, #0
 8004048:	62bb      	str	r3, [r7, #40]	@ 0x28
 800404a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800404c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004050:	f7fc f94e 	bl	80002f0 <__aeabi_uldivmod>
 8004054:	4602      	mov	r2, r0
 8004056:	460b      	mov	r3, r1
 8004058:	4613      	mov	r3, r2
 800405a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800405c:	e058      	b.n	8004110 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800405e:	4b38      	ldr	r3, [pc, #224]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x200>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	099b      	lsrs	r3, r3, #6
 8004064:	2200      	movs	r2, #0
 8004066:	4618      	mov	r0, r3
 8004068:	4611      	mov	r1, r2
 800406a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800406e:	623b      	str	r3, [r7, #32]
 8004070:	2300      	movs	r3, #0
 8004072:	627b      	str	r3, [r7, #36]	@ 0x24
 8004074:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004078:	4642      	mov	r2, r8
 800407a:	464b      	mov	r3, r9
 800407c:	f04f 0000 	mov.w	r0, #0
 8004080:	f04f 0100 	mov.w	r1, #0
 8004084:	0159      	lsls	r1, r3, #5
 8004086:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800408a:	0150      	lsls	r0, r2, #5
 800408c:	4602      	mov	r2, r0
 800408e:	460b      	mov	r3, r1
 8004090:	4641      	mov	r1, r8
 8004092:	ebb2 0a01 	subs.w	sl, r2, r1
 8004096:	4649      	mov	r1, r9
 8004098:	eb63 0b01 	sbc.w	fp, r3, r1
 800409c:	f04f 0200 	mov.w	r2, #0
 80040a0:	f04f 0300 	mov.w	r3, #0
 80040a4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040a8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040ac:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040b0:	ebb2 040a 	subs.w	r4, r2, sl
 80040b4:	eb63 050b 	sbc.w	r5, r3, fp
 80040b8:	f04f 0200 	mov.w	r2, #0
 80040bc:	f04f 0300 	mov.w	r3, #0
 80040c0:	00eb      	lsls	r3, r5, #3
 80040c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040c6:	00e2      	lsls	r2, r4, #3
 80040c8:	4614      	mov	r4, r2
 80040ca:	461d      	mov	r5, r3
 80040cc:	4643      	mov	r3, r8
 80040ce:	18e3      	adds	r3, r4, r3
 80040d0:	603b      	str	r3, [r7, #0]
 80040d2:	464b      	mov	r3, r9
 80040d4:	eb45 0303 	adc.w	r3, r5, r3
 80040d8:	607b      	str	r3, [r7, #4]
 80040da:	f04f 0200 	mov.w	r2, #0
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040e6:	4629      	mov	r1, r5
 80040e8:	028b      	lsls	r3, r1, #10
 80040ea:	4621      	mov	r1, r4
 80040ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040f0:	4621      	mov	r1, r4
 80040f2:	028a      	lsls	r2, r1, #10
 80040f4:	4610      	mov	r0, r2
 80040f6:	4619      	mov	r1, r3
 80040f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040fa:	2200      	movs	r2, #0
 80040fc:	61bb      	str	r3, [r7, #24]
 80040fe:	61fa      	str	r2, [r7, #28]
 8004100:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004104:	f7fc f8f4 	bl	80002f0 <__aeabi_uldivmod>
 8004108:	4602      	mov	r2, r0
 800410a:	460b      	mov	r3, r1
 800410c:	4613      	mov	r3, r2
 800410e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004110:	4b0b      	ldr	r3, [pc, #44]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x200>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	0c1b      	lsrs	r3, r3, #16
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	3301      	adds	r3, #1
 800411c:	005b      	lsls	r3, r3, #1
 800411e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004120:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004124:	fbb2 f3f3 	udiv	r3, r2, r3
 8004128:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800412a:	e002      	b.n	8004132 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800412c:	4b05      	ldr	r3, [pc, #20]	@ (8004144 <HAL_RCC_GetSysClockFreq+0x204>)
 800412e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004130:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004134:	4618      	mov	r0, r3
 8004136:	3750      	adds	r7, #80	@ 0x50
 8004138:	46bd      	mov	sp, r7
 800413a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800413e:	bf00      	nop
 8004140:	40023800 	.word	0x40023800
 8004144:	00f42400 	.word	0x00f42400
 8004148:	007a1200 	.word	0x007a1200

0800414c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004150:	4b03      	ldr	r3, [pc, #12]	@ (8004160 <HAL_RCC_GetHCLKFreq+0x14>)
 8004152:	681b      	ldr	r3, [r3, #0]
}
 8004154:	4618      	mov	r0, r3
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	2000000c 	.word	0x2000000c

08004164 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004168:	f7ff fff0 	bl	800414c <HAL_RCC_GetHCLKFreq>
 800416c:	4602      	mov	r2, r0
 800416e:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	0a9b      	lsrs	r3, r3, #10
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	4903      	ldr	r1, [pc, #12]	@ (8004188 <HAL_RCC_GetPCLK1Freq+0x24>)
 800417a:	5ccb      	ldrb	r3, [r1, r3]
 800417c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004180:	4618      	mov	r0, r3
 8004182:	bd80      	pop	{r7, pc}
 8004184:	40023800 	.word	0x40023800
 8004188:	08008e9c 	.word	0x08008e9c

0800418c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004190:	f7ff ffdc 	bl	800414c <HAL_RCC_GetHCLKFreq>
 8004194:	4602      	mov	r2, r0
 8004196:	4b05      	ldr	r3, [pc, #20]	@ (80041ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	0b5b      	lsrs	r3, r3, #13
 800419c:	f003 0307 	and.w	r3, r3, #7
 80041a0:	4903      	ldr	r1, [pc, #12]	@ (80041b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041a2:	5ccb      	ldrb	r3, [r1, r3]
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40023800 	.word	0x40023800
 80041b0:	08008e9c 	.word	0x08008e9c

080041b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b088      	sub	sp, #32
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80041bc:	2300      	movs	r3, #0
 80041be:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80041c0:	2300      	movs	r3, #0
 80041c2:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80041c4:	2300      	movs	r3, #0
 80041c6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80041c8:	2300      	movs	r3, #0
 80041ca:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d012      	beq.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80041d8:	4b65      	ldr	r3, [pc, #404]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	4a64      	ldr	r2, [pc, #400]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80041e2:	6093      	str	r3, [r2, #8]
 80041e4:	4b62      	ldr	r3, [pc, #392]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ec:	4960      	ldr	r1, [pc, #384]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80041fa:	2301      	movs	r3, #1
 80041fc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004206:	2b00      	cmp	r3, #0
 8004208:	d017      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800420a:	4b59      	ldr	r3, [pc, #356]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800420c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004210:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004218:	4955      	ldr	r1, [pc, #340]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800421a:	4313      	orrs	r3, r2
 800421c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004224:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004228:	d101      	bne.n	800422e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800422a:	2301      	movs	r3, #1
 800422c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8004236:	2301      	movs	r3, #1
 8004238:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d017      	beq.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004246:	4b4a      	ldr	r3, [pc, #296]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004248:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800424c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	4946      	ldr	r1, [pc, #280]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004256:	4313      	orrs	r3, r2
 8004258:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004260:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004264:	d101      	bne.n	800426a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8004266:	2301      	movs	r3, #1
 8004268:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8004272:	2301      	movs	r3, #1
 8004274:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0320 	and.w	r3, r3, #32
 800427e:	2b00      	cmp	r3, #0
 8004280:	f000 808b 	beq.w	800439a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004284:	4b3a      	ldr	r3, [pc, #232]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004288:	4a39      	ldr	r2, [pc, #228]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800428a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800428e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004290:	4b37      	ldr	r3, [pc, #220]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004294:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004298:	60fb      	str	r3, [r7, #12]
 800429a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800429c:	4b35      	ldr	r3, [pc, #212]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a34      	ldr	r2, [pc, #208]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042a8:	f7fe fada 	bl	8002860 <HAL_GetTick>
 80042ac:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042ae:	e008      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b0:	f7fe fad6 	bl	8002860 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b64      	cmp	r3, #100	@ 0x64
 80042bc:	d901      	bls.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80042be:	2303      	movs	r3, #3
 80042c0:	e2bc      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80042c2:	4b2c      	ldr	r3, [pc, #176]	@ (8004374 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0f0      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042ce:	4b28      	ldr	r3, [pc, #160]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042d6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d035      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	429a      	cmp	r2, r3
 80042ea:	d02e      	beq.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042ec:	4b20      	ldr	r3, [pc, #128]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042f4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042f6:	4b1e      	ldr	r3, [pc, #120]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80042fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004300:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004302:	4b1b      	ldr	r3, [pc, #108]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004306:	4a1a      	ldr	r2, [pc, #104]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800430c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800430e:	4a18      	ldr	r2, [pc, #96]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004314:	4b16      	ldr	r3, [pc, #88]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004316:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004318:	f003 0301 	and.w	r3, r3, #1
 800431c:	2b01      	cmp	r3, #1
 800431e:	d114      	bne.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004320:	f7fe fa9e 	bl	8002860 <HAL_GetTick>
 8004324:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004326:	e00a      	b.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004328:	f7fe fa9a 	bl	8002860 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004336:	4293      	cmp	r3, r2
 8004338:	d901      	bls.n	800433e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e27e      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800433e:	4b0c      	ldr	r3, [pc, #48]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004342:	f003 0302 	and.w	r3, r3, #2
 8004346:	2b00      	cmp	r3, #0
 8004348:	d0ee      	beq.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800434e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004352:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004356:	d111      	bne.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8004358:	4b05      	ldr	r3, [pc, #20]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004364:	4b04      	ldr	r3, [pc, #16]	@ (8004378 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004366:	400b      	ands	r3, r1
 8004368:	4901      	ldr	r1, [pc, #4]	@ (8004370 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800436a:	4313      	orrs	r3, r2
 800436c:	608b      	str	r3, [r1, #8]
 800436e:	e00b      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8004370:	40023800 	.word	0x40023800
 8004374:	40007000 	.word	0x40007000
 8004378:	0ffffcff 	.word	0x0ffffcff
 800437c:	4ba4      	ldr	r3, [pc, #656]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	4aa3      	ldr	r2, [pc, #652]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004382:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004386:	6093      	str	r3, [r2, #8]
 8004388:	4ba1      	ldr	r3, [pc, #644]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800438a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004390:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004394:	499e      	ldr	r1, [pc, #632]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004396:	4313      	orrs	r3, r2
 8004398:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 0310 	and.w	r3, r3, #16
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d010      	beq.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80043a6:	4b9a      	ldr	r3, [pc, #616]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043ac:	4a98      	ldr	r2, [pc, #608]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043b2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80043b6:	4b96      	ldr	r3, [pc, #600]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043b8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c0:	4993      	ldr	r1, [pc, #588]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00a      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043d4:	4b8e      	ldr	r3, [pc, #568]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043da:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043e2:	498b      	ldr	r1, [pc, #556]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d00a      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043f6:	4b86      	ldr	r3, [pc, #536]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80043f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043fc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004404:	4982      	ldr	r1, [pc, #520]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004406:	4313      	orrs	r3, r2
 8004408:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004414:	2b00      	cmp	r3, #0
 8004416:	d00a      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004418:	4b7d      	ldr	r3, [pc, #500]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800441a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004426:	497a      	ldr	r1, [pc, #488]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004428:	4313      	orrs	r3, r2
 800442a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800443a:	4b75      	ldr	r3, [pc, #468]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800443c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004440:	f023 0203 	bic.w	r2, r3, #3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004448:	4971      	ldr	r1, [pc, #452]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800444a:	4313      	orrs	r3, r2
 800444c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004458:	2b00      	cmp	r3, #0
 800445a:	d00a      	beq.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800445c:	4b6c      	ldr	r3, [pc, #432]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800445e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004462:	f023 020c 	bic.w	r2, r3, #12
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	4969      	ldr	r1, [pc, #420]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800446c:	4313      	orrs	r3, r2
 800446e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800447e:	4b64      	ldr	r3, [pc, #400]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004484:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800448c:	4960      	ldr	r1, [pc, #384]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800448e:	4313      	orrs	r3, r2
 8004490:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800449c:	2b00      	cmp	r3, #0
 800449e:	d00a      	beq.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80044a0:	4b5b      	ldr	r3, [pc, #364]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044ae:	4958      	ldr	r1, [pc, #352]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00a      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044c2:	4b53      	ldr	r3, [pc, #332]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044d0:	494f      	ldr	r1, [pc, #316]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d00a      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80044e4:	4b4a      	ldr	r3, [pc, #296]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044f2:	4947      	ldr	r1, [pc, #284]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80044f4:	4313      	orrs	r3, r2
 80044f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d00a      	beq.n	800451c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004506:	4b42      	ldr	r3, [pc, #264]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004508:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800450c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004514:	493e      	ldr	r1, [pc, #248]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004516:	4313      	orrs	r3, r2
 8004518:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004524:	2b00      	cmp	r3, #0
 8004526:	d00a      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004528:	4b39      	ldr	r3, [pc, #228]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800452a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800452e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004536:	4936      	ldr	r1, [pc, #216]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8004538:	4313      	orrs	r3, r2
 800453a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d011      	beq.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800454a:	4b31      	ldr	r3, [pc, #196]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800454c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004550:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004558:	492d      	ldr	r1, [pc, #180]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800455a:	4313      	orrs	r3, r2
 800455c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004568:	d101      	bne.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 800456a:	2301      	movs	r3, #1
 800456c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00a      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800457a:	4b25      	ldr	r3, [pc, #148]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800457c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004580:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004588:	4921      	ldr	r1, [pc, #132]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800458a:	4313      	orrs	r3, r2
 800458c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00a      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800459c:	4b1c      	ldr	r3, [pc, #112]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800459e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045aa:	4919      	ldr	r1, [pc, #100]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00a      	beq.n	80045d4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80045be:	4b14      	ldr	r3, [pc, #80]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045c4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045cc:	4910      	ldr	r1, [pc, #64]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d006      	beq.n	80045e8 <HAL_RCCEx_PeriphCLKConfig+0x434>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	f000 809d 	beq.w	8004722 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80045e8:	4b09      	ldr	r3, [pc, #36]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a08      	ldr	r2, [pc, #32]	@ (8004610 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80045ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80045f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f4:	f7fe f934 	bl	8002860 <HAL_GetTick>
 80045f8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045fa:	e00b      	b.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80045fc:	f7fe f930 	bl	8002860 <HAL_GetTick>
 8004600:	4602      	mov	r2, r0
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	1ad3      	subs	r3, r2, r3
 8004606:	2b64      	cmp	r3, #100	@ 0x64
 8004608:	d904      	bls.n	8004614 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e116      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x688>
 800460e:	bf00      	nop
 8004610:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004614:	4b8b      	ldr	r3, [pc, #556]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d1ed      	bne.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0301 	and.w	r3, r3, #1
 8004628:	2b00      	cmp	r3, #0
 800462a:	d017      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d113      	bne.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004634:	4b83      	ldr	r3, [pc, #524]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004636:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800463a:	0e1b      	lsrs	r3, r3, #24
 800463c:	f003 030f 	and.w	r3, r3, #15
 8004640:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	019a      	lsls	r2, r3, #6
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	061b      	lsls	r3, r3, #24
 800464c:	431a      	orrs	r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	071b      	lsls	r3, r3, #28
 8004654:	497b      	ldr	r1, [pc, #492]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004656:	4313      	orrs	r3, r2
 8004658:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d004      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004670:	d00a      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800467a:	2b00      	cmp	r3, #0
 800467c:	d024      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004682:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004686:	d11f      	bne.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004688:	4b6e      	ldr	r3, [pc, #440]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800468a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800468e:	0f1b      	lsrs	r3, r3, #28
 8004690:	f003 0307 	and.w	r3, r3, #7
 8004694:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	019a      	lsls	r2, r3, #6
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	061b      	lsls	r3, r3, #24
 80046a2:	431a      	orrs	r2, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	071b      	lsls	r3, r3, #28
 80046a8:	4966      	ldr	r1, [pc, #408]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80046b0:	4b64      	ldr	r3, [pc, #400]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046b6:	f023 021f 	bic.w	r2, r3, #31
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	69db      	ldr	r3, [r3, #28]
 80046be:	3b01      	subs	r3, #1
 80046c0:	4960      	ldr	r1, [pc, #384]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00d      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	019a      	lsls	r2, r3, #6
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68db      	ldr	r3, [r3, #12]
 80046de:	061b      	lsls	r3, r3, #24
 80046e0:	431a      	orrs	r2, r3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	071b      	lsls	r3, r3, #28
 80046e8:	4956      	ldr	r1, [pc, #344]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046ea:	4313      	orrs	r3, r2
 80046ec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046f0:	4b54      	ldr	r3, [pc, #336]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a53      	ldr	r2, [pc, #332]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80046f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80046fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046fc:	f7fe f8b0 	bl	8002860 <HAL_GetTick>
 8004700:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004702:	e008      	b.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004704:	f7fe f8ac 	bl	8002860 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b64      	cmp	r3, #100	@ 0x64
 8004710:	d901      	bls.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e092      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004716:	4b4b      	ldr	r3, [pc, #300]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0f0      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004722:	69bb      	ldr	r3, [r7, #24]
 8004724:	2b01      	cmp	r3, #1
 8004726:	f040 8088 	bne.w	800483a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800472a:	4b46      	ldr	r3, [pc, #280]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a45      	ldr	r2, [pc, #276]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004730:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004734:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004736:	f7fe f893 	bl	8002860 <HAL_GetTick>
 800473a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800473c:	e008      	b.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800473e:	f7fe f88f 	bl	8002860 <HAL_GetTick>
 8004742:	4602      	mov	r2, r0
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b64      	cmp	r3, #100	@ 0x64
 800474a:	d901      	bls.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e075      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004750:	4b3c      	ldr	r3, [pc, #240]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004758:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800475c:	d0ef      	beq.n	800473e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800476e:	2b00      	cmp	r3, #0
 8004770:	d009      	beq.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800477a:	2b00      	cmp	r3, #0
 800477c:	d024      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004782:	2b00      	cmp	r3, #0
 8004784:	d120      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004786:	4b2f      	ldr	r3, [pc, #188]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004788:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800478c:	0c1b      	lsrs	r3, r3, #16
 800478e:	f003 0303 	and.w	r3, r3, #3
 8004792:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	019a      	lsls	r2, r3, #6
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	041b      	lsls	r3, r3, #16
 800479e:	431a      	orrs	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	061b      	lsls	r3, r3, #24
 80047a6:	4927      	ldr	r1, [pc, #156]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047a8:	4313      	orrs	r3, r2
 80047aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047ae:	4b25      	ldr	r3, [pc, #148]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047b4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a1b      	ldr	r3, [r3, #32]
 80047bc:	3b01      	subs	r3, #1
 80047be:	021b      	lsls	r3, r3, #8
 80047c0:	4920      	ldr	r1, [pc, #128]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d018      	beq.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x652>
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047d8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047dc:	d113      	bne.n	8004806 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047de:	4b19      	ldr	r3, [pc, #100]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 80047e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e4:	0e1b      	lsrs	r3, r3, #24
 80047e6:	f003 030f 	and.w	r3, r3, #15
 80047ea:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	691b      	ldr	r3, [r3, #16]
 80047f0:	019a      	lsls	r2, r3, #6
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	699b      	ldr	r3, [r3, #24]
 80047f6:	041b      	lsls	r3, r3, #16
 80047f8:	431a      	orrs	r2, r3
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	061b      	lsls	r3, r3, #24
 80047fe:	4911      	ldr	r1, [pc, #68]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004800:	4313      	orrs	r3, r2
 8004802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004806:	4b0f      	ldr	r3, [pc, #60]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a0e      	ldr	r2, [pc, #56]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800480c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004810:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004812:	f7fe f825 	bl	8002860 <HAL_GetTick>
 8004816:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004818:	e008      	b.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800481a:	f7fe f821 	bl	8002860 <HAL_GetTick>
 800481e:	4602      	mov	r2, r0
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	1ad3      	subs	r3, r2, r3
 8004824:	2b64      	cmp	r3, #100	@ 0x64
 8004826:	d901      	bls.n	800482c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004828:	2303      	movs	r3, #3
 800482a:	e007      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800482c:	4b05      	ldr	r3, [pc, #20]	@ (8004844 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004834:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004838:	d1ef      	bne.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3720      	adds	r7, #32
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	40023800 	.word	0x40023800

08004848 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	b084      	sub	sp, #16
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d101      	bne.n	800485a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004856:	2301      	movs	r3, #1
 8004858:	e09d      	b.n	8004996 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485e:	2b00      	cmp	r3, #0
 8004860:	d108      	bne.n	8004874 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800486a:	d009      	beq.n	8004880 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	61da      	str	r2, [r3, #28]
 8004872:	e005      	b.n	8004880 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800488c:	b2db      	uxtb	r3, r3
 800488e:	2b00      	cmp	r3, #0
 8004890:	d106      	bne.n	80048a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2200      	movs	r2, #0
 8004896:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7fd f9c8 	bl	8001c30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2202      	movs	r2, #2
 80048a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048b6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048c0:	d902      	bls.n	80048c8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80048c2:	2300      	movs	r3, #0
 80048c4:	60fb      	str	r3, [r7, #12]
 80048c6:	e002      	b.n	80048ce <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80048c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80048cc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80048d6:	d007      	beq.n	80048e8 <HAL_SPI_Init+0xa0>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80048e0:	d002      	beq.n	80048e8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2200      	movs	r2, #0
 80048e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80048f8:	431a      	orrs	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	695b      	ldr	r3, [r3, #20]
 8004908:	f003 0301 	and.w	r3, r3, #1
 800490c:	431a      	orrs	r2, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004916:	431a      	orrs	r2, r3
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004920:	431a      	orrs	r2, r3
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6a1b      	ldr	r3, [r3, #32]
 8004926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800492a:	ea42 0103 	orr.w	r1, r2, r3
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004932:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	430a      	orrs	r2, r1
 800493c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	0c1b      	lsrs	r3, r3, #16
 8004944:	f003 0204 	and.w	r2, r3, #4
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	f003 0310 	and.w	r3, r3, #16
 8004950:	431a      	orrs	r2, r3
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004956:	f003 0308 	and.w	r3, r3, #8
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	68db      	ldr	r3, [r3, #12]
 8004960:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004964:	ea42 0103 	orr.w	r1, r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	430a      	orrs	r2, r1
 8004974:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	69da      	ldr	r2, [r3, #28]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004984:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2200      	movs	r2, #0
 800498a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b082      	sub	sp, #8
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d101      	bne.n	80049b0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	e049      	b.n	8004a44 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049b6:	b2db      	uxtb	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d106      	bne.n	80049ca <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049c4:	6878      	ldr	r0, [r7, #4]
 80049c6:	f7fd f9c7 	bl	8001d58 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2202      	movs	r2, #2
 80049ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681a      	ldr	r2, [r3, #0]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	3304      	adds	r3, #4
 80049da:	4619      	mov	r1, r3
 80049dc:	4610      	mov	r0, r2
 80049de:	f000 fd29 	bl	8005434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2201      	movs	r2, #1
 80049e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2201      	movs	r2, #1
 80049ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2201      	movs	r2, #1
 80049f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2201      	movs	r2, #1
 80049fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2201      	movs	r2, #1
 8004a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2201      	movs	r2, #1
 8004a26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2201      	movs	r2, #1
 8004a36:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b082      	sub	sp, #8
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d101      	bne.n	8004a5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e049      	b.n	8004af2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a64:	b2db      	uxtb	r3, r3
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d106      	bne.n	8004a78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 f841 	bl	8004afa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2202      	movs	r2, #2
 8004a7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	3304      	adds	r3, #4
 8004a88:	4619      	mov	r1, r3
 8004a8a:	4610      	mov	r0, r2
 8004a8c:	f000 fcd2 	bl	8005434 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3708      	adds	r7, #8
 8004af6:	46bd      	mov	sp, r7
 8004af8:	bd80      	pop	{r7, pc}

08004afa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004afa:	b480      	push	{r7}
 8004afc:	b083      	sub	sp, #12
 8004afe:	af00      	add	r7, sp, #0
 8004b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004b02:	bf00      	nop
 8004b04:	370c      	adds	r7, #12
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
	...

08004b10 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d109      	bne.n	8004b34 <HAL_TIM_PWM_Start+0x24>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	bf14      	ite	ne
 8004b2c:	2301      	movne	r3, #1
 8004b2e:	2300      	moveq	r3, #0
 8004b30:	b2db      	uxtb	r3, r3
 8004b32:	e03c      	b.n	8004bae <HAL_TIM_PWM_Start+0x9e>
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b04      	cmp	r3, #4
 8004b38:	d109      	bne.n	8004b4e <HAL_TIM_PWM_Start+0x3e>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004b40:	b2db      	uxtb	r3, r3
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	bf14      	ite	ne
 8004b46:	2301      	movne	r3, #1
 8004b48:	2300      	moveq	r3, #0
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	e02f      	b.n	8004bae <HAL_TIM_PWM_Start+0x9e>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	2b08      	cmp	r3, #8
 8004b52:	d109      	bne.n	8004b68 <HAL_TIM_PWM_Start+0x58>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004b5a:	b2db      	uxtb	r3, r3
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	bf14      	ite	ne
 8004b60:	2301      	movne	r3, #1
 8004b62:	2300      	moveq	r3, #0
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	e022      	b.n	8004bae <HAL_TIM_PWM_Start+0x9e>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	2b0c      	cmp	r3, #12
 8004b6c:	d109      	bne.n	8004b82 <HAL_TIM_PWM_Start+0x72>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	bf14      	ite	ne
 8004b7a:	2301      	movne	r3, #1
 8004b7c:	2300      	moveq	r3, #0
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	e015      	b.n	8004bae <HAL_TIM_PWM_Start+0x9e>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	2b10      	cmp	r3, #16
 8004b86:	d109      	bne.n	8004b9c <HAL_TIM_PWM_Start+0x8c>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b8e:	b2db      	uxtb	r3, r3
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	bf14      	ite	ne
 8004b94:	2301      	movne	r3, #1
 8004b96:	2300      	moveq	r3, #0
 8004b98:	b2db      	uxtb	r3, r3
 8004b9a:	e008      	b.n	8004bae <HAL_TIM_PWM_Start+0x9e>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	2b01      	cmp	r3, #1
 8004ba6:	bf14      	ite	ne
 8004ba8:	2301      	movne	r3, #1
 8004baa:	2300      	moveq	r3, #0
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e092      	b.n	8004cdc <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004bb6:	683b      	ldr	r3, [r7, #0]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d104      	bne.n	8004bc6 <HAL_TIM_PWM_Start+0xb6>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004bc4:	e023      	b.n	8004c0e <HAL_TIM_PWM_Start+0xfe>
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	2b04      	cmp	r3, #4
 8004bca:	d104      	bne.n	8004bd6 <HAL_TIM_PWM_Start+0xc6>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2202      	movs	r2, #2
 8004bd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bd4:	e01b      	b.n	8004c0e <HAL_TIM_PWM_Start+0xfe>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d104      	bne.n	8004be6 <HAL_TIM_PWM_Start+0xd6>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2202      	movs	r2, #2
 8004be0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004be4:	e013      	b.n	8004c0e <HAL_TIM_PWM_Start+0xfe>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b0c      	cmp	r3, #12
 8004bea:	d104      	bne.n	8004bf6 <HAL_TIM_PWM_Start+0xe6>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2202      	movs	r2, #2
 8004bf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bf4:	e00b      	b.n	8004c0e <HAL_TIM_PWM_Start+0xfe>
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b10      	cmp	r3, #16
 8004bfa:	d104      	bne.n	8004c06 <HAL_TIM_PWM_Start+0xf6>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2202      	movs	r2, #2
 8004c00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c04:	e003      	b.n	8004c0e <HAL_TIM_PWM_Start+0xfe>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2202      	movs	r2, #2
 8004c0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2201      	movs	r2, #1
 8004c14:	6839      	ldr	r1, [r7, #0]
 8004c16:	4618      	mov	r0, r3
 8004c18:	f000 ffaa 	bl	8005b70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a30      	ldr	r2, [pc, #192]	@ (8004ce4 <HAL_TIM_PWM_Start+0x1d4>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d004      	beq.n	8004c30 <HAL_TIM_PWM_Start+0x120>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a2f      	ldr	r2, [pc, #188]	@ (8004ce8 <HAL_TIM_PWM_Start+0x1d8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d101      	bne.n	8004c34 <HAL_TIM_PWM_Start+0x124>
 8004c30:	2301      	movs	r3, #1
 8004c32:	e000      	b.n	8004c36 <HAL_TIM_PWM_Start+0x126>
 8004c34:	2300      	movs	r3, #0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d007      	beq.n	8004c4a <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c48:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a25      	ldr	r2, [pc, #148]	@ (8004ce4 <HAL_TIM_PWM_Start+0x1d4>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d022      	beq.n	8004c9a <HAL_TIM_PWM_Start+0x18a>
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c5c:	d01d      	beq.n	8004c9a <HAL_TIM_PWM_Start+0x18a>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a22      	ldr	r2, [pc, #136]	@ (8004cec <HAL_TIM_PWM_Start+0x1dc>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d018      	beq.n	8004c9a <HAL_TIM_PWM_Start+0x18a>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a20      	ldr	r2, [pc, #128]	@ (8004cf0 <HAL_TIM_PWM_Start+0x1e0>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d013      	beq.n	8004c9a <HAL_TIM_PWM_Start+0x18a>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a1f      	ldr	r2, [pc, #124]	@ (8004cf4 <HAL_TIM_PWM_Start+0x1e4>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d00e      	beq.n	8004c9a <HAL_TIM_PWM_Start+0x18a>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a19      	ldr	r2, [pc, #100]	@ (8004ce8 <HAL_TIM_PWM_Start+0x1d8>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d009      	beq.n	8004c9a <HAL_TIM_PWM_Start+0x18a>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8004cf8 <HAL_TIM_PWM_Start+0x1e8>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d004      	beq.n	8004c9a <HAL_TIM_PWM_Start+0x18a>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a19      	ldr	r2, [pc, #100]	@ (8004cfc <HAL_TIM_PWM_Start+0x1ec>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d115      	bne.n	8004cc6 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	689a      	ldr	r2, [r3, #8]
 8004ca0:	4b17      	ldr	r3, [pc, #92]	@ (8004d00 <HAL_TIM_PWM_Start+0x1f0>)
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2b06      	cmp	r3, #6
 8004caa:	d015      	beq.n	8004cd8 <HAL_TIM_PWM_Start+0x1c8>
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cb2:	d011      	beq.n	8004cd8 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f042 0201 	orr.w	r2, r2, #1
 8004cc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc4:	e008      	b.n	8004cd8 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f042 0201 	orr.w	r2, r2, #1
 8004cd4:	601a      	str	r2, [r3, #0]
 8004cd6:	e000      	b.n	8004cda <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cd8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40010400 	.word	0x40010400
 8004cec:	40000400 	.word	0x40000400
 8004cf0:	40000800 	.word	0x40000800
 8004cf4:	40000c00 	.word	0x40000c00
 8004cf8:	40014000 	.word	0x40014000
 8004cfc:	40001800 	.word	0x40001800
 8004d00:	00010007 	.word	0x00010007

08004d04 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2200      	movs	r2, #0
 8004d14:	6839      	ldr	r1, [r7, #0]
 8004d16:	4618      	mov	r0, r3
 8004d18:	f000 ff2a 	bl	8005b70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a35      	ldr	r2, [pc, #212]	@ (8004df8 <HAL_TIM_PWM_Stop+0xf4>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d004      	beq.n	8004d30 <HAL_TIM_PWM_Stop+0x2c>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a34      	ldr	r2, [pc, #208]	@ (8004dfc <HAL_TIM_PWM_Stop+0xf8>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d101      	bne.n	8004d34 <HAL_TIM_PWM_Stop+0x30>
 8004d30:	2301      	movs	r3, #1
 8004d32:	e000      	b.n	8004d36 <HAL_TIM_PWM_Stop+0x32>
 8004d34:	2300      	movs	r3, #0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d016      	beq.n	8004d68 <HAL_TIM_PWM_Stop+0x64>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6a1a      	ldr	r2, [r3, #32]
 8004d40:	4b2f      	ldr	r3, [pc, #188]	@ (8004e00 <HAL_TIM_PWM_Stop+0xfc>)
 8004d42:	4013      	ands	r3, r2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10f      	bne.n	8004d68 <HAL_TIM_PWM_Stop+0x64>
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	6a1a      	ldr	r2, [r3, #32]
 8004d4e:	f240 4344 	movw	r3, #1092	@ 0x444
 8004d52:	4013      	ands	r3, r2
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d107      	bne.n	8004d68 <HAL_TIM_PWM_Stop+0x64>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004d66:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	6a1a      	ldr	r2, [r3, #32]
 8004d6e:	4b24      	ldr	r3, [pc, #144]	@ (8004e00 <HAL_TIM_PWM_Stop+0xfc>)
 8004d70:	4013      	ands	r3, r2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d10f      	bne.n	8004d96 <HAL_TIM_PWM_Stop+0x92>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	6a1a      	ldr	r2, [r3, #32]
 8004d7c:	f240 4344 	movw	r3, #1092	@ 0x444
 8004d80:	4013      	ands	r3, r2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d107      	bne.n	8004d96 <HAL_TIM_PWM_Stop+0x92>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	681a      	ldr	r2, [r3, #0]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f022 0201 	bic.w	r2, r2, #1
 8004d94:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d104      	bne.n	8004da6 <HAL_TIM_PWM_Stop+0xa2>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004da4:	e023      	b.n	8004dee <HAL_TIM_PWM_Stop+0xea>
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	2b04      	cmp	r3, #4
 8004daa:	d104      	bne.n	8004db6 <HAL_TIM_PWM_Stop+0xb2>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004db4:	e01b      	b.n	8004dee <HAL_TIM_PWM_Stop+0xea>
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	2b08      	cmp	r3, #8
 8004dba:	d104      	bne.n	8004dc6 <HAL_TIM_PWM_Stop+0xc2>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dc4:	e013      	b.n	8004dee <HAL_TIM_PWM_Stop+0xea>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	2b0c      	cmp	r3, #12
 8004dca:	d104      	bne.n	8004dd6 <HAL_TIM_PWM_Stop+0xd2>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004dd4:	e00b      	b.n	8004dee <HAL_TIM_PWM_Stop+0xea>
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	2b10      	cmp	r3, #16
 8004dda:	d104      	bne.n	8004de6 <HAL_TIM_PWM_Stop+0xe2>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004de4:	e003      	b.n	8004dee <HAL_TIM_PWM_Stop+0xea>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3708      	adds	r7, #8
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}
 8004df8:	40010000 	.word	0x40010000
 8004dfc:	40010400 	.word	0x40010400
 8004e00:	00111111 	.word	0x00111111

08004e04 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	691b      	ldr	r3, [r3, #16]
 8004e1a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	f003 0302 	and.w	r3, r3, #2
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d020      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f003 0302 	and.w	r3, r3, #2
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d01b      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f06f 0202 	mvn.w	r2, #2
 8004e38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	f003 0303 	and.w	r3, r3, #3
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e4e:	6878      	ldr	r0, [r7, #4]
 8004e50:	f000 fad2 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 8004e54:	e005      	b.n	8004e62 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 fac4 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fad5 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d020      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d01b      	beq.n	8004eb4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0204 	mvn.w	r2, #4
 8004e84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2202      	movs	r2, #2
 8004e8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699b      	ldr	r3, [r3, #24]
 8004e92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d003      	beq.n	8004ea2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f000 faac 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 8004ea0:	e005      	b.n	8004eae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f000 fa9e 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 faaf 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d020      	beq.n	8004f00 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f003 0308 	and.w	r3, r3, #8
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d01b      	beq.n	8004f00 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f06f 0208 	mvn.w	r2, #8
 8004ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2204      	movs	r2, #4
 8004ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	69db      	ldr	r3, [r3, #28]
 8004ede:	f003 0303 	and.w	r3, r3, #3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 fa86 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 8004eec:	e005      	b.n	8004efa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fa78 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 fa89 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	f003 0310 	and.w	r3, r3, #16
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d020      	beq.n	8004f4c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	f003 0310 	and.w	r3, r3, #16
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d01b      	beq.n	8004f4c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f06f 0210 	mvn.w	r2, #16
 8004f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2208      	movs	r2, #8
 8004f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	69db      	ldr	r3, [r3, #28]
 8004f2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d003      	beq.n	8004f3a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 fa60 	bl	80053f8 <HAL_TIM_IC_CaptureCallback>
 8004f38:	e005      	b.n	8004f46 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 fa52 	bl	80053e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f000 fa63 	bl	800540c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00c      	beq.n	8004f70 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d007      	beq.n	8004f70 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0201 	mvn.w	r2, #1
 8004f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 fa30 	bl	80053d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d104      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d00c      	beq.n	8004f9e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d007      	beq.n	8004f9e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004f96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 fea7 	bl	8005cec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00c      	beq.n	8004fc2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d007      	beq.n	8004fc2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004fba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f000 fe9f 	bl	8005d00 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00c      	beq.n	8004fe6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d007      	beq.n	8004fe6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004fde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fe0:	6878      	ldr	r0, [r7, #4]
 8004fe2:	f000 fa1d 	bl	8005420 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	f003 0320 	and.w	r3, r3, #32
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00c      	beq.n	800500a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f003 0320 	and.w	r3, r3, #32
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d007      	beq.n	800500a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f06f 0220 	mvn.w	r2, #32
 8005002:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f000 fe67 	bl	8005cd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800500a:	bf00      	nop
 800500c:	3710      	adds	r7, #16
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
	...

08005014 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005020:	2300      	movs	r3, #0
 8005022:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800502a:	2b01      	cmp	r3, #1
 800502c:	d101      	bne.n	8005032 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800502e:	2302      	movs	r3, #2
 8005030:	e0ff      	b.n	8005232 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2b14      	cmp	r3, #20
 800503e:	f200 80f0 	bhi.w	8005222 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005042:	a201      	add	r2, pc, #4	@ (adr r2, 8005048 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005048:	0800509d 	.word	0x0800509d
 800504c:	08005223 	.word	0x08005223
 8005050:	08005223 	.word	0x08005223
 8005054:	08005223 	.word	0x08005223
 8005058:	080050dd 	.word	0x080050dd
 800505c:	08005223 	.word	0x08005223
 8005060:	08005223 	.word	0x08005223
 8005064:	08005223 	.word	0x08005223
 8005068:	0800511f 	.word	0x0800511f
 800506c:	08005223 	.word	0x08005223
 8005070:	08005223 	.word	0x08005223
 8005074:	08005223 	.word	0x08005223
 8005078:	0800515f 	.word	0x0800515f
 800507c:	08005223 	.word	0x08005223
 8005080:	08005223 	.word	0x08005223
 8005084:	08005223 	.word	0x08005223
 8005088:	080051a1 	.word	0x080051a1
 800508c:	08005223 	.word	0x08005223
 8005090:	08005223 	.word	0x08005223
 8005094:	08005223 	.word	0x08005223
 8005098:	080051e1 	.word	0x080051e1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68b9      	ldr	r1, [r7, #8]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f000 fa6c 	bl	8005580 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	699a      	ldr	r2, [r3, #24]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f042 0208 	orr.w	r2, r2, #8
 80050b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	699a      	ldr	r2, [r3, #24]
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f022 0204 	bic.w	r2, r2, #4
 80050c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	6999      	ldr	r1, [r3, #24]
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	691a      	ldr	r2, [r3, #16]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	430a      	orrs	r2, r1
 80050d8:	619a      	str	r2, [r3, #24]
      break;
 80050da:	e0a5      	b.n	8005228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68b9      	ldr	r1, [r7, #8]
 80050e2:	4618      	mov	r0, r3
 80050e4:	f000 fabe 	bl	8005664 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	699a      	ldr	r2, [r3, #24]
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80050f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	699a      	ldr	r2, [r3, #24]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005106:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6999      	ldr	r1, [r3, #24]
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	021a      	lsls	r2, r3, #8
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	430a      	orrs	r2, r1
 800511a:	619a      	str	r2, [r3, #24]
      break;
 800511c:	e084      	b.n	8005228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	68b9      	ldr	r1, [r7, #8]
 8005124:	4618      	mov	r0, r3
 8005126:	f000 fb15 	bl	8005754 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	69da      	ldr	r2, [r3, #28]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f042 0208 	orr.w	r2, r2, #8
 8005138:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	69da      	ldr	r2, [r3, #28]
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f022 0204 	bic.w	r2, r2, #4
 8005148:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	69d9      	ldr	r1, [r3, #28]
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	691a      	ldr	r2, [r3, #16]
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	430a      	orrs	r2, r1
 800515a:	61da      	str	r2, [r3, #28]
      break;
 800515c:	e064      	b.n	8005228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	68b9      	ldr	r1, [r7, #8]
 8005164:	4618      	mov	r0, r3
 8005166:	f000 fb6b 	bl	8005840 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	69da      	ldr	r2, [r3, #28]
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005178:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	69da      	ldr	r2, [r3, #28]
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005188:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	69d9      	ldr	r1, [r3, #28]
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	691b      	ldr	r3, [r3, #16]
 8005194:	021a      	lsls	r2, r3, #8
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	430a      	orrs	r2, r1
 800519c:	61da      	str	r2, [r3, #28]
      break;
 800519e:	e043      	b.n	8005228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68b9      	ldr	r1, [r7, #8]
 80051a6:	4618      	mov	r0, r3
 80051a8:	f000 fba2 	bl	80058f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f042 0208 	orr.w	r2, r2, #8
 80051ba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f022 0204 	bic.w	r2, r2, #4
 80051ca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	691a      	ldr	r2, [r3, #16]
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	430a      	orrs	r2, r1
 80051dc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80051de:	e023      	b.n	8005228 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	68b9      	ldr	r1, [r7, #8]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f000 fbd4 	bl	8005994 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80051fa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800520a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	691b      	ldr	r3, [r3, #16]
 8005216:	021a      	lsls	r2, r3, #8
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	430a      	orrs	r2, r1
 800521e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005220:	e002      	b.n	8005228 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005222:	2301      	movs	r3, #1
 8005224:	75fb      	strb	r3, [r7, #23]
      break;
 8005226:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005230:	7dfb      	ldrb	r3, [r7, #23]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
 800523a:	bf00      	nop

0800523c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b084      	sub	sp, #16
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005246:	2300      	movs	r3, #0
 8005248:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005250:	2b01      	cmp	r3, #1
 8005252:	d101      	bne.n	8005258 <HAL_TIM_ConfigClockSource+0x1c>
 8005254:	2302      	movs	r3, #2
 8005256:	e0b4      	b.n	80053c2 <HAL_TIM_ConfigClockSource+0x186>
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	4b56      	ldr	r3, [pc, #344]	@ (80053cc <HAL_TIM_ConfigClockSource+0x190>)
 8005274:	4013      	ands	r3, r2
 8005276:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800527e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68ba      	ldr	r2, [r7, #8]
 8005286:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005290:	d03e      	beq.n	8005310 <HAL_TIM_ConfigClockSource+0xd4>
 8005292:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005296:	f200 8087 	bhi.w	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 800529a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800529e:	f000 8086 	beq.w	80053ae <HAL_TIM_ConfigClockSource+0x172>
 80052a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a6:	d87f      	bhi.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 80052a8:	2b70      	cmp	r3, #112	@ 0x70
 80052aa:	d01a      	beq.n	80052e2 <HAL_TIM_ConfigClockSource+0xa6>
 80052ac:	2b70      	cmp	r3, #112	@ 0x70
 80052ae:	d87b      	bhi.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 80052b0:	2b60      	cmp	r3, #96	@ 0x60
 80052b2:	d050      	beq.n	8005356 <HAL_TIM_ConfigClockSource+0x11a>
 80052b4:	2b60      	cmp	r3, #96	@ 0x60
 80052b6:	d877      	bhi.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 80052b8:	2b50      	cmp	r3, #80	@ 0x50
 80052ba:	d03c      	beq.n	8005336 <HAL_TIM_ConfigClockSource+0xfa>
 80052bc:	2b50      	cmp	r3, #80	@ 0x50
 80052be:	d873      	bhi.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 80052c0:	2b40      	cmp	r3, #64	@ 0x40
 80052c2:	d058      	beq.n	8005376 <HAL_TIM_ConfigClockSource+0x13a>
 80052c4:	2b40      	cmp	r3, #64	@ 0x40
 80052c6:	d86f      	bhi.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 80052c8:	2b30      	cmp	r3, #48	@ 0x30
 80052ca:	d064      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0x15a>
 80052cc:	2b30      	cmp	r3, #48	@ 0x30
 80052ce:	d86b      	bhi.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 80052d0:	2b20      	cmp	r3, #32
 80052d2:	d060      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0x15a>
 80052d4:	2b20      	cmp	r3, #32
 80052d6:	d867      	bhi.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d05c      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0x15a>
 80052dc:	2b10      	cmp	r3, #16
 80052de:	d05a      	beq.n	8005396 <HAL_TIM_ConfigClockSource+0x15a>
 80052e0:	e062      	b.n	80053a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80052f2:	f000 fc1d 	bl	8005b30 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005304:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	68ba      	ldr	r2, [r7, #8]
 800530c:	609a      	str	r2, [r3, #8]
      break;
 800530e:	e04f      	b.n	80053b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005318:	683b      	ldr	r3, [r7, #0]
 800531a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005320:	f000 fc06 	bl	8005b30 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	689a      	ldr	r2, [r3, #8]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005332:	609a      	str	r2, [r3, #8]
      break;
 8005334:	e03c      	b.n	80053b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005342:	461a      	mov	r2, r3
 8005344:	f000 fb7a 	bl	8005a3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2150      	movs	r1, #80	@ 0x50
 800534e:	4618      	mov	r0, r3
 8005350:	f000 fbd3 	bl	8005afa <TIM_ITRx_SetConfig>
      break;
 8005354:	e02c      	b.n	80053b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800535e:	683b      	ldr	r3, [r7, #0]
 8005360:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005362:	461a      	mov	r2, r3
 8005364:	f000 fb99 	bl	8005a9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2160      	movs	r1, #96	@ 0x60
 800536e:	4618      	mov	r0, r3
 8005370:	f000 fbc3 	bl	8005afa <TIM_ITRx_SetConfig>
      break;
 8005374:	e01c      	b.n	80053b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005382:	461a      	mov	r2, r3
 8005384:	f000 fb5a 	bl	8005a3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2140      	movs	r1, #64	@ 0x40
 800538e:	4618      	mov	r0, r3
 8005390:	f000 fbb3 	bl	8005afa <TIM_ITRx_SetConfig>
      break;
 8005394:	e00c      	b.n	80053b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4619      	mov	r1, r3
 80053a0:	4610      	mov	r0, r2
 80053a2:	f000 fbaa 	bl	8005afa <TIM_ITRx_SetConfig>
      break;
 80053a6:	e003      	b.n	80053b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	73fb      	strb	r3, [r7, #15]
      break;
 80053ac:	e000      	b.n	80053b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80053ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80053c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop
 80053cc:	fffeff88 	.word	0xfffeff88

080053d0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b083      	sub	sp, #12
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053ec:	bf00      	nop
 80053ee:	370c      	adds	r7, #12
 80053f0:	46bd      	mov	sp, r7
 80053f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f6:	4770      	bx	lr

080053f8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b083      	sub	sp, #12
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005400:	bf00      	nop
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005414:	bf00      	nop
 8005416:	370c      	adds	r7, #12
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005428:	bf00      	nop
 800542a:	370c      	adds	r7, #12
 800542c:	46bd      	mov	sp, r7
 800542e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005432:	4770      	bx	lr

08005434 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005434:	b480      	push	{r7}
 8005436:	b085      	sub	sp, #20
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
 800543c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	4a43      	ldr	r2, [pc, #268]	@ (8005554 <TIM_Base_SetConfig+0x120>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d013      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005452:	d00f      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a40      	ldr	r2, [pc, #256]	@ (8005558 <TIM_Base_SetConfig+0x124>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00b      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	4a3f      	ldr	r2, [pc, #252]	@ (800555c <TIM_Base_SetConfig+0x128>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d007      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	4a3e      	ldr	r2, [pc, #248]	@ (8005560 <TIM_Base_SetConfig+0x12c>)
 8005468:	4293      	cmp	r3, r2
 800546a:	d003      	beq.n	8005474 <TIM_Base_SetConfig+0x40>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a3d      	ldr	r2, [pc, #244]	@ (8005564 <TIM_Base_SetConfig+0x130>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d108      	bne.n	8005486 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800547a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	68fa      	ldr	r2, [r7, #12]
 8005482:	4313      	orrs	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4a32      	ldr	r2, [pc, #200]	@ (8005554 <TIM_Base_SetConfig+0x120>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d02b      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005494:	d027      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	4a2f      	ldr	r2, [pc, #188]	@ (8005558 <TIM_Base_SetConfig+0x124>)
 800549a:	4293      	cmp	r3, r2
 800549c:	d023      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	4a2e      	ldr	r2, [pc, #184]	@ (800555c <TIM_Base_SetConfig+0x128>)
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d01f      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a2d      	ldr	r2, [pc, #180]	@ (8005560 <TIM_Base_SetConfig+0x12c>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d01b      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a2c      	ldr	r2, [pc, #176]	@ (8005564 <TIM_Base_SetConfig+0x130>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d017      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a2b      	ldr	r2, [pc, #172]	@ (8005568 <TIM_Base_SetConfig+0x134>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d013      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	4a2a      	ldr	r2, [pc, #168]	@ (800556c <TIM_Base_SetConfig+0x138>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d00f      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a29      	ldr	r2, [pc, #164]	@ (8005570 <TIM_Base_SetConfig+0x13c>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d00b      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	4a28      	ldr	r2, [pc, #160]	@ (8005574 <TIM_Base_SetConfig+0x140>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d007      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	4a27      	ldr	r2, [pc, #156]	@ (8005578 <TIM_Base_SetConfig+0x144>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d003      	beq.n	80054e6 <TIM_Base_SetConfig+0xb2>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	4a26      	ldr	r2, [pc, #152]	@ (800557c <TIM_Base_SetConfig+0x148>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d108      	bne.n	80054f8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80054ee:	683b      	ldr	r3, [r7, #0]
 80054f0:	68db      	ldr	r3, [r3, #12]
 80054f2:	68fa      	ldr	r2, [r7, #12]
 80054f4:	4313      	orrs	r3, r2
 80054f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	695b      	ldr	r3, [r3, #20]
 8005502:	4313      	orrs	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	689a      	ldr	r2, [r3, #8]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4a0e      	ldr	r2, [pc, #56]	@ (8005554 <TIM_Base_SetConfig+0x120>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d003      	beq.n	8005526 <TIM_Base_SetConfig+0xf2>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	4a10      	ldr	r2, [pc, #64]	@ (8005564 <TIM_Base_SetConfig+0x130>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d103      	bne.n	800552e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	691a      	ldr	r2, [r3, #16]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f043 0204 	orr.w	r2, r3, #4
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2201      	movs	r2, #1
 800553e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	68fa      	ldr	r2, [r7, #12]
 8005544:	601a      	str	r2, [r3, #0]
}
 8005546:	bf00      	nop
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	40010000 	.word	0x40010000
 8005558:	40000400 	.word	0x40000400
 800555c:	40000800 	.word	0x40000800
 8005560:	40000c00 	.word	0x40000c00
 8005564:	40010400 	.word	0x40010400
 8005568:	40014000 	.word	0x40014000
 800556c:	40014400 	.word	0x40014400
 8005570:	40014800 	.word	0x40014800
 8005574:	40001800 	.word	0x40001800
 8005578:	40001c00 	.word	0x40001c00
 800557c:	40002000 	.word	0x40002000

08005580 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005580:	b480      	push	{r7}
 8005582:	b087      	sub	sp, #28
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6a1b      	ldr	r3, [r3, #32]
 800558e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	f023 0201 	bic.w	r2, r3, #1
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4b2b      	ldr	r3, [pc, #172]	@ (8005658 <TIM_OC1_SetConfig+0xd8>)
 80055ac:	4013      	ands	r3, r2
 80055ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0303 	bic.w	r3, r3, #3
 80055b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	f023 0302 	bic.w	r3, r3, #2
 80055c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	697a      	ldr	r2, [r7, #20]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a21      	ldr	r2, [pc, #132]	@ (800565c <TIM_OC1_SetConfig+0xdc>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d003      	beq.n	80055e4 <TIM_OC1_SetConfig+0x64>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a20      	ldr	r2, [pc, #128]	@ (8005660 <TIM_OC1_SetConfig+0xe0>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d10c      	bne.n	80055fe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f023 0308 	bic.w	r3, r3, #8
 80055ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	f023 0304 	bic.w	r3, r3, #4
 80055fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a16      	ldr	r2, [pc, #88]	@ (800565c <TIM_OC1_SetConfig+0xdc>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d003      	beq.n	800560e <TIM_OC1_SetConfig+0x8e>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a15      	ldr	r2, [pc, #84]	@ (8005660 <TIM_OC1_SetConfig+0xe0>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d111      	bne.n	8005632 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005614:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800561c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	695b      	ldr	r3, [r3, #20]
 8005622:	693a      	ldr	r2, [r7, #16]
 8005624:	4313      	orrs	r3, r2
 8005626:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	699b      	ldr	r3, [r3, #24]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	4313      	orrs	r3, r2
 8005630:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	693a      	ldr	r2, [r7, #16]
 8005636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	621a      	str	r2, [r3, #32]
}
 800564c:	bf00      	nop
 800564e:	371c      	adds	r7, #28
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	fffeff8f 	.word	0xfffeff8f
 800565c:	40010000 	.word	0x40010000
 8005660:	40010400 	.word	0x40010400

08005664 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005664:	b480      	push	{r7}
 8005666:	b087      	sub	sp, #28
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	f023 0210 	bic.w	r2, r3, #16
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	699b      	ldr	r3, [r3, #24]
 800568a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	4b2e      	ldr	r3, [pc, #184]	@ (8005748 <TIM_OC2_SetConfig+0xe4>)
 8005690:	4013      	ands	r3, r2
 8005692:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800569a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	021b      	lsls	r3, r3, #8
 80056a2:	68fa      	ldr	r2, [r7, #12]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0320 	bic.w	r3, r3, #32
 80056ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	689b      	ldr	r3, [r3, #8]
 80056b4:	011b      	lsls	r3, r3, #4
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4313      	orrs	r3, r2
 80056ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a23      	ldr	r2, [pc, #140]	@ (800574c <TIM_OC2_SetConfig+0xe8>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d003      	beq.n	80056cc <TIM_OC2_SetConfig+0x68>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	4a22      	ldr	r2, [pc, #136]	@ (8005750 <TIM_OC2_SetConfig+0xec>)
 80056c8:	4293      	cmp	r3, r2
 80056ca:	d10d      	bne.n	80056e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	011b      	lsls	r3, r3, #4
 80056da:	697a      	ldr	r2, [r7, #20]
 80056dc:	4313      	orrs	r3, r2
 80056de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80056e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	4a18      	ldr	r2, [pc, #96]	@ (800574c <TIM_OC2_SetConfig+0xe8>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d003      	beq.n	80056f8 <TIM_OC2_SetConfig+0x94>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4a17      	ldr	r2, [pc, #92]	@ (8005750 <TIM_OC2_SetConfig+0xec>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d113      	bne.n	8005720 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80056fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005706:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	4313      	orrs	r3, r2
 8005712:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	009b      	lsls	r3, r3, #2
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	4313      	orrs	r3, r2
 800571e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	68fa      	ldr	r2, [r7, #12]
 800572a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	697a      	ldr	r2, [r7, #20]
 8005738:	621a      	str	r2, [r3, #32]
}
 800573a:	bf00      	nop
 800573c:	371c      	adds	r7, #28
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	feff8fff 	.word	0xfeff8fff
 800574c:	40010000 	.word	0x40010000
 8005750:	40010400 	.word	0x40010400

08005754 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	4b2d      	ldr	r3, [pc, #180]	@ (8005834 <TIM_OC3_SetConfig+0xe0>)
 8005780:	4013      	ands	r3, r2
 8005782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0303 	bic.w	r3, r3, #3
 800578a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800579c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	021b      	lsls	r3, r3, #8
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	4313      	orrs	r3, r2
 80057a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	4a22      	ldr	r2, [pc, #136]	@ (8005838 <TIM_OC3_SetConfig+0xe4>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d003      	beq.n	80057ba <TIM_OC3_SetConfig+0x66>
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	4a21      	ldr	r2, [pc, #132]	@ (800583c <TIM_OC3_SetConfig+0xe8>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d10d      	bne.n	80057d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	021b      	lsls	r3, r3, #8
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	4a17      	ldr	r2, [pc, #92]	@ (8005838 <TIM_OC3_SetConfig+0xe4>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d003      	beq.n	80057e6 <TIM_OC3_SetConfig+0x92>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	4a16      	ldr	r2, [pc, #88]	@ (800583c <TIM_OC3_SetConfig+0xe8>)
 80057e2:	4293      	cmp	r3, r2
 80057e4:	d113      	bne.n	800580e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80057f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	011b      	lsls	r3, r3, #4
 80057fc:	693a      	ldr	r2, [r7, #16]
 80057fe:	4313      	orrs	r3, r2
 8005800:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	699b      	ldr	r3, [r3, #24]
 8005806:	011b      	lsls	r3, r3, #4
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	693a      	ldr	r2, [r7, #16]
 8005812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	697a      	ldr	r2, [r7, #20]
 8005826:	621a      	str	r2, [r3, #32]
}
 8005828:	bf00      	nop
 800582a:	371c      	adds	r7, #28
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	fffeff8f 	.word	0xfffeff8f
 8005838:	40010000 	.word	0x40010000
 800583c:	40010400 	.word	0x40010400

08005840 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005840:	b480      	push	{r7}
 8005842:	b087      	sub	sp, #28
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
 800584e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a1b      	ldr	r3, [r3, #32]
 8005854:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	4b1e      	ldr	r3, [pc, #120]	@ (80058e4 <TIM_OC4_SetConfig+0xa4>)
 800586c:	4013      	ands	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	021b      	lsls	r3, r3, #8
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	4313      	orrs	r3, r2
 8005882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800588a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	031b      	lsls	r3, r3, #12
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	4313      	orrs	r3, r2
 8005896:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	4a13      	ldr	r2, [pc, #76]	@ (80058e8 <TIM_OC4_SetConfig+0xa8>)
 800589c:	4293      	cmp	r3, r2
 800589e:	d003      	beq.n	80058a8 <TIM_OC4_SetConfig+0x68>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	4a12      	ldr	r2, [pc, #72]	@ (80058ec <TIM_OC4_SetConfig+0xac>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d109      	bne.n	80058bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80058ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	019b      	lsls	r3, r3, #6
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	4313      	orrs	r3, r2
 80058ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	68fa      	ldr	r2, [r7, #12]
 80058c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	693a      	ldr	r2, [r7, #16]
 80058d4:	621a      	str	r2, [r3, #32]
}
 80058d6:	bf00      	nop
 80058d8:	371c      	adds	r7, #28
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	feff8fff 	.word	0xfeff8fff
 80058e8:	40010000 	.word	0x40010000
 80058ec:	40010400 	.word	0x40010400

080058f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b087      	sub	sp, #28
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
 80058f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a1b      	ldr	r3, [r3, #32]
 80058fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a1b      	ldr	r3, [r3, #32]
 8005904:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005918:	68fa      	ldr	r2, [r7, #12]
 800591a:	4b1b      	ldr	r3, [pc, #108]	@ (8005988 <TIM_OC5_SetConfig+0x98>)
 800591c:	4013      	ands	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	4313      	orrs	r3, r2
 8005928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800592a:	693b      	ldr	r3, [r7, #16]
 800592c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005930:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	689b      	ldr	r3, [r3, #8]
 8005936:	041b      	lsls	r3, r3, #16
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	4313      	orrs	r3, r2
 800593c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	4a12      	ldr	r2, [pc, #72]	@ (800598c <TIM_OC5_SetConfig+0x9c>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d003      	beq.n	800594e <TIM_OC5_SetConfig+0x5e>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	4a11      	ldr	r2, [pc, #68]	@ (8005990 <TIM_OC5_SetConfig+0xa0>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d109      	bne.n	8005962 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800594e:	697b      	ldr	r3, [r7, #20]
 8005950:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005954:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	021b      	lsls	r3, r3, #8
 800595c:	697a      	ldr	r2, [r7, #20]
 800595e:	4313      	orrs	r3, r2
 8005960:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	68fa      	ldr	r2, [r7, #12]
 800596c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	693a      	ldr	r2, [r7, #16]
 800597a:	621a      	str	r2, [r3, #32]
}
 800597c:	bf00      	nop
 800597e:	371c      	adds	r7, #28
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	fffeff8f 	.word	0xfffeff8f
 800598c:	40010000 	.word	0x40010000
 8005990:	40010400 	.word	0x40010400

08005994 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005994:	b480      	push	{r7}
 8005996:	b087      	sub	sp, #28
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	685b      	ldr	r3, [r3, #4]
 80059b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80059bc:	68fa      	ldr	r2, [r7, #12]
 80059be:	4b1c      	ldr	r3, [pc, #112]	@ (8005a30 <TIM_OC6_SetConfig+0x9c>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	021b      	lsls	r3, r3, #8
 80059ca:	68fa      	ldr	r2, [r7, #12]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80059d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	051b      	lsls	r3, r3, #20
 80059de:	693a      	ldr	r2, [r7, #16]
 80059e0:	4313      	orrs	r3, r2
 80059e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	4a13      	ldr	r2, [pc, #76]	@ (8005a34 <TIM_OC6_SetConfig+0xa0>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d003      	beq.n	80059f4 <TIM_OC6_SetConfig+0x60>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4a12      	ldr	r2, [pc, #72]	@ (8005a38 <TIM_OC6_SetConfig+0xa4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d109      	bne.n	8005a08 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80059f4:	697b      	ldr	r3, [r7, #20]
 80059f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059fa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	029b      	lsls	r3, r3, #10
 8005a02:	697a      	ldr	r2, [r7, #20]
 8005a04:	4313      	orrs	r3, r2
 8005a06:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	68fa      	ldr	r2, [r7, #12]
 8005a12:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	693a      	ldr	r2, [r7, #16]
 8005a20:	621a      	str	r2, [r3, #32]
}
 8005a22:	bf00      	nop
 8005a24:	371c      	adds	r7, #28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	feff8fff 	.word	0xfeff8fff
 8005a34:	40010000 	.word	0x40010000
 8005a38:	40010400 	.word	0x40010400

08005a3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a3c:	b480      	push	{r7}
 8005a3e:	b087      	sub	sp, #28
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	6a1b      	ldr	r3, [r3, #32]
 8005a4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6a1b      	ldr	r3, [r3, #32]
 8005a52:	f023 0201 	bic.w	r2, r3, #1
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	011b      	lsls	r3, r3, #4
 8005a6c:	693a      	ldr	r2, [r7, #16]
 8005a6e:	4313      	orrs	r3, r2
 8005a70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	f023 030a 	bic.w	r3, r3, #10
 8005a78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a7a:	697a      	ldr	r2, [r7, #20]
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	693a      	ldr	r2, [r7, #16]
 8005a86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	697a      	ldr	r2, [r7, #20]
 8005a8c:	621a      	str	r2, [r3, #32]
}
 8005a8e:	bf00      	nop
 8005a90:	371c      	adds	r7, #28
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr

08005a9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b087      	sub	sp, #28
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	60f8      	str	r0, [r7, #12]
 8005aa2:	60b9      	str	r1, [r7, #8]
 8005aa4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6a1b      	ldr	r3, [r3, #32]
 8005ab0:	f023 0210 	bic.w	r2, r3, #16
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ac4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	031b      	lsls	r3, r3, #12
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ad6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	011b      	lsls	r3, r3, #4
 8005adc:	697a      	ldr	r2, [r7, #20]
 8005ade:	4313      	orrs	r3, r2
 8005ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	697a      	ldr	r2, [r7, #20]
 8005aec:	621a      	str	r2, [r3, #32]
}
 8005aee:	bf00      	nop
 8005af0:	371c      	adds	r7, #28
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr

08005afa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b085      	sub	sp, #20
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
 8005b02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	689b      	ldr	r3, [r3, #8]
 8005b08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b12:	683a      	ldr	r2, [r7, #0]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	f043 0307 	orr.w	r3, r3, #7
 8005b1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	609a      	str	r2, [r3, #8]
}
 8005b24:	bf00      	nop
 8005b26:	3714      	adds	r7, #20
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2e:	4770      	bx	lr

08005b30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b087      	sub	sp, #28
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
 8005b3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	021a      	lsls	r2, r3, #8
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	431a      	orrs	r2, r3
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	697a      	ldr	r2, [r7, #20]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	609a      	str	r2, [r3, #8]
}
 8005b64:	bf00      	nop
 8005b66:	371c      	adds	r7, #28
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b087      	sub	sp, #28
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	60f8      	str	r0, [r7, #12]
 8005b78:	60b9      	str	r1, [r7, #8]
 8005b7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f003 031f 	and.w	r3, r3, #31
 8005b82:	2201      	movs	r2, #1
 8005b84:	fa02 f303 	lsl.w	r3, r2, r3
 8005b88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a1a      	ldr	r2, [r3, #32]
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	43db      	mvns	r3, r3
 8005b92:	401a      	ands	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	6a1a      	ldr	r2, [r3, #32]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	f003 031f 	and.w	r3, r3, #31
 8005ba2:	6879      	ldr	r1, [r7, #4]
 8005ba4:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba8:	431a      	orrs	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	621a      	str	r2, [r3, #32]
}
 8005bae:	bf00      	nop
 8005bb0:	371c      	adds	r7, #28
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
	...

08005bbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b085      	sub	sp, #20
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d101      	bne.n	8005bd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bd0:	2302      	movs	r3, #2
 8005bd2:	e06d      	b.n	8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2202      	movs	r2, #2
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a30      	ldr	r2, [pc, #192]	@ (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d004      	beq.n	8005c08 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a2f      	ldr	r2, [pc, #188]	@ (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d108      	bne.n	8005c1a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005c0e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	68fa      	ldr	r2, [r7, #12]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c20:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a20      	ldr	r2, [pc, #128]	@ (8005cbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d022      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c46:	d01d      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a1d      	ldr	r2, [pc, #116]	@ (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d018      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a1c      	ldr	r2, [pc, #112]	@ (8005cc8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d013      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a1a      	ldr	r2, [pc, #104]	@ (8005ccc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00e      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a15      	ldr	r2, [pc, #84]	@ (8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d009      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a16      	ldr	r2, [pc, #88]	@ (8005cd0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d004      	beq.n	8005c84 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a15      	ldr	r2, [pc, #84]	@ (8005cd4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d10c      	bne.n	8005c9e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c8a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c8c:	683b      	ldr	r3, [r7, #0]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	4313      	orrs	r3, r2
 8005c94:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68ba      	ldr	r2, [r7, #8]
 8005c9c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2201      	movs	r2, #1
 8005ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005cae:	2300      	movs	r3, #0
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr
 8005cbc:	40010000 	.word	0x40010000
 8005cc0:	40010400 	.word	0x40010400
 8005cc4:	40000400 	.word	0x40000400
 8005cc8:	40000800 	.word	0x40000800
 8005ccc:	40000c00 	.word	0x40000c00
 8005cd0:	40014000 	.word	0x40014000
 8005cd4:	40001800 	.word	0x40001800

08005cd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b083      	sub	sp, #12
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ce0:	bf00      	nop
 8005ce2:	370c      	adds	r7, #12
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cea:	4770      	bx	lr

08005cec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005cec:	b480      	push	{r7}
 8005cee:	b083      	sub	sp, #12
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005cf4:	bf00      	nop
 8005cf6:	370c      	adds	r7, #12
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr

08005d00 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005d00:	b480      	push	{r7}
 8005d02:	b083      	sub	sp, #12
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005d08:	bf00      	nop
 8005d0a:	370c      	adds	r7, #12
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr

08005d14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b082      	sub	sp, #8
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d101      	bne.n	8005d26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e040      	b.n	8005da8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d106      	bne.n	8005d3c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f7fc f88a 	bl	8001e50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2224      	movs	r2, #36	@ 0x24
 8005d40:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 0201 	bic.w	r2, r2, #1
 8005d50:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d002      	beq.n	8005d60 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005d5a:	6878      	ldr	r0, [r7, #4]
 8005d5c:	f000 fe66 	bl	8006a2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005d60:	6878      	ldr	r0, [r7, #4]
 8005d62:	f000 fbff 	bl	8006564 <UART_SetConfig>
 8005d66:	4603      	mov	r3, r0
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d101      	bne.n	8005d70 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e01b      	b.n	8005da8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	685a      	ldr	r2, [r3, #4]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005d7e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	689a      	ldr	r2, [r3, #8]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005d8e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f042 0201 	orr.w	r2, r2, #1
 8005d9e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f000 fee5 	bl	8006b70 <UART_CheckIdleState>
 8005da6:	4603      	mov	r3, r0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b08a      	sub	sp, #40	@ 0x28
 8005db4:	af02      	add	r7, sp, #8
 8005db6:	60f8      	str	r0, [r7, #12]
 8005db8:	60b9      	str	r1, [r7, #8]
 8005dba:	603b      	str	r3, [r7, #0]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005dc4:	2b20      	cmp	r3, #32
 8005dc6:	d177      	bne.n	8005eb8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d002      	beq.n	8005dd4 <HAL_UART_Transmit+0x24>
 8005dce:	88fb      	ldrh	r3, [r7, #6]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d101      	bne.n	8005dd8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e070      	b.n	8005eba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2221      	movs	r2, #33	@ 0x21
 8005de4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005de6:	f7fc fd3b 	bl	8002860 <HAL_GetTick>
 8005dea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	88fa      	ldrh	r2, [r7, #6]
 8005df0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	88fa      	ldrh	r2, [r7, #6]
 8005df8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e04:	d108      	bne.n	8005e18 <HAL_UART_Transmit+0x68>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	691b      	ldr	r3, [r3, #16]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d104      	bne.n	8005e18 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	61bb      	str	r3, [r7, #24]
 8005e16:	e003      	b.n	8005e20 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005e18:	68bb      	ldr	r3, [r7, #8]
 8005e1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e20:	e02f      	b.n	8005e82 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	2180      	movs	r1, #128	@ 0x80
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f000 fef6 	bl	8006c1e <UART_WaitOnFlagUntilTimeout>
 8005e32:	4603      	mov	r3, r0
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d004      	beq.n	8005e42 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	2220      	movs	r2, #32
 8005e3c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e03b      	b.n	8005eba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d10b      	bne.n	8005e60 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e48:	69bb      	ldr	r3, [r7, #24]
 8005e4a:	881b      	ldrh	r3, [r3, #0]
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e56:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	3302      	adds	r3, #2
 8005e5c:	61bb      	str	r3, [r7, #24]
 8005e5e:	e007      	b.n	8005e70 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	781a      	ldrb	r2, [r3, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005e6a:	69fb      	ldr	r3, [r7, #28]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	3b01      	subs	r3, #1
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1c9      	bne.n	8005e22 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	9300      	str	r3, [sp, #0]
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	2200      	movs	r2, #0
 8005e96:	2140      	movs	r1, #64	@ 0x40
 8005e98:	68f8      	ldr	r0, [r7, #12]
 8005e9a:	f000 fec0 	bl	8006c1e <UART_WaitOnFlagUntilTimeout>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d004      	beq.n	8005eae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	2220      	movs	r2, #32
 8005ea8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e005      	b.n	8005eba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	e000      	b.n	8005eba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005eb8:	2302      	movs	r3, #2
  }
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	3720      	adds	r7, #32
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bd80      	pop	{r7, pc}

08005ec2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ec2:	b580      	push	{r7, lr}
 8005ec4:	b08a      	sub	sp, #40	@ 0x28
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	60f8      	str	r0, [r7, #12]
 8005eca:	60b9      	str	r1, [r7, #8]
 8005ecc:	4613      	mov	r3, r2
 8005ece:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ed6:	2b20      	cmp	r3, #32
 8005ed8:	d132      	bne.n	8005f40 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d002      	beq.n	8005ee6 <HAL_UART_Receive_IT+0x24>
 8005ee0:	88fb      	ldrh	r3, [r7, #6]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d101      	bne.n	8005eea <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e02b      	b.n	8005f42 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d018      	beq.n	8005f30 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f04:	697b      	ldr	r3, [r7, #20]
 8005f06:	e853 3f00 	ldrex	r3, [r3]
 8005f0a:	613b      	str	r3, [r7, #16]
   return(result);
 8005f0c:	693b      	ldr	r3, [r7, #16]
 8005f0e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	461a      	mov	r2, r3
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	623b      	str	r3, [r7, #32]
 8005f1e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f20:	69f9      	ldr	r1, [r7, #28]
 8005f22:	6a3a      	ldr	r2, [r7, #32]
 8005f24:	e841 2300 	strex	r3, r2, [r1]
 8005f28:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1e6      	bne.n	8005efe <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005f30:	88fb      	ldrh	r3, [r7, #6]
 8005f32:	461a      	mov	r2, r3
 8005f34:	68b9      	ldr	r1, [r7, #8]
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f000 fede 	bl	8006cf8 <UART_Start_Receive_IT>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	e000      	b.n	8005f42 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8005f40:	2302      	movs	r3, #2
  }
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3728      	adds	r7, #40	@ 0x28
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
	...

08005f4c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b0ba      	sub	sp, #232	@ 0xe8
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	69db      	ldr	r3, [r3, #28]
 8005f5a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005f72:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005f76:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005f80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d115      	bne.n	8005fb4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005f88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f8c:	f003 0320 	and.w	r3, r3, #32
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d00f      	beq.n	8005fb4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005f94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f98:	f003 0320 	and.w	r3, r3, #32
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d009      	beq.n	8005fb4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f000 82b1 	beq.w	800650c <HAL_UART_IRQHandler+0x5c0>
      {
        huart->RxISR(huart);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	4798      	blx	r3
      }
      return;
 8005fb2:	e2ab      	b.n	800650c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005fb4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f000 8117 	beq.w	80061ec <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005fbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d106      	bne.n	8005fd8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005fca:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005fce:	4b85      	ldr	r3, [pc, #532]	@ (80061e4 <HAL_UART_IRQHandler+0x298>)
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f000 810a 	beq.w	80061ec <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fdc:	f003 0301 	and.w	r3, r3, #1
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d011      	beq.n	8006008 <HAL_UART_IRQHandler+0xbc>
 8005fe4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d00b      	beq.n	8006008 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ffe:	f043 0201 	orr.w	r2, r3, #1
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d011      	beq.n	8006038 <HAL_UART_IRQHandler+0xec>
 8006014:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00b      	beq.n	8006038 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2202      	movs	r2, #2
 8006026:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800602e:	f043 0204 	orr.w	r2, r3, #4
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800603c:	f003 0304 	and.w	r3, r3, #4
 8006040:	2b00      	cmp	r3, #0
 8006042:	d011      	beq.n	8006068 <HAL_UART_IRQHandler+0x11c>
 8006044:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006048:	f003 0301 	and.w	r3, r3, #1
 800604c:	2b00      	cmp	r3, #0
 800604e:	d00b      	beq.n	8006068 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	2204      	movs	r2, #4
 8006056:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800605e:	f043 0202 	orr.w	r2, r3, #2
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800606c:	f003 0308 	and.w	r3, r3, #8
 8006070:	2b00      	cmp	r3, #0
 8006072:	d017      	beq.n	80060a4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006074:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006078:	f003 0320 	and.w	r3, r3, #32
 800607c:	2b00      	cmp	r3, #0
 800607e:	d105      	bne.n	800608c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006080:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006084:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00b      	beq.n	80060a4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2208      	movs	r2, #8
 8006092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800609a:	f043 0208 	orr.w	r2, r3, #8
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80060a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d012      	beq.n	80060d6 <HAL_UART_IRQHandler+0x18a>
 80060b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060b4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00c      	beq.n	80060d6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80060c4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060cc:	f043 0220 	orr.w	r2, r3, #32
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060dc:	2b00      	cmp	r3, #0
 80060de:	f000 8217 	beq.w	8006510 <HAL_UART_IRQHandler+0x5c4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80060e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00d      	beq.n	800610a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80060ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060f2:	f003 0320 	and.w	r3, r3, #32
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d007      	beq.n	800610a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d003      	beq.n	800610a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006110:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	689b      	ldr	r3, [r3, #8]
 800611a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800611e:	2b40      	cmp	r3, #64	@ 0x40
 8006120:	d005      	beq.n	800612e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006122:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006126:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800612a:	2b00      	cmp	r3, #0
 800612c:	d04f      	beq.n	80061ce <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 fea8 	bl	8006e84 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800613e:	2b40      	cmp	r3, #64	@ 0x40
 8006140:	d141      	bne.n	80061c6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	3308      	adds	r3, #8
 8006148:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800614c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006150:	e853 3f00 	ldrex	r3, [r3]
 8006154:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006158:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800615c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006160:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	3308      	adds	r3, #8
 800616a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800616e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006172:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006176:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800617a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800617e:	e841 2300 	strex	r3, r2, [r1]
 8006182:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006186:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1d9      	bne.n	8006142 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006192:	2b00      	cmp	r3, #0
 8006194:	d013      	beq.n	80061be <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800619a:	4a13      	ldr	r2, [pc, #76]	@ (80061e8 <HAL_UART_IRQHandler+0x29c>)
 800619c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7fc fe95 	bl	8002ed2 <HAL_DMA_Abort_IT>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d017      	beq.n	80061de <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80061b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80061b8:	4610      	mov	r0, r2
 80061ba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061bc:	e00f      	b.n	80061de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f9ba 	bl	8006538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c4:	e00b      	b.n	80061de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80061c6:	6878      	ldr	r0, [r7, #4]
 80061c8:	f000 f9b6 	bl	8006538 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061cc:	e007      	b.n	80061de <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 f9b2 	bl	8006538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80061dc:	e198      	b.n	8006510 <HAL_UART_IRQHandler+0x5c4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061de:	bf00      	nop
    return;
 80061e0:	e196      	b.n	8006510 <HAL_UART_IRQHandler+0x5c4>
 80061e2:	bf00      	nop
 80061e4:	04000120 	.word	0x04000120
 80061e8:	08006f4d 	.word	0x08006f4d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	f040 8166 	bne.w	80064c2 <HAL_UART_IRQHandler+0x576>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80061f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061fa:	f003 0310 	and.w	r3, r3, #16
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 815f 	beq.w	80064c2 <HAL_UART_IRQHandler+0x576>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006204:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006208:	f003 0310 	and.w	r3, r3, #16
 800620c:	2b00      	cmp	r3, #0
 800620e:	f000 8158 	beq.w	80064c2 <HAL_UART_IRQHandler+0x576>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	2210      	movs	r2, #16
 8006218:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006224:	2b40      	cmp	r3, #64	@ 0x40
 8006226:	f040 80d0 	bne.w	80063ca <HAL_UART_IRQHandler+0x47e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006236:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800623a:	2b00      	cmp	r3, #0
 800623c:	f000 80ab 	beq.w	8006396 <HAL_UART_IRQHandler+0x44a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006246:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800624a:	429a      	cmp	r2, r3
 800624c:	f080 80a3 	bcs.w	8006396 <HAL_UART_IRQHandler+0x44a>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006256:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006264:	f000 8086 	beq.w	8006374 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006270:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006274:	e853 3f00 	ldrex	r3, [r3]
 8006278:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800627c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006280:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006284:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	461a      	mov	r2, r3
 800628e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006292:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006296:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800629a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800629e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80062a2:	e841 2300 	strex	r3, r2, [r1]
 80062a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80062aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1da      	bne.n	8006268 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	3308      	adds	r3, #8
 80062b8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062bc:	e853 3f00 	ldrex	r3, [r3]
 80062c0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80062c2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062c4:	f023 0301 	bic.w	r3, r3, #1
 80062c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	3308      	adds	r3, #8
 80062d2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80062d6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80062da:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062dc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80062de:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80062e2:	e841 2300 	strex	r3, r2, [r1]
 80062e6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80062e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d1e1      	bne.n	80062b2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	3308      	adds	r3, #8
 80062f4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80062f8:	e853 3f00 	ldrex	r3, [r3]
 80062fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80062fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006300:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006304:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	3308      	adds	r3, #8
 800630e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006312:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006314:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006316:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006318:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800631a:	e841 2300 	strex	r3, r2, [r1]
 800631e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006320:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1e3      	bne.n	80062ee <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2220      	movs	r2, #32
 800632a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800633c:	e853 3f00 	ldrex	r3, [r3]
 8006340:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006342:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006344:	f023 0310 	bic.w	r3, r3, #16
 8006348:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	461a      	mov	r2, r3
 8006352:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006356:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006358:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800635c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800635e:	e841 2300 	strex	r3, r2, [r1]
 8006362:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006364:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006366:	2b00      	cmp	r3, #0
 8006368:	d1e4      	bne.n	8006334 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800636e:	4618      	mov	r0, r3
 8006370:	f7fc fd3f 	bl	8002df2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2202      	movs	r2, #2
 8006378:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006386:	b29b      	uxth	r3, r3
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	b29b      	uxth	r3, r3
 800638c:	4619      	mov	r1, r3
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f8dc 	bl	800654c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006394:	e0be      	b.n	8006514 <HAL_UART_IRQHandler+0x5c8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800639c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80063a0:	429a      	cmp	r2, r3
 80063a2:	f040 80b7 	bne.w	8006514 <HAL_UART_IRQHandler+0x5c8>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063aa:	69db      	ldr	r3, [r3, #28]
 80063ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063b0:	f040 80b0 	bne.w	8006514 <HAL_UART_IRQHandler+0x5c8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2202      	movs	r2, #2
 80063b8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80063c0:	4619      	mov	r1, r3
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 f8c2 	bl	800654c <HAL_UARTEx_RxEventCallback>
      return;
 80063c8:	e0a4      	b.n	8006514 <HAL_UART_IRQHandler+0x5c8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	1ad3      	subs	r3, r2, r3
 80063da:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	f000 8096 	beq.w	8006518 <HAL_UART_IRQHandler+0x5cc>
          && (nb_rx_data > 0U))
 80063ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	f000 8091 	beq.w	8006518 <HAL_UART_IRQHandler+0x5cc>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fe:	e853 3f00 	ldrex	r3, [r3]
 8006402:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006406:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800640a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	461a      	mov	r2, r3
 8006414:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006418:	647b      	str	r3, [r7, #68]	@ 0x44
 800641a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800641e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006420:	e841 2300 	strex	r3, r2, [r1]
 8006424:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1e4      	bne.n	80063f6 <HAL_UART_IRQHandler+0x4aa>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	3308      	adds	r3, #8
 8006432:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006436:	e853 3f00 	ldrex	r3, [r3]
 800643a:	623b      	str	r3, [r7, #32]
   return(result);
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	f023 0301 	bic.w	r3, r3, #1
 8006442:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	3308      	adds	r3, #8
 800644c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006450:	633a      	str	r2, [r7, #48]	@ 0x30
 8006452:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006454:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006456:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006458:	e841 2300 	strex	r3, r2, [r1]
 800645c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800645e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006460:	2b00      	cmp	r3, #0
 8006462:	d1e3      	bne.n	800642c <HAL_UART_IRQHandler+0x4e0>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2220      	movs	r2, #32
 8006468:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2200      	movs	r2, #0
 8006470:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	e853 3f00 	ldrex	r3, [r3]
 8006484:	60fb      	str	r3, [r7, #12]
   return(result);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	f023 0310 	bic.w	r3, r3, #16
 800648c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800649a:	61fb      	str	r3, [r7, #28]
 800649c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649e:	69b9      	ldr	r1, [r7, #24]
 80064a0:	69fa      	ldr	r2, [r7, #28]
 80064a2:	e841 2300 	strex	r3, r2, [r1]
 80064a6:	617b      	str	r3, [r7, #20]
   return(result);
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d1e4      	bne.n	8006478 <HAL_UART_IRQHandler+0x52c>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2202      	movs	r2, #2
 80064b2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80064b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80064b8:	4619      	mov	r1, r3
 80064ba:	6878      	ldr	r0, [r7, #4]
 80064bc:	f000 f846 	bl	800654c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80064c0:	e02a      	b.n	8006518 <HAL_UART_IRQHandler+0x5cc>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80064c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00e      	beq.n	80064ec <HAL_UART_IRQHandler+0x5a0>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80064ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d008      	beq.n	80064ec <HAL_UART_IRQHandler+0x5a0>
  {
    if (huart->TxISR != NULL)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d01c      	beq.n	800651c <HAL_UART_IRQHandler+0x5d0>
    {
      huart->TxISR(huart);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	4798      	blx	r3
    }
    return;
 80064ea:	e017      	b.n	800651c <HAL_UART_IRQHandler+0x5d0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80064ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d012      	beq.n	800651e <HAL_UART_IRQHandler+0x5d2>
 80064f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006500:	2b00      	cmp	r3, #0
 8006502:	d00c      	beq.n	800651e <HAL_UART_IRQHandler+0x5d2>
  {
    UART_EndTransmit_IT(huart);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 fd33 	bl	8006f70 <UART_EndTransmit_IT>
    return;
 800650a:	e008      	b.n	800651e <HAL_UART_IRQHandler+0x5d2>
      return;
 800650c:	bf00      	nop
 800650e:	e006      	b.n	800651e <HAL_UART_IRQHandler+0x5d2>
    return;
 8006510:	bf00      	nop
 8006512:	e004      	b.n	800651e <HAL_UART_IRQHandler+0x5d2>
      return;
 8006514:	bf00      	nop
 8006516:	e002      	b.n	800651e <HAL_UART_IRQHandler+0x5d2>
      return;
 8006518:	bf00      	nop
 800651a:	e000      	b.n	800651e <HAL_UART_IRQHandler+0x5d2>
    return;
 800651c:	bf00      	nop
  }

}
 800651e:	37e8      	adds	r7, #232	@ 0xe8
 8006520:	46bd      	mov	sp, r7
 8006522:	bd80      	pop	{r7, pc}

08006524 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	460b      	mov	r3, r1
 8006556:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr

08006564 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b088      	sub	sp, #32
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800656c:	2300      	movs	r3, #0
 800656e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	689a      	ldr	r2, [r3, #8]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	691b      	ldr	r3, [r3, #16]
 8006578:	431a      	orrs	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	431a      	orrs	r2, r3
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	69db      	ldr	r3, [r3, #28]
 8006584:	4313      	orrs	r3, r2
 8006586:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	681a      	ldr	r2, [r3, #0]
 800658e:	4ba6      	ldr	r3, [pc, #664]	@ (8006828 <UART_SetConfig+0x2c4>)
 8006590:	4013      	ands	r3, r2
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	6812      	ldr	r2, [r2, #0]
 8006596:	6979      	ldr	r1, [r7, #20]
 8006598:	430b      	orrs	r3, r1
 800659a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	68da      	ldr	r2, [r3, #12]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	430a      	orrs	r2, r1
 80065b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	699b      	ldr	r3, [r3, #24]
 80065b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6a1b      	ldr	r3, [r3, #32]
 80065bc:	697a      	ldr	r2, [r7, #20]
 80065be:	4313      	orrs	r3, r2
 80065c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	430a      	orrs	r2, r1
 80065d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	4a94      	ldr	r2, [pc, #592]	@ (800682c <UART_SetConfig+0x2c8>)
 80065dc:	4293      	cmp	r3, r2
 80065de:	d120      	bne.n	8006622 <UART_SetConfig+0xbe>
 80065e0:	4b93      	ldr	r3, [pc, #588]	@ (8006830 <UART_SetConfig+0x2cc>)
 80065e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065e6:	f003 0303 	and.w	r3, r3, #3
 80065ea:	2b03      	cmp	r3, #3
 80065ec:	d816      	bhi.n	800661c <UART_SetConfig+0xb8>
 80065ee:	a201      	add	r2, pc, #4	@ (adr r2, 80065f4 <UART_SetConfig+0x90>)
 80065f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f4:	08006605 	.word	0x08006605
 80065f8:	08006611 	.word	0x08006611
 80065fc:	0800660b 	.word	0x0800660b
 8006600:	08006617 	.word	0x08006617
 8006604:	2301      	movs	r3, #1
 8006606:	77fb      	strb	r3, [r7, #31]
 8006608:	e150      	b.n	80068ac <UART_SetConfig+0x348>
 800660a:	2302      	movs	r3, #2
 800660c:	77fb      	strb	r3, [r7, #31]
 800660e:	e14d      	b.n	80068ac <UART_SetConfig+0x348>
 8006610:	2304      	movs	r3, #4
 8006612:	77fb      	strb	r3, [r7, #31]
 8006614:	e14a      	b.n	80068ac <UART_SetConfig+0x348>
 8006616:	2308      	movs	r3, #8
 8006618:	77fb      	strb	r3, [r7, #31]
 800661a:	e147      	b.n	80068ac <UART_SetConfig+0x348>
 800661c:	2310      	movs	r3, #16
 800661e:	77fb      	strb	r3, [r7, #31]
 8006620:	e144      	b.n	80068ac <UART_SetConfig+0x348>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a83      	ldr	r2, [pc, #524]	@ (8006834 <UART_SetConfig+0x2d0>)
 8006628:	4293      	cmp	r3, r2
 800662a:	d132      	bne.n	8006692 <UART_SetConfig+0x12e>
 800662c:	4b80      	ldr	r3, [pc, #512]	@ (8006830 <UART_SetConfig+0x2cc>)
 800662e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006632:	f003 030c 	and.w	r3, r3, #12
 8006636:	2b0c      	cmp	r3, #12
 8006638:	d828      	bhi.n	800668c <UART_SetConfig+0x128>
 800663a:	a201      	add	r2, pc, #4	@ (adr r2, 8006640 <UART_SetConfig+0xdc>)
 800663c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006640:	08006675 	.word	0x08006675
 8006644:	0800668d 	.word	0x0800668d
 8006648:	0800668d 	.word	0x0800668d
 800664c:	0800668d 	.word	0x0800668d
 8006650:	08006681 	.word	0x08006681
 8006654:	0800668d 	.word	0x0800668d
 8006658:	0800668d 	.word	0x0800668d
 800665c:	0800668d 	.word	0x0800668d
 8006660:	0800667b 	.word	0x0800667b
 8006664:	0800668d 	.word	0x0800668d
 8006668:	0800668d 	.word	0x0800668d
 800666c:	0800668d 	.word	0x0800668d
 8006670:	08006687 	.word	0x08006687
 8006674:	2300      	movs	r3, #0
 8006676:	77fb      	strb	r3, [r7, #31]
 8006678:	e118      	b.n	80068ac <UART_SetConfig+0x348>
 800667a:	2302      	movs	r3, #2
 800667c:	77fb      	strb	r3, [r7, #31]
 800667e:	e115      	b.n	80068ac <UART_SetConfig+0x348>
 8006680:	2304      	movs	r3, #4
 8006682:	77fb      	strb	r3, [r7, #31]
 8006684:	e112      	b.n	80068ac <UART_SetConfig+0x348>
 8006686:	2308      	movs	r3, #8
 8006688:	77fb      	strb	r3, [r7, #31]
 800668a:	e10f      	b.n	80068ac <UART_SetConfig+0x348>
 800668c:	2310      	movs	r3, #16
 800668e:	77fb      	strb	r3, [r7, #31]
 8006690:	e10c      	b.n	80068ac <UART_SetConfig+0x348>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	4a68      	ldr	r2, [pc, #416]	@ (8006838 <UART_SetConfig+0x2d4>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d120      	bne.n	80066de <UART_SetConfig+0x17a>
 800669c:	4b64      	ldr	r3, [pc, #400]	@ (8006830 <UART_SetConfig+0x2cc>)
 800669e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80066a6:	2b30      	cmp	r3, #48	@ 0x30
 80066a8:	d013      	beq.n	80066d2 <UART_SetConfig+0x16e>
 80066aa:	2b30      	cmp	r3, #48	@ 0x30
 80066ac:	d814      	bhi.n	80066d8 <UART_SetConfig+0x174>
 80066ae:	2b20      	cmp	r3, #32
 80066b0:	d009      	beq.n	80066c6 <UART_SetConfig+0x162>
 80066b2:	2b20      	cmp	r3, #32
 80066b4:	d810      	bhi.n	80066d8 <UART_SetConfig+0x174>
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d002      	beq.n	80066c0 <UART_SetConfig+0x15c>
 80066ba:	2b10      	cmp	r3, #16
 80066bc:	d006      	beq.n	80066cc <UART_SetConfig+0x168>
 80066be:	e00b      	b.n	80066d8 <UART_SetConfig+0x174>
 80066c0:	2300      	movs	r3, #0
 80066c2:	77fb      	strb	r3, [r7, #31]
 80066c4:	e0f2      	b.n	80068ac <UART_SetConfig+0x348>
 80066c6:	2302      	movs	r3, #2
 80066c8:	77fb      	strb	r3, [r7, #31]
 80066ca:	e0ef      	b.n	80068ac <UART_SetConfig+0x348>
 80066cc:	2304      	movs	r3, #4
 80066ce:	77fb      	strb	r3, [r7, #31]
 80066d0:	e0ec      	b.n	80068ac <UART_SetConfig+0x348>
 80066d2:	2308      	movs	r3, #8
 80066d4:	77fb      	strb	r3, [r7, #31]
 80066d6:	e0e9      	b.n	80068ac <UART_SetConfig+0x348>
 80066d8:	2310      	movs	r3, #16
 80066da:	77fb      	strb	r3, [r7, #31]
 80066dc:	e0e6      	b.n	80068ac <UART_SetConfig+0x348>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a56      	ldr	r2, [pc, #344]	@ (800683c <UART_SetConfig+0x2d8>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d120      	bne.n	800672a <UART_SetConfig+0x1c6>
 80066e8:	4b51      	ldr	r3, [pc, #324]	@ (8006830 <UART_SetConfig+0x2cc>)
 80066ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80066f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80066f4:	d013      	beq.n	800671e <UART_SetConfig+0x1ba>
 80066f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80066f8:	d814      	bhi.n	8006724 <UART_SetConfig+0x1c0>
 80066fa:	2b80      	cmp	r3, #128	@ 0x80
 80066fc:	d009      	beq.n	8006712 <UART_SetConfig+0x1ae>
 80066fe:	2b80      	cmp	r3, #128	@ 0x80
 8006700:	d810      	bhi.n	8006724 <UART_SetConfig+0x1c0>
 8006702:	2b00      	cmp	r3, #0
 8006704:	d002      	beq.n	800670c <UART_SetConfig+0x1a8>
 8006706:	2b40      	cmp	r3, #64	@ 0x40
 8006708:	d006      	beq.n	8006718 <UART_SetConfig+0x1b4>
 800670a:	e00b      	b.n	8006724 <UART_SetConfig+0x1c0>
 800670c:	2300      	movs	r3, #0
 800670e:	77fb      	strb	r3, [r7, #31]
 8006710:	e0cc      	b.n	80068ac <UART_SetConfig+0x348>
 8006712:	2302      	movs	r3, #2
 8006714:	77fb      	strb	r3, [r7, #31]
 8006716:	e0c9      	b.n	80068ac <UART_SetConfig+0x348>
 8006718:	2304      	movs	r3, #4
 800671a:	77fb      	strb	r3, [r7, #31]
 800671c:	e0c6      	b.n	80068ac <UART_SetConfig+0x348>
 800671e:	2308      	movs	r3, #8
 8006720:	77fb      	strb	r3, [r7, #31]
 8006722:	e0c3      	b.n	80068ac <UART_SetConfig+0x348>
 8006724:	2310      	movs	r3, #16
 8006726:	77fb      	strb	r3, [r7, #31]
 8006728:	e0c0      	b.n	80068ac <UART_SetConfig+0x348>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a44      	ldr	r2, [pc, #272]	@ (8006840 <UART_SetConfig+0x2dc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d125      	bne.n	8006780 <UART_SetConfig+0x21c>
 8006734:	4b3e      	ldr	r3, [pc, #248]	@ (8006830 <UART_SetConfig+0x2cc>)
 8006736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800673a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800673e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006742:	d017      	beq.n	8006774 <UART_SetConfig+0x210>
 8006744:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006748:	d817      	bhi.n	800677a <UART_SetConfig+0x216>
 800674a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800674e:	d00b      	beq.n	8006768 <UART_SetConfig+0x204>
 8006750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006754:	d811      	bhi.n	800677a <UART_SetConfig+0x216>
 8006756:	2b00      	cmp	r3, #0
 8006758:	d003      	beq.n	8006762 <UART_SetConfig+0x1fe>
 800675a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800675e:	d006      	beq.n	800676e <UART_SetConfig+0x20a>
 8006760:	e00b      	b.n	800677a <UART_SetConfig+0x216>
 8006762:	2300      	movs	r3, #0
 8006764:	77fb      	strb	r3, [r7, #31]
 8006766:	e0a1      	b.n	80068ac <UART_SetConfig+0x348>
 8006768:	2302      	movs	r3, #2
 800676a:	77fb      	strb	r3, [r7, #31]
 800676c:	e09e      	b.n	80068ac <UART_SetConfig+0x348>
 800676e:	2304      	movs	r3, #4
 8006770:	77fb      	strb	r3, [r7, #31]
 8006772:	e09b      	b.n	80068ac <UART_SetConfig+0x348>
 8006774:	2308      	movs	r3, #8
 8006776:	77fb      	strb	r3, [r7, #31]
 8006778:	e098      	b.n	80068ac <UART_SetConfig+0x348>
 800677a:	2310      	movs	r3, #16
 800677c:	77fb      	strb	r3, [r7, #31]
 800677e:	e095      	b.n	80068ac <UART_SetConfig+0x348>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a2f      	ldr	r2, [pc, #188]	@ (8006844 <UART_SetConfig+0x2e0>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d125      	bne.n	80067d6 <UART_SetConfig+0x272>
 800678a:	4b29      	ldr	r3, [pc, #164]	@ (8006830 <UART_SetConfig+0x2cc>)
 800678c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006790:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006794:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006798:	d017      	beq.n	80067ca <UART_SetConfig+0x266>
 800679a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800679e:	d817      	bhi.n	80067d0 <UART_SetConfig+0x26c>
 80067a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067a4:	d00b      	beq.n	80067be <UART_SetConfig+0x25a>
 80067a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80067aa:	d811      	bhi.n	80067d0 <UART_SetConfig+0x26c>
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d003      	beq.n	80067b8 <UART_SetConfig+0x254>
 80067b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067b4:	d006      	beq.n	80067c4 <UART_SetConfig+0x260>
 80067b6:	e00b      	b.n	80067d0 <UART_SetConfig+0x26c>
 80067b8:	2301      	movs	r3, #1
 80067ba:	77fb      	strb	r3, [r7, #31]
 80067bc:	e076      	b.n	80068ac <UART_SetConfig+0x348>
 80067be:	2302      	movs	r3, #2
 80067c0:	77fb      	strb	r3, [r7, #31]
 80067c2:	e073      	b.n	80068ac <UART_SetConfig+0x348>
 80067c4:	2304      	movs	r3, #4
 80067c6:	77fb      	strb	r3, [r7, #31]
 80067c8:	e070      	b.n	80068ac <UART_SetConfig+0x348>
 80067ca:	2308      	movs	r3, #8
 80067cc:	77fb      	strb	r3, [r7, #31]
 80067ce:	e06d      	b.n	80068ac <UART_SetConfig+0x348>
 80067d0:	2310      	movs	r3, #16
 80067d2:	77fb      	strb	r3, [r7, #31]
 80067d4:	e06a      	b.n	80068ac <UART_SetConfig+0x348>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a1b      	ldr	r2, [pc, #108]	@ (8006848 <UART_SetConfig+0x2e4>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d138      	bne.n	8006852 <UART_SetConfig+0x2ee>
 80067e0:	4b13      	ldr	r3, [pc, #76]	@ (8006830 <UART_SetConfig+0x2cc>)
 80067e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80067e6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80067ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067ee:	d017      	beq.n	8006820 <UART_SetConfig+0x2bc>
 80067f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80067f4:	d82a      	bhi.n	800684c <UART_SetConfig+0x2e8>
 80067f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067fa:	d00b      	beq.n	8006814 <UART_SetConfig+0x2b0>
 80067fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006800:	d824      	bhi.n	800684c <UART_SetConfig+0x2e8>
 8006802:	2b00      	cmp	r3, #0
 8006804:	d003      	beq.n	800680e <UART_SetConfig+0x2aa>
 8006806:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800680a:	d006      	beq.n	800681a <UART_SetConfig+0x2b6>
 800680c:	e01e      	b.n	800684c <UART_SetConfig+0x2e8>
 800680e:	2300      	movs	r3, #0
 8006810:	77fb      	strb	r3, [r7, #31]
 8006812:	e04b      	b.n	80068ac <UART_SetConfig+0x348>
 8006814:	2302      	movs	r3, #2
 8006816:	77fb      	strb	r3, [r7, #31]
 8006818:	e048      	b.n	80068ac <UART_SetConfig+0x348>
 800681a:	2304      	movs	r3, #4
 800681c:	77fb      	strb	r3, [r7, #31]
 800681e:	e045      	b.n	80068ac <UART_SetConfig+0x348>
 8006820:	2308      	movs	r3, #8
 8006822:	77fb      	strb	r3, [r7, #31]
 8006824:	e042      	b.n	80068ac <UART_SetConfig+0x348>
 8006826:	bf00      	nop
 8006828:	efff69f3 	.word	0xefff69f3
 800682c:	40011000 	.word	0x40011000
 8006830:	40023800 	.word	0x40023800
 8006834:	40004400 	.word	0x40004400
 8006838:	40004800 	.word	0x40004800
 800683c:	40004c00 	.word	0x40004c00
 8006840:	40005000 	.word	0x40005000
 8006844:	40011400 	.word	0x40011400
 8006848:	40007800 	.word	0x40007800
 800684c:	2310      	movs	r3, #16
 800684e:	77fb      	strb	r3, [r7, #31]
 8006850:	e02c      	b.n	80068ac <UART_SetConfig+0x348>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4a72      	ldr	r2, [pc, #456]	@ (8006a20 <UART_SetConfig+0x4bc>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d125      	bne.n	80068a8 <UART_SetConfig+0x344>
 800685c:	4b71      	ldr	r3, [pc, #452]	@ (8006a24 <UART_SetConfig+0x4c0>)
 800685e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006862:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006866:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800686a:	d017      	beq.n	800689c <UART_SetConfig+0x338>
 800686c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006870:	d817      	bhi.n	80068a2 <UART_SetConfig+0x33e>
 8006872:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006876:	d00b      	beq.n	8006890 <UART_SetConfig+0x32c>
 8006878:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800687c:	d811      	bhi.n	80068a2 <UART_SetConfig+0x33e>
 800687e:	2b00      	cmp	r3, #0
 8006880:	d003      	beq.n	800688a <UART_SetConfig+0x326>
 8006882:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006886:	d006      	beq.n	8006896 <UART_SetConfig+0x332>
 8006888:	e00b      	b.n	80068a2 <UART_SetConfig+0x33e>
 800688a:	2300      	movs	r3, #0
 800688c:	77fb      	strb	r3, [r7, #31]
 800688e:	e00d      	b.n	80068ac <UART_SetConfig+0x348>
 8006890:	2302      	movs	r3, #2
 8006892:	77fb      	strb	r3, [r7, #31]
 8006894:	e00a      	b.n	80068ac <UART_SetConfig+0x348>
 8006896:	2304      	movs	r3, #4
 8006898:	77fb      	strb	r3, [r7, #31]
 800689a:	e007      	b.n	80068ac <UART_SetConfig+0x348>
 800689c:	2308      	movs	r3, #8
 800689e:	77fb      	strb	r3, [r7, #31]
 80068a0:	e004      	b.n	80068ac <UART_SetConfig+0x348>
 80068a2:	2310      	movs	r3, #16
 80068a4:	77fb      	strb	r3, [r7, #31]
 80068a6:	e001      	b.n	80068ac <UART_SetConfig+0x348>
 80068a8:	2310      	movs	r3, #16
 80068aa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	69db      	ldr	r3, [r3, #28]
 80068b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068b4:	d15b      	bne.n	800696e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80068b6:	7ffb      	ldrb	r3, [r7, #31]
 80068b8:	2b08      	cmp	r3, #8
 80068ba:	d828      	bhi.n	800690e <UART_SetConfig+0x3aa>
 80068bc:	a201      	add	r2, pc, #4	@ (adr r2, 80068c4 <UART_SetConfig+0x360>)
 80068be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c2:	bf00      	nop
 80068c4:	080068e9 	.word	0x080068e9
 80068c8:	080068f1 	.word	0x080068f1
 80068cc:	080068f9 	.word	0x080068f9
 80068d0:	0800690f 	.word	0x0800690f
 80068d4:	080068ff 	.word	0x080068ff
 80068d8:	0800690f 	.word	0x0800690f
 80068dc:	0800690f 	.word	0x0800690f
 80068e0:	0800690f 	.word	0x0800690f
 80068e4:	08006907 	.word	0x08006907
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80068e8:	f7fd fc3c 	bl	8004164 <HAL_RCC_GetPCLK1Freq>
 80068ec:	61b8      	str	r0, [r7, #24]
        break;
 80068ee:	e013      	b.n	8006918 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80068f0:	f7fd fc4c 	bl	800418c <HAL_RCC_GetPCLK2Freq>
 80068f4:	61b8      	str	r0, [r7, #24]
        break;
 80068f6:	e00f      	b.n	8006918 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068f8:	4b4b      	ldr	r3, [pc, #300]	@ (8006a28 <UART_SetConfig+0x4c4>)
 80068fa:	61bb      	str	r3, [r7, #24]
        break;
 80068fc:	e00c      	b.n	8006918 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068fe:	f7fd fb1f 	bl	8003f40 <HAL_RCC_GetSysClockFreq>
 8006902:	61b8      	str	r0, [r7, #24]
        break;
 8006904:	e008      	b.n	8006918 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006906:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800690a:	61bb      	str	r3, [r7, #24]
        break;
 800690c:	e004      	b.n	8006918 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800690e:	2300      	movs	r3, #0
 8006910:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	77bb      	strb	r3, [r7, #30]
        break;
 8006916:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006918:	69bb      	ldr	r3, [r7, #24]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d074      	beq.n	8006a08 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800691e:	69bb      	ldr	r3, [r7, #24]
 8006920:	005a      	lsls	r2, r3, #1
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	085b      	lsrs	r3, r3, #1
 8006928:	441a      	add	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006932:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	2b0f      	cmp	r3, #15
 8006938:	d916      	bls.n	8006968 <UART_SetConfig+0x404>
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006940:	d212      	bcs.n	8006968 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	b29b      	uxth	r3, r3
 8006946:	f023 030f 	bic.w	r3, r3, #15
 800694a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800694c:	693b      	ldr	r3, [r7, #16]
 800694e:	085b      	lsrs	r3, r3, #1
 8006950:	b29b      	uxth	r3, r3
 8006952:	f003 0307 	and.w	r3, r3, #7
 8006956:	b29a      	uxth	r2, r3
 8006958:	89fb      	ldrh	r3, [r7, #14]
 800695a:	4313      	orrs	r3, r2
 800695c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	89fa      	ldrh	r2, [r7, #14]
 8006964:	60da      	str	r2, [r3, #12]
 8006966:	e04f      	b.n	8006a08 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006968:	2301      	movs	r3, #1
 800696a:	77bb      	strb	r3, [r7, #30]
 800696c:	e04c      	b.n	8006a08 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800696e:	7ffb      	ldrb	r3, [r7, #31]
 8006970:	2b08      	cmp	r3, #8
 8006972:	d828      	bhi.n	80069c6 <UART_SetConfig+0x462>
 8006974:	a201      	add	r2, pc, #4	@ (adr r2, 800697c <UART_SetConfig+0x418>)
 8006976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800697a:	bf00      	nop
 800697c:	080069a1 	.word	0x080069a1
 8006980:	080069a9 	.word	0x080069a9
 8006984:	080069b1 	.word	0x080069b1
 8006988:	080069c7 	.word	0x080069c7
 800698c:	080069b7 	.word	0x080069b7
 8006990:	080069c7 	.word	0x080069c7
 8006994:	080069c7 	.word	0x080069c7
 8006998:	080069c7 	.word	0x080069c7
 800699c:	080069bf 	.word	0x080069bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80069a0:	f7fd fbe0 	bl	8004164 <HAL_RCC_GetPCLK1Freq>
 80069a4:	61b8      	str	r0, [r7, #24]
        break;
 80069a6:	e013      	b.n	80069d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80069a8:	f7fd fbf0 	bl	800418c <HAL_RCC_GetPCLK2Freq>
 80069ac:	61b8      	str	r0, [r7, #24]
        break;
 80069ae:	e00f      	b.n	80069d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80069b0:	4b1d      	ldr	r3, [pc, #116]	@ (8006a28 <UART_SetConfig+0x4c4>)
 80069b2:	61bb      	str	r3, [r7, #24]
        break;
 80069b4:	e00c      	b.n	80069d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80069b6:	f7fd fac3 	bl	8003f40 <HAL_RCC_GetSysClockFreq>
 80069ba:	61b8      	str	r0, [r7, #24]
        break;
 80069bc:	e008      	b.n	80069d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80069be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069c2:	61bb      	str	r3, [r7, #24]
        break;
 80069c4:	e004      	b.n	80069d0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80069c6:	2300      	movs	r3, #0
 80069c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80069ca:	2301      	movs	r3, #1
 80069cc:	77bb      	strb	r3, [r7, #30]
        break;
 80069ce:	bf00      	nop
    }

    if (pclk != 0U)
 80069d0:	69bb      	ldr	r3, [r7, #24]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d018      	beq.n	8006a08 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	085a      	lsrs	r2, r3, #1
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	441a      	add	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80069e8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	2b0f      	cmp	r3, #15
 80069ee:	d909      	bls.n	8006a04 <UART_SetConfig+0x4a0>
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069f6:	d205      	bcs.n	8006a04 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	b29a      	uxth	r2, r3
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	60da      	str	r2, [r3, #12]
 8006a02:	e001      	b.n	8006a08 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006a04:	2301      	movs	r3, #1
 8006a06:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006a14:	7fbb      	ldrb	r3, [r7, #30]
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3720      	adds	r7, #32
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	40007c00 	.word	0x40007c00
 8006a24:	40023800 	.word	0x40023800
 8006a28:	00f42400 	.word	0x00f42400

08006a2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a38:	f003 0308 	and.w	r3, r3, #8
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00a      	beq.n	8006a56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a5a:	f003 0301 	and.w	r3, r3, #1
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d00a      	beq.n	8006a78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	430a      	orrs	r2, r1
 8006a76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a7c:	f003 0302 	and.w	r3, r3, #2
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d00a      	beq.n	8006a9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9e:	f003 0304 	and.w	r3, r3, #4
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d00a      	beq.n	8006abc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	685b      	ldr	r3, [r3, #4]
 8006aac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	430a      	orrs	r2, r1
 8006aba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac0:	f003 0310 	and.w	r3, r3, #16
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00a      	beq.n	8006ade <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	430a      	orrs	r2, r1
 8006adc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae2:	f003 0320 	and.w	r3, r3, #32
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d00a      	beq.n	8006b00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	430a      	orrs	r2, r1
 8006afe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d01a      	beq.n	8006b42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	685b      	ldr	r3, [r3, #4]
 8006b12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	430a      	orrs	r2, r1
 8006b20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b2a:	d10a      	bne.n	8006b42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	430a      	orrs	r2, r1
 8006b40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d00a      	beq.n	8006b64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	430a      	orrs	r2, r1
 8006b62:	605a      	str	r2, [r3, #4]
  }
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b08c      	sub	sp, #48	@ 0x30
 8006b74:	af02      	add	r7, sp, #8
 8006b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006b80:	f7fb fe6e 	bl	8002860 <HAL_GetTick>
 8006b84:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 0308 	and.w	r3, r3, #8
 8006b90:	2b08      	cmp	r3, #8
 8006b92:	d12e      	bne.n	8006bf2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006b98:	9300      	str	r3, [sp, #0]
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	2200      	movs	r2, #0
 8006b9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f000 f83b 	bl	8006c1e <UART_WaitOnFlagUntilTimeout>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d021      	beq.n	8006bf2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	e853 3f00 	ldrex	r3, [r3]
 8006bba:	60fb      	str	r3, [r7, #12]
   return(result);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006bc2:	623b      	str	r3, [r7, #32]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	461a      	mov	r2, r3
 8006bca:	6a3b      	ldr	r3, [r7, #32]
 8006bcc:	61fb      	str	r3, [r7, #28]
 8006bce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bd0:	69b9      	ldr	r1, [r7, #24]
 8006bd2:	69fa      	ldr	r2, [r7, #28]
 8006bd4:	e841 2300 	strex	r3, r2, [r1]
 8006bd8:	617b      	str	r3, [r7, #20]
   return(result);
 8006bda:	697b      	ldr	r3, [r7, #20]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d1e6      	bne.n	8006bae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2220      	movs	r2, #32
 8006be4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e011      	b.n	8006c16 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2220      	movs	r2, #32
 8006bf6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2220      	movs	r2, #32
 8006bfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006c14:	2300      	movs	r3, #0
}
 8006c16:	4618      	mov	r0, r3
 8006c18:	3728      	adds	r7, #40	@ 0x28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b084      	sub	sp, #16
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	60f8      	str	r0, [r7, #12]
 8006c26:	60b9      	str	r1, [r7, #8]
 8006c28:	603b      	str	r3, [r7, #0]
 8006c2a:	4613      	mov	r3, r2
 8006c2c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c2e:	e04f      	b.n	8006cd0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c36:	d04b      	beq.n	8006cd0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c38:	f7fb fe12 	bl	8002860 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	69ba      	ldr	r2, [r7, #24]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d302      	bcc.n	8006c4e <UART_WaitOnFlagUntilTimeout+0x30>
 8006c48:	69bb      	ldr	r3, [r7, #24]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d101      	bne.n	8006c52 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e04e      	b.n	8006cf0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f003 0304 	and.w	r3, r3, #4
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d037      	beq.n	8006cd0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	2b80      	cmp	r3, #128	@ 0x80
 8006c64:	d034      	beq.n	8006cd0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	2b40      	cmp	r3, #64	@ 0x40
 8006c6a:	d031      	beq.n	8006cd0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	69db      	ldr	r3, [r3, #28]
 8006c72:	f003 0308 	and.w	r3, r3, #8
 8006c76:	2b08      	cmp	r3, #8
 8006c78:	d110      	bne.n	8006c9c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	2208      	movs	r2, #8
 8006c80:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c82:	68f8      	ldr	r0, [r7, #12]
 8006c84:	f000 f8fe 	bl	8006e84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2208      	movs	r2, #8
 8006c8c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e029      	b.n	8006cf0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ca6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006caa:	d111      	bne.n	8006cd0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006cb4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f000 f8e4 	bl	8006e84 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006ccc:	2303      	movs	r3, #3
 8006cce:	e00f      	b.n	8006cf0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	69da      	ldr	r2, [r3, #28]
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	4013      	ands	r3, r2
 8006cda:	68ba      	ldr	r2, [r7, #8]
 8006cdc:	429a      	cmp	r2, r3
 8006cde:	bf0c      	ite	eq
 8006ce0:	2301      	moveq	r3, #1
 8006ce2:	2300      	movne	r3, #0
 8006ce4:	b2db      	uxtb	r3, r3
 8006ce6:	461a      	mov	r2, r3
 8006ce8:	79fb      	ldrb	r3, [r7, #7]
 8006cea:	429a      	cmp	r2, r3
 8006cec:	d0a0      	beq.n	8006c30 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006cee:	2300      	movs	r3, #0
}
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	3710      	adds	r7, #16
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bd80      	pop	{r7, pc}

08006cf8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b097      	sub	sp, #92	@ 0x5c
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	60b9      	str	r1, [r7, #8]
 8006d02:	4613      	mov	r3, r2
 8006d04:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	68ba      	ldr	r2, [r7, #8]
 8006d0a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	88fa      	ldrh	r2, [r7, #6]
 8006d10:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	88fa      	ldrh	r2, [r7, #6]
 8006d18:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	689b      	ldr	r3, [r3, #8]
 8006d26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d2a:	d10e      	bne.n	8006d4a <UART_Start_Receive_IT+0x52>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	691b      	ldr	r3, [r3, #16]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d105      	bne.n	8006d40 <UART_Start_Receive_IT+0x48>
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006d3a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d3e:	e02d      	b.n	8006d9c <UART_Start_Receive_IT+0xa4>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	22ff      	movs	r2, #255	@ 0xff
 8006d44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d48:	e028      	b.n	8006d9c <UART_Start_Receive_IT+0xa4>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d10d      	bne.n	8006d6e <UART_Start_Receive_IT+0x76>
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	691b      	ldr	r3, [r3, #16]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d104      	bne.n	8006d64 <UART_Start_Receive_IT+0x6c>
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	22ff      	movs	r2, #255	@ 0xff
 8006d5e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d62:	e01b      	b.n	8006d9c <UART_Start_Receive_IT+0xa4>
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	227f      	movs	r2, #127	@ 0x7f
 8006d68:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d6c:	e016      	b.n	8006d9c <UART_Start_Receive_IT+0xa4>
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d76:	d10d      	bne.n	8006d94 <UART_Start_Receive_IT+0x9c>
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	691b      	ldr	r3, [r3, #16]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d104      	bne.n	8006d8a <UART_Start_Receive_IT+0x92>
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	227f      	movs	r2, #127	@ 0x7f
 8006d84:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d88:	e008      	b.n	8006d9c <UART_Start_Receive_IT+0xa4>
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	223f      	movs	r2, #63	@ 0x3f
 8006d8e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006d92:	e003      	b.n	8006d9c <UART_Start_Receive_IT+0xa4>
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	2222      	movs	r2, #34	@ 0x22
 8006da8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	3308      	adds	r3, #8
 8006db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006db6:	e853 3f00 	ldrex	r3, [r3]
 8006dba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dbe:	f043 0301 	orr.w	r3, r3, #1
 8006dc2:	657b      	str	r3, [r7, #84]	@ 0x54
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	3308      	adds	r3, #8
 8006dca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006dcc:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006dce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006dd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006dd4:	e841 2300 	strex	r3, r2, [r1]
 8006dd8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006dda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1e5      	bne.n	8006dac <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	689b      	ldr	r3, [r3, #8]
 8006de4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006de8:	d107      	bne.n	8006dfa <UART_Start_Receive_IT+0x102>
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d103      	bne.n	8006dfa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	4a21      	ldr	r2, [pc, #132]	@ (8006e7c <UART_Start_Receive_IT+0x184>)
 8006df6:	669a      	str	r2, [r3, #104]	@ 0x68
 8006df8:	e002      	b.n	8006e00 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4a20      	ldr	r2, [pc, #128]	@ (8006e80 <UART_Start_Receive_IT+0x188>)
 8006dfe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	691b      	ldr	r3, [r3, #16]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d019      	beq.n	8006e3c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e10:	e853 3f00 	ldrex	r3, [r3]
 8006e14:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e18:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006e1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e28:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e2a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006e2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006e2e:	e841 2300 	strex	r3, r2, [r1]
 8006e32:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d1e6      	bne.n	8006e08 <UART_Start_Receive_IT+0x110>
 8006e3a:	e018      	b.n	8006e6e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	e853 3f00 	ldrex	r3, [r3]
 8006e48:	613b      	str	r3, [r7, #16]
   return(result);
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	f043 0320 	orr.w	r3, r3, #32
 8006e50:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	461a      	mov	r2, r3
 8006e58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e5a:	623b      	str	r3, [r7, #32]
 8006e5c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e5e:	69f9      	ldr	r1, [r7, #28]
 8006e60:	6a3a      	ldr	r2, [r7, #32]
 8006e62:	e841 2300 	strex	r3, r2, [r1]
 8006e66:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d1e6      	bne.n	8006e3c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8006e6e:	2300      	movs	r3, #0
}
 8006e70:	4618      	mov	r0, r3
 8006e72:	375c      	adds	r7, #92	@ 0x5c
 8006e74:	46bd      	mov	sp, r7
 8006e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7a:	4770      	bx	lr
 8006e7c:	0800716d 	.word	0x0800716d
 8006e80:	08006fc5 	.word	0x08006fc5

08006e84 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b095      	sub	sp, #84	@ 0x54
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e94:	e853 3f00 	ldrex	r3, [r3]
 8006e98:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006e9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006ea0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006eaa:	643b      	str	r3, [r7, #64]	@ 0x40
 8006eac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006eb0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006eb2:	e841 2300 	strex	r3, r2, [r1]
 8006eb6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006eb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d1e6      	bne.n	8006e8c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	3308      	adds	r3, #8
 8006ec4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec6:	6a3b      	ldr	r3, [r7, #32]
 8006ec8:	e853 3f00 	ldrex	r3, [r3]
 8006ecc:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ece:	69fb      	ldr	r3, [r7, #28]
 8006ed0:	f023 0301 	bic.w	r3, r3, #1
 8006ed4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	3308      	adds	r3, #8
 8006edc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006ede:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006ee0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ee4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e5      	bne.n	8006ebe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d118      	bne.n	8006f2c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	e853 3f00 	ldrex	r3, [r3]
 8006f06:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f023 0310 	bic.w	r3, r3, #16
 8006f0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	461a      	mov	r2, r3
 8006f16:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f18:	61bb      	str	r3, [r7, #24]
 8006f1a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f1c:	6979      	ldr	r1, [r7, #20]
 8006f1e:	69ba      	ldr	r2, [r7, #24]
 8006f20:	e841 2300 	strex	r3, r2, [r1]
 8006f24:	613b      	str	r3, [r7, #16]
   return(result);
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d1e6      	bne.n	8006efa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2220      	movs	r2, #32
 8006f30:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006f40:	bf00      	nop
 8006f42:	3754      	adds	r7, #84	@ 0x54
 8006f44:	46bd      	mov	sp, r7
 8006f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4a:	4770      	bx	lr

08006f4c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f7ff fae8 	bl	8006538 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f68:	bf00      	nop
 8006f6a:	3710      	adds	r7, #16
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b088      	sub	sp, #32
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	e853 3f00 	ldrex	r3, [r3]
 8006f84:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f8c:	61fb      	str	r3, [r7, #28]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	461a      	mov	r2, r3
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	61bb      	str	r3, [r7, #24]
 8006f98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f9a:	6979      	ldr	r1, [r7, #20]
 8006f9c:	69ba      	ldr	r2, [r7, #24]
 8006f9e:	e841 2300 	strex	r3, r2, [r1]
 8006fa2:	613b      	str	r3, [r7, #16]
   return(result);
 8006fa4:	693b      	ldr	r3, [r7, #16]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1e6      	bne.n	8006f78 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	2220      	movs	r2, #32
 8006fae:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7ff fab4 	bl	8006524 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006fbc:	bf00      	nop
 8006fbe:	3720      	adds	r7, #32
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}

08006fc4 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b09c      	sub	sp, #112	@ 0x70
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006fd2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006fdc:	2b22      	cmp	r3, #34	@ 0x22
 8006fde:	f040 80b9 	bne.w	8007154 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fe8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006fec:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006ff0:	b2d9      	uxtb	r1, r3
 8006ff2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ffc:	400a      	ands	r2, r1
 8006ffe:	b2d2      	uxtb	r2, r2
 8007000:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007006:	1c5a      	adds	r2, r3, #1
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007012:	b29b      	uxth	r3, r3
 8007014:	3b01      	subs	r3, #1
 8007016:	b29a      	uxth	r2, r3
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007024:	b29b      	uxth	r3, r3
 8007026:	2b00      	cmp	r3, #0
 8007028:	f040 809c 	bne.w	8007164 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007032:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007034:	e853 3f00 	ldrex	r3, [r3]
 8007038:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800703a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800703c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007040:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	461a      	mov	r2, r3
 8007048:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800704a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800704c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800704e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007050:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007052:	e841 2300 	strex	r3, r2, [r1]
 8007056:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007058:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1e6      	bne.n	800702c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	3308      	adds	r3, #8
 8007064:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007068:	e853 3f00 	ldrex	r3, [r3]
 800706c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800706e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007070:	f023 0301 	bic.w	r3, r3, #1
 8007074:	667b      	str	r3, [r7, #100]	@ 0x64
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	3308      	adds	r3, #8
 800707c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800707e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007080:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007082:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007084:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007086:	e841 2300 	strex	r3, r2, [r1]
 800708a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800708c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800708e:	2b00      	cmp	r3, #0
 8007090:	d1e5      	bne.n	800705e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2220      	movs	r2, #32
 8007096:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2200      	movs	r2, #0
 800709e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d018      	beq.n	80070e6 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070bc:	e853 3f00 	ldrex	r3, [r3]
 80070c0:	623b      	str	r3, [r7, #32]
   return(result);
 80070c2:	6a3b      	ldr	r3, [r7, #32]
 80070c4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	461a      	mov	r2, r3
 80070d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80070d4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070da:	e841 2300 	strex	r3, r2, [r1]
 80070de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80070e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d1e6      	bne.n	80070b4 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070ea:	2b01      	cmp	r3, #1
 80070ec:	d12e      	bne.n	800714c <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2200      	movs	r2, #0
 80070f2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070fa:	693b      	ldr	r3, [r7, #16]
 80070fc:	e853 3f00 	ldrex	r3, [r3]
 8007100:	60fb      	str	r3, [r7, #12]
   return(result);
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	f023 0310 	bic.w	r3, r3, #16
 8007108:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	461a      	mov	r2, r3
 8007110:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007112:	61fb      	str	r3, [r7, #28]
 8007114:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007116:	69b9      	ldr	r1, [r7, #24]
 8007118:	69fa      	ldr	r2, [r7, #28]
 800711a:	e841 2300 	strex	r3, r2, [r1]
 800711e:	617b      	str	r3, [r7, #20]
   return(result);
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1e6      	bne.n	80070f4 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	69db      	ldr	r3, [r3, #28]
 800712c:	f003 0310 	and.w	r3, r3, #16
 8007130:	2b10      	cmp	r3, #16
 8007132:	d103      	bne.n	800713c <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	2210      	movs	r2, #16
 800713a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007142:	4619      	mov	r1, r3
 8007144:	6878      	ldr	r0, [r7, #4]
 8007146:	f7ff fa01 	bl	800654c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800714a:	e00b      	b.n	8007164 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f7f9 fe0d 	bl	8000d6c <HAL_UART_RxCpltCallback>
}
 8007152:	e007      	b.n	8007164 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	699a      	ldr	r2, [r3, #24]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f042 0208 	orr.w	r2, r2, #8
 8007162:	619a      	str	r2, [r3, #24]
}
 8007164:	bf00      	nop
 8007166:	3770      	adds	r7, #112	@ 0x70
 8007168:	46bd      	mov	sp, r7
 800716a:	bd80      	pop	{r7, pc}

0800716c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b09c      	sub	sp, #112	@ 0x70
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800717a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007184:	2b22      	cmp	r3, #34	@ 0x22
 8007186:	f040 80b9 	bne.w	80072fc <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007190:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007198:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800719a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800719e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80071a2:	4013      	ands	r3, r2
 80071a4:	b29a      	uxth	r2, r3
 80071a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80071a8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ae:	1c9a      	adds	r2, r3, #2
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	3b01      	subs	r3, #1
 80071be:	b29a      	uxth	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	f040 809c 	bne.w	800730c <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071dc:	e853 3f00 	ldrex	r3, [r3]
 80071e0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80071e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80071e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80071e8:	667b      	str	r3, [r7, #100]	@ 0x64
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	461a      	mov	r2, r3
 80071f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80071f4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80071f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80071fa:	e841 2300 	strex	r3, r2, [r1]
 80071fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007200:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007202:	2b00      	cmp	r3, #0
 8007204:	d1e6      	bne.n	80071d4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	3308      	adds	r3, #8
 800720c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800720e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007210:	e853 3f00 	ldrex	r3, [r3]
 8007214:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007218:	f023 0301 	bic.w	r3, r3, #1
 800721c:	663b      	str	r3, [r7, #96]	@ 0x60
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	3308      	adds	r3, #8
 8007224:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007226:	643a      	str	r2, [r7, #64]	@ 0x40
 8007228:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800722a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800722c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800722e:	e841 2300 	strex	r3, r2, [r1]
 8007232:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1e5      	bne.n	8007206 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2220      	movs	r2, #32
 800723e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2200      	movs	r2, #0
 800724c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007258:	2b00      	cmp	r3, #0
 800725a:	d018      	beq.n	800728e <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007262:	6a3b      	ldr	r3, [r7, #32]
 8007264:	e853 3f00 	ldrex	r3, [r3]
 8007268:	61fb      	str	r3, [r7, #28]
   return(result);
 800726a:	69fb      	ldr	r3, [r7, #28]
 800726c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007270:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	461a      	mov	r2, r3
 8007278:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800727a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800727c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007280:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007282:	e841 2300 	strex	r3, r2, [r1]
 8007286:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1e6      	bne.n	800725c <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007292:	2b01      	cmp	r3, #1
 8007294:	d12e      	bne.n	80072f4 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	e853 3f00 	ldrex	r3, [r3]
 80072a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80072aa:	68bb      	ldr	r3, [r7, #8]
 80072ac:	f023 0310 	bic.w	r3, r3, #16
 80072b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	461a      	mov	r2, r3
 80072b8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80072ba:	61bb      	str	r3, [r7, #24]
 80072bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072be:	6979      	ldr	r1, [r7, #20]
 80072c0:	69ba      	ldr	r2, [r7, #24]
 80072c2:	e841 2300 	strex	r3, r2, [r1]
 80072c6:	613b      	str	r3, [r7, #16]
   return(result);
 80072c8:	693b      	ldr	r3, [r7, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d1e6      	bne.n	800729c <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	69db      	ldr	r3, [r3, #28]
 80072d4:	f003 0310 	and.w	r3, r3, #16
 80072d8:	2b10      	cmp	r3, #16
 80072da:	d103      	bne.n	80072e4 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	2210      	movs	r2, #16
 80072e2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80072ea:	4619      	mov	r1, r3
 80072ec:	6878      	ldr	r0, [r7, #4]
 80072ee:	f7ff f92d 	bl	800654c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80072f2:	e00b      	b.n	800730c <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f7f9 fd39 	bl	8000d6c <HAL_UART_RxCpltCallback>
}
 80072fa:	e007      	b.n	800730c <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	699a      	ldr	r2, [r3, #24]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f042 0208 	orr.w	r2, r2, #8
 800730a:	619a      	str	r2, [r3, #24]
}
 800730c:	bf00      	nop
 800730e:	3770      	adds	r7, #112	@ 0x70
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007314:	b084      	sub	sp, #16
 8007316:	b580      	push	{r7, lr}
 8007318:	b084      	sub	sp, #16
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
 800731e:	f107 001c 	add.w	r0, r7, #28
 8007322:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007326:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800732a:	2b01      	cmp	r3, #1
 800732c:	d127      	bne.n	800737e <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007332:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	68da      	ldr	r2, [r3, #12]
 800733e:	4b3a      	ldr	r3, [pc, #232]	@ (8007428 <USB_CoreInit+0x114>)
 8007340:	4013      	ands	r3, r2
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	68db      	ldr	r3, [r3, #12]
 800734a:	f043 0210 	orr.w	r2, r3, #16
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800735e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007362:	2b01      	cmp	r3, #1
 8007364:	d105      	bne.n	8007372 <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 fad0 	bl	8007918 <USB_CoreReset>
 8007378:	4603      	mov	r3, r0
 800737a:	73fb      	strb	r3, [r7, #15]
 800737c:	e03c      	b.n	80073f8 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800737e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007382:	2b03      	cmp	r3, #3
 8007384:	d127      	bne.n	80073d6 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800738a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	68da      	ldr	r2, [r3, #12]
 8007396:	4b24      	ldr	r3, [pc, #144]	@ (8007428 <USB_CoreInit+0x114>)
 8007398:	4013      	ands	r3, r2
 800739a:	687a      	ldr	r2, [r7, #4]
 800739c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	68db      	ldr	r3, [r3, #12]
 80073ae:	f023 0210 	bic.w	r2, r3, #16
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 80073b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d105      	bne.n	80073ca <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80073ca:	6878      	ldr	r0, [r7, #4]
 80073cc:	f000 faa4 	bl	8007918 <USB_CoreReset>
 80073d0:	4603      	mov	r3, r0
 80073d2:	73fb      	strb	r3, [r7, #15]
 80073d4:	e010      	b.n	80073f8 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f000 fa98 	bl	8007918 <USB_CoreReset>
 80073e8:	4603      	mov	r3, r0
 80073ea:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 80073f8:	7fbb      	ldrb	r3, [r7, #30]
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d10b      	bne.n	8007416 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	f043 0206 	orr.w	r2, r3, #6
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f043 0220 	orr.w	r2, r3, #32
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007416:	7bfb      	ldrb	r3, [r7, #15]
}
 8007418:	4618      	mov	r0, r3
 800741a:	3710      	adds	r7, #16
 800741c:	46bd      	mov	sp, r7
 800741e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007422:	b004      	add	sp, #16
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	ffbdffbf 	.word	0xffbdffbf

0800742c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f023 0201 	bic.w	r2, r3, #1
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007440:	2300      	movs	r3, #0
}
 8007442:	4618      	mov	r0, r3
 8007444:	370c      	adds	r7, #12
 8007446:	46bd      	mov	sp, r7
 8007448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744c:	4770      	bx	lr

0800744e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800744e:	b580      	push	{r7, lr}
 8007450:	b084      	sub	sp, #16
 8007452:	af00      	add	r7, sp, #0
 8007454:	6078      	str	r0, [r7, #4]
 8007456:	460b      	mov	r3, r1
 8007458:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800745a:	2300      	movs	r3, #0
 800745c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	68db      	ldr	r3, [r3, #12]
 8007462:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800746a:	78fb      	ldrb	r3, [r7, #3]
 800746c:	2b01      	cmp	r3, #1
 800746e:	d115      	bne.n	800749c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	68db      	ldr	r3, [r3, #12]
 8007474:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800747c:	200a      	movs	r0, #10
 800747e:	f7fb f9fb 	bl	8002878 <HAL_Delay>
      ms += 10U;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	330a      	adds	r3, #10
 8007486:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007488:	6878      	ldr	r0, [r7, #4]
 800748a:	f000 fa37 	bl	80078fc <USB_GetMode>
 800748e:	4603      	mov	r3, r0
 8007490:	2b01      	cmp	r3, #1
 8007492:	d01e      	beq.n	80074d2 <USB_SetCurrentMode+0x84>
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2bc7      	cmp	r3, #199	@ 0xc7
 8007498:	d9f0      	bls.n	800747c <USB_SetCurrentMode+0x2e>
 800749a:	e01a      	b.n	80074d2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800749c:	78fb      	ldrb	r3, [r7, #3]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d115      	bne.n	80074ce <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80074ae:	200a      	movs	r0, #10
 80074b0:	f7fb f9e2 	bl	8002878 <HAL_Delay>
      ms += 10U;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	330a      	adds	r3, #10
 80074b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80074ba:	6878      	ldr	r0, [r7, #4]
 80074bc:	f000 fa1e 	bl	80078fc <USB_GetMode>
 80074c0:	4603      	mov	r3, r0
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d005      	beq.n	80074d2 <USB_SetCurrentMode+0x84>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80074ca:	d9f0      	bls.n	80074ae <USB_SetCurrentMode+0x60>
 80074cc:	e001      	b.n	80074d2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80074ce:	2301      	movs	r3, #1
 80074d0:	e005      	b.n	80074de <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	2bc8      	cmp	r3, #200	@ 0xc8
 80074d6:	d101      	bne.n	80074dc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80074d8:	2301      	movs	r3, #1
 80074da:	e000      	b.n	80074de <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80074dc:	2300      	movs	r3, #0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3710      	adds	r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80074e8:	b084      	sub	sp, #16
 80074ea:	b580      	push	{r7, lr}
 80074ec:	b086      	sub	sp, #24
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80074f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80074fa:	2300      	movs	r3, #0
 80074fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007502:	2300      	movs	r3, #0
 8007504:	613b      	str	r3, [r7, #16]
 8007506:	e009      	b.n	800751c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007508:	687a      	ldr	r2, [r7, #4]
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	3340      	adds	r3, #64	@ 0x40
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4413      	add	r3, r2
 8007512:	2200      	movs	r2, #0
 8007514:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	3301      	adds	r3, #1
 800751a:	613b      	str	r3, [r7, #16]
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	2b0e      	cmp	r3, #14
 8007520:	d9f2      	bls.n	8007508 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007522:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007526:	2b00      	cmp	r3, #0
 8007528:	d11c      	bne.n	8007564 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	68fa      	ldr	r2, [r7, #12]
 8007534:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007538:	f043 0302 	orr.w	r3, r3, #2
 800753c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007542:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	601a      	str	r2, [r3, #0]
 8007562:	e005      	b.n	8007570 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007568:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007576:	461a      	mov	r2, r3
 8007578:	2300      	movs	r3, #0
 800757a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800757c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007580:	2b01      	cmp	r3, #1
 8007582:	d10d      	bne.n	80075a0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007584:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007588:	2b00      	cmp	r3, #0
 800758a:	d104      	bne.n	8007596 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800758c:	2100      	movs	r1, #0
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 f97a 	bl	8007888 <USB_SetDevSpeed>
 8007594:	e01a      	b.n	80075cc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007596:	2101      	movs	r1, #1
 8007598:	6878      	ldr	r0, [r7, #4]
 800759a:	f000 f975 	bl	8007888 <USB_SetDevSpeed>
 800759e:	e015      	b.n	80075cc <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80075a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80075a4:	2b03      	cmp	r3, #3
 80075a6:	d10d      	bne.n	80075c4 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80075a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d104      	bne.n	80075ba <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80075b0:	2100      	movs	r1, #0
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 f968 	bl	8007888 <USB_SetDevSpeed>
 80075b8:	e008      	b.n	80075cc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80075ba:	2101      	movs	r1, #1
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f000 f963 	bl	8007888 <USB_SetDevSpeed>
 80075c2:	e003      	b.n	80075cc <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80075c4:	2103      	movs	r1, #3
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f000 f95e 	bl	8007888 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80075cc:	2110      	movs	r1, #16
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 f8fa 	bl	80077c8 <USB_FlushTxFifo>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d001      	beq.n	80075de <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80075de:	6878      	ldr	r0, [r7, #4]
 80075e0:	f000 f924 	bl	800782c <USB_FlushRxFifo>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075f4:	461a      	mov	r2, r3
 80075f6:	2300      	movs	r3, #0
 80075f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007600:	461a      	mov	r2, r3
 8007602:	2300      	movs	r3, #0
 8007604:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800760c:	461a      	mov	r2, r3
 800760e:	2300      	movs	r3, #0
 8007610:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007612:	2300      	movs	r3, #0
 8007614:	613b      	str	r3, [r7, #16]
 8007616:	e043      	b.n	80076a0 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	015a      	lsls	r2, r3, #5
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	4413      	add	r3, r2
 8007620:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800762a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800762e:	d118      	bne.n	8007662 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d10a      	bne.n	800764c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007636:	693b      	ldr	r3, [r7, #16]
 8007638:	015a      	lsls	r2, r3, #5
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	4413      	add	r3, r2
 800763e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007642:	461a      	mov	r2, r3
 8007644:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007648:	6013      	str	r3, [r2, #0]
 800764a:	e013      	b.n	8007674 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	015a      	lsls	r2, r3, #5
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4413      	add	r3, r2
 8007654:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007658:	461a      	mov	r2, r3
 800765a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	e008      	b.n	8007674 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007662:	693b      	ldr	r3, [r7, #16]
 8007664:	015a      	lsls	r2, r3, #5
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	4413      	add	r3, r2
 800766a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800766e:	461a      	mov	r2, r3
 8007670:	2300      	movs	r3, #0
 8007672:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	015a      	lsls	r2, r3, #5
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	4413      	add	r3, r2
 800767c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007680:	461a      	mov	r2, r3
 8007682:	2300      	movs	r3, #0
 8007684:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	015a      	lsls	r2, r3, #5
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	4413      	add	r3, r2
 800768e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007692:	461a      	mov	r2, r3
 8007694:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007698:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800769a:	693b      	ldr	r3, [r7, #16]
 800769c:	3301      	adds	r3, #1
 800769e:	613b      	str	r3, [r7, #16]
 80076a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80076a4:	461a      	mov	r2, r3
 80076a6:	693b      	ldr	r3, [r7, #16]
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d3b5      	bcc.n	8007618 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80076ac:	2300      	movs	r3, #0
 80076ae:	613b      	str	r3, [r7, #16]
 80076b0:	e043      	b.n	800773a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	015a      	lsls	r2, r3, #5
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	4413      	add	r3, r2
 80076ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80076c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80076c8:	d118      	bne.n	80076fc <USB_DevInit+0x214>
    {
      if (i == 0U)
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d10a      	bne.n	80076e6 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	015a      	lsls	r2, r3, #5
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	4413      	add	r3, r2
 80076d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076dc:	461a      	mov	r2, r3
 80076de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80076e2:	6013      	str	r3, [r2, #0]
 80076e4:	e013      	b.n	800770e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	015a      	lsls	r2, r3, #5
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	4413      	add	r3, r2
 80076ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076f2:	461a      	mov	r2, r3
 80076f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80076f8:	6013      	str	r3, [r2, #0]
 80076fa:	e008      	b.n	800770e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	015a      	lsls	r2, r3, #5
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	4413      	add	r3, r2
 8007704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007708:	461a      	mov	r2, r3
 800770a:	2300      	movs	r3, #0
 800770c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800770e:	693b      	ldr	r3, [r7, #16]
 8007710:	015a      	lsls	r2, r3, #5
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	4413      	add	r3, r2
 8007716:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800771a:	461a      	mov	r2, r3
 800771c:	2300      	movs	r3, #0
 800771e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	015a      	lsls	r2, r3, #5
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	4413      	add	r3, r2
 8007728:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800772c:	461a      	mov	r2, r3
 800772e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007732:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	3301      	adds	r3, #1
 8007738:	613b      	str	r3, [r7, #16]
 800773a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800773e:	461a      	mov	r2, r3
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	4293      	cmp	r3, r2
 8007744:	d3b5      	bcc.n	80076b2 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800774c:	691b      	ldr	r3, [r3, #16]
 800774e:	68fa      	ldr	r2, [r7, #12]
 8007750:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007754:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007758:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007766:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007768:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800776c:	2b00      	cmp	r3, #0
 800776e:	d105      	bne.n	800777c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	f043 0210 	orr.w	r2, r3, #16
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	699a      	ldr	r2, [r3, #24]
 8007780:	4b0f      	ldr	r3, [pc, #60]	@ (80077c0 <USB_DevInit+0x2d8>)
 8007782:	4313      	orrs	r3, r2
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007788:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800778c:	2b00      	cmp	r3, #0
 800778e:	d005      	beq.n	800779c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	699b      	ldr	r3, [r3, #24]
 8007794:	f043 0208 	orr.w	r2, r3, #8
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800779c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d105      	bne.n	80077b0 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	699a      	ldr	r2, [r3, #24]
 80077a8:	4b06      	ldr	r3, [pc, #24]	@ (80077c4 <USB_DevInit+0x2dc>)
 80077aa:	4313      	orrs	r3, r2
 80077ac:	687a      	ldr	r2, [r7, #4]
 80077ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80077b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80077b2:	4618      	mov	r0, r3
 80077b4:	3718      	adds	r7, #24
 80077b6:	46bd      	mov	sp, r7
 80077b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80077bc:	b004      	add	sp, #16
 80077be:	4770      	bx	lr
 80077c0:	803c3800 	.word	0x803c3800
 80077c4:	40000004 	.word	0x40000004

080077c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b085      	sub	sp, #20
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80077d2:	2300      	movs	r3, #0
 80077d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	3301      	adds	r3, #1
 80077da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80077e2:	d901      	bls.n	80077e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80077e4:	2303      	movs	r3, #3
 80077e6:	e01b      	b.n	8007820 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	691b      	ldr	r3, [r3, #16]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	daf2      	bge.n	80077d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80077f0:	2300      	movs	r3, #0
 80077f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	019b      	lsls	r3, r3, #6
 80077f8:	f043 0220 	orr.w	r2, r3, #32
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	3301      	adds	r3, #1
 8007804:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800780c:	d901      	bls.n	8007812 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800780e:	2303      	movs	r3, #3
 8007810:	e006      	b.n	8007820 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	691b      	ldr	r3, [r3, #16]
 8007816:	f003 0320 	and.w	r3, r3, #32
 800781a:	2b20      	cmp	r3, #32
 800781c:	d0f0      	beq.n	8007800 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007834:	2300      	movs	r3, #0
 8007836:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	3301      	adds	r3, #1
 800783c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007844:	d901      	bls.n	800784a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e018      	b.n	800787c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	2b00      	cmp	r3, #0
 8007850:	daf2      	bge.n	8007838 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007852:	2300      	movs	r3, #0
 8007854:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2210      	movs	r2, #16
 800785a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	3301      	adds	r3, #1
 8007860:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007868:	d901      	bls.n	800786e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e006      	b.n	800787c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	f003 0310 	and.w	r3, r3, #16
 8007876:	2b10      	cmp	r3, #16
 8007878:	d0f0      	beq.n	800785c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800787a:	2300      	movs	r3, #0
}
 800787c:	4618      	mov	r0, r3
 800787e:	3714      	adds	r7, #20
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007888:	b480      	push	{r7}
 800788a:	b085      	sub	sp, #20
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	460b      	mov	r3, r1
 8007892:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	78fb      	ldrb	r3, [r7, #3]
 80078a2:	68f9      	ldr	r1, [r7, #12]
 80078a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078a8:	4313      	orrs	r3, r2
 80078aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80078ac:	2300      	movs	r3, #0
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3714      	adds	r7, #20
 80078b2:	46bd      	mov	sp, r7
 80078b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b8:	4770      	bx	lr

080078ba <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80078ba:	b480      	push	{r7}
 80078bc:	b085      	sub	sp, #20
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68fa      	ldr	r2, [r7, #12]
 80078d0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80078d4:	f023 0303 	bic.w	r3, r3, #3
 80078d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	68fa      	ldr	r2, [r7, #12]
 80078e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80078e8:	f043 0302 	orr.w	r3, r3, #2
 80078ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80078ee:	2300      	movs	r3, #0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3714      	adds	r7, #20
 80078f4:	46bd      	mov	sp, r7
 80078f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fa:	4770      	bx	lr

080078fc <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	695b      	ldr	r3, [r3, #20]
 8007908:	f003 0301 	and.w	r3, r3, #1
}
 800790c:	4618      	mov	r0, r3
 800790e:	370c      	adds	r7, #12
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007918:	b480      	push	{r7}
 800791a:	b085      	sub	sp, #20
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007920:	2300      	movs	r3, #0
 8007922:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	3301      	adds	r3, #1
 8007928:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007930:	d901      	bls.n	8007936 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007932:	2303      	movs	r3, #3
 8007934:	e022      	b.n	800797c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	691b      	ldr	r3, [r3, #16]
 800793a:	2b00      	cmp	r3, #0
 800793c:	daf2      	bge.n	8007924 <USB_CoreReset+0xc>

  count = 10U;
 800793e:	230a      	movs	r3, #10
 8007940:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8007942:	e002      	b.n	800794a <USB_CoreReset+0x32>
  {
    count--;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	3b01      	subs	r3, #1
 8007948:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d1f9      	bne.n	8007944 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	691b      	ldr	r3, [r3, #16]
 8007954:	f043 0201 	orr.w	r2, r3, #1
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	3301      	adds	r3, #1
 8007960:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007968:	d901      	bls.n	800796e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800796a:	2303      	movs	r3, #3
 800796c:	e006      	b.n	800797c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	f003 0301 	and.w	r3, r3, #1
 8007976:	2b01      	cmp	r3, #1
 8007978:	d0f0      	beq.n	800795c <USB_CoreReset+0x44>

  return HAL_OK;
 800797a:	2300      	movs	r3, #0
}
 800797c:	4618      	mov	r0, r3
 800797e:	3714      	adds	r7, #20
 8007980:	46bd      	mov	sp, r7
 8007982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007986:	4770      	bx	lr

08007988 <siprintf>:
 8007988:	b40e      	push	{r1, r2, r3}
 800798a:	b510      	push	{r4, lr}
 800798c:	b09d      	sub	sp, #116	@ 0x74
 800798e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007990:	9002      	str	r0, [sp, #8]
 8007992:	9006      	str	r0, [sp, #24]
 8007994:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007998:	480a      	ldr	r0, [pc, #40]	@ (80079c4 <siprintf+0x3c>)
 800799a:	9107      	str	r1, [sp, #28]
 800799c:	9104      	str	r1, [sp, #16]
 800799e:	490a      	ldr	r1, [pc, #40]	@ (80079c8 <siprintf+0x40>)
 80079a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80079a4:	9105      	str	r1, [sp, #20]
 80079a6:	2400      	movs	r4, #0
 80079a8:	a902      	add	r1, sp, #8
 80079aa:	6800      	ldr	r0, [r0, #0]
 80079ac:	9301      	str	r3, [sp, #4]
 80079ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80079b0:	f000 f9c2 	bl	8007d38 <_svfiprintf_r>
 80079b4:	9b02      	ldr	r3, [sp, #8]
 80079b6:	701c      	strb	r4, [r3, #0]
 80079b8:	b01d      	add	sp, #116	@ 0x74
 80079ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079be:	b003      	add	sp, #12
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	20000018 	.word	0x20000018
 80079c8:	ffff0208 	.word	0xffff0208

080079cc <siscanf>:
 80079cc:	b40e      	push	{r1, r2, r3}
 80079ce:	b570      	push	{r4, r5, r6, lr}
 80079d0:	b09d      	sub	sp, #116	@ 0x74
 80079d2:	ac21      	add	r4, sp, #132	@ 0x84
 80079d4:	2500      	movs	r5, #0
 80079d6:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80079da:	f854 6b04 	ldr.w	r6, [r4], #4
 80079de:	f8ad 2014 	strh.w	r2, [sp, #20]
 80079e2:	951b      	str	r5, [sp, #108]	@ 0x6c
 80079e4:	9002      	str	r0, [sp, #8]
 80079e6:	9006      	str	r0, [sp, #24]
 80079e8:	f7f8 fc24 	bl	8000234 <strlen>
 80079ec:	4b0b      	ldr	r3, [pc, #44]	@ (8007a1c <siscanf+0x50>)
 80079ee:	9003      	str	r0, [sp, #12]
 80079f0:	9007      	str	r0, [sp, #28]
 80079f2:	480b      	ldr	r0, [pc, #44]	@ (8007a20 <siscanf+0x54>)
 80079f4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80079fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80079fe:	4632      	mov	r2, r6
 8007a00:	4623      	mov	r3, r4
 8007a02:	a902      	add	r1, sp, #8
 8007a04:	6800      	ldr	r0, [r0, #0]
 8007a06:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007a08:	9514      	str	r5, [sp, #80]	@ 0x50
 8007a0a:	9401      	str	r4, [sp, #4]
 8007a0c:	f000 faea 	bl	8007fe4 <__ssvfiscanf_r>
 8007a10:	b01d      	add	sp, #116	@ 0x74
 8007a12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007a16:	b003      	add	sp, #12
 8007a18:	4770      	bx	lr
 8007a1a:	bf00      	nop
 8007a1c:	08007a25 	.word	0x08007a25
 8007a20:	20000018 	.word	0x20000018

08007a24 <__seofread>:
 8007a24:	2000      	movs	r0, #0
 8007a26:	4770      	bx	lr

08007a28 <memset>:
 8007a28:	4402      	add	r2, r0
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d100      	bne.n	8007a32 <memset+0xa>
 8007a30:	4770      	bx	lr
 8007a32:	f803 1b01 	strb.w	r1, [r3], #1
 8007a36:	e7f9      	b.n	8007a2c <memset+0x4>

08007a38 <__errno>:
 8007a38:	4b01      	ldr	r3, [pc, #4]	@ (8007a40 <__errno+0x8>)
 8007a3a:	6818      	ldr	r0, [r3, #0]
 8007a3c:	4770      	bx	lr
 8007a3e:	bf00      	nop
 8007a40:	20000018 	.word	0x20000018

08007a44 <__libc_init_array>:
 8007a44:	b570      	push	{r4, r5, r6, lr}
 8007a46:	4d0d      	ldr	r5, [pc, #52]	@ (8007a7c <__libc_init_array+0x38>)
 8007a48:	4c0d      	ldr	r4, [pc, #52]	@ (8007a80 <__libc_init_array+0x3c>)
 8007a4a:	1b64      	subs	r4, r4, r5
 8007a4c:	10a4      	asrs	r4, r4, #2
 8007a4e:	2600      	movs	r6, #0
 8007a50:	42a6      	cmp	r6, r4
 8007a52:	d109      	bne.n	8007a68 <__libc_init_array+0x24>
 8007a54:	4d0b      	ldr	r5, [pc, #44]	@ (8007a84 <__libc_init_array+0x40>)
 8007a56:	4c0c      	ldr	r4, [pc, #48]	@ (8007a88 <__libc_init_array+0x44>)
 8007a58:	f001 f8e2 	bl	8008c20 <_init>
 8007a5c:	1b64      	subs	r4, r4, r5
 8007a5e:	10a4      	asrs	r4, r4, #2
 8007a60:	2600      	movs	r6, #0
 8007a62:	42a6      	cmp	r6, r4
 8007a64:	d105      	bne.n	8007a72 <__libc_init_array+0x2e>
 8007a66:	bd70      	pop	{r4, r5, r6, pc}
 8007a68:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a6c:	4798      	blx	r3
 8007a6e:	3601      	adds	r6, #1
 8007a70:	e7ee      	b.n	8007a50 <__libc_init_array+0xc>
 8007a72:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a76:	4798      	blx	r3
 8007a78:	3601      	adds	r6, #1
 8007a7a:	e7f2      	b.n	8007a62 <__libc_init_array+0x1e>
 8007a7c:	08008ffc 	.word	0x08008ffc
 8007a80:	08008ffc 	.word	0x08008ffc
 8007a84:	08008ffc 	.word	0x08008ffc
 8007a88:	08009000 	.word	0x08009000

08007a8c <__retarget_lock_acquire_recursive>:
 8007a8c:	4770      	bx	lr

08007a8e <__retarget_lock_release_recursive>:
 8007a8e:	4770      	bx	lr

08007a90 <_free_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4605      	mov	r5, r0
 8007a94:	2900      	cmp	r1, #0
 8007a96:	d041      	beq.n	8007b1c <_free_r+0x8c>
 8007a98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a9c:	1f0c      	subs	r4, r1, #4
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	bfb8      	it	lt
 8007aa2:	18e4      	addlt	r4, r4, r3
 8007aa4:	f000 f8e0 	bl	8007c68 <__malloc_lock>
 8007aa8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b20 <_free_r+0x90>)
 8007aaa:	6813      	ldr	r3, [r2, #0]
 8007aac:	b933      	cbnz	r3, 8007abc <_free_r+0x2c>
 8007aae:	6063      	str	r3, [r4, #4]
 8007ab0:	6014      	str	r4, [r2, #0]
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ab8:	f000 b8dc 	b.w	8007c74 <__malloc_unlock>
 8007abc:	42a3      	cmp	r3, r4
 8007abe:	d908      	bls.n	8007ad2 <_free_r+0x42>
 8007ac0:	6820      	ldr	r0, [r4, #0]
 8007ac2:	1821      	adds	r1, r4, r0
 8007ac4:	428b      	cmp	r3, r1
 8007ac6:	bf01      	itttt	eq
 8007ac8:	6819      	ldreq	r1, [r3, #0]
 8007aca:	685b      	ldreq	r3, [r3, #4]
 8007acc:	1809      	addeq	r1, r1, r0
 8007ace:	6021      	streq	r1, [r4, #0]
 8007ad0:	e7ed      	b.n	8007aae <_free_r+0x1e>
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	b10b      	cbz	r3, 8007adc <_free_r+0x4c>
 8007ad8:	42a3      	cmp	r3, r4
 8007ada:	d9fa      	bls.n	8007ad2 <_free_r+0x42>
 8007adc:	6811      	ldr	r1, [r2, #0]
 8007ade:	1850      	adds	r0, r2, r1
 8007ae0:	42a0      	cmp	r0, r4
 8007ae2:	d10b      	bne.n	8007afc <_free_r+0x6c>
 8007ae4:	6820      	ldr	r0, [r4, #0]
 8007ae6:	4401      	add	r1, r0
 8007ae8:	1850      	adds	r0, r2, r1
 8007aea:	4283      	cmp	r3, r0
 8007aec:	6011      	str	r1, [r2, #0]
 8007aee:	d1e0      	bne.n	8007ab2 <_free_r+0x22>
 8007af0:	6818      	ldr	r0, [r3, #0]
 8007af2:	685b      	ldr	r3, [r3, #4]
 8007af4:	6053      	str	r3, [r2, #4]
 8007af6:	4408      	add	r0, r1
 8007af8:	6010      	str	r0, [r2, #0]
 8007afa:	e7da      	b.n	8007ab2 <_free_r+0x22>
 8007afc:	d902      	bls.n	8007b04 <_free_r+0x74>
 8007afe:	230c      	movs	r3, #12
 8007b00:	602b      	str	r3, [r5, #0]
 8007b02:	e7d6      	b.n	8007ab2 <_free_r+0x22>
 8007b04:	6820      	ldr	r0, [r4, #0]
 8007b06:	1821      	adds	r1, r4, r0
 8007b08:	428b      	cmp	r3, r1
 8007b0a:	bf04      	itt	eq
 8007b0c:	6819      	ldreq	r1, [r3, #0]
 8007b0e:	685b      	ldreq	r3, [r3, #4]
 8007b10:	6063      	str	r3, [r4, #4]
 8007b12:	bf04      	itt	eq
 8007b14:	1809      	addeq	r1, r1, r0
 8007b16:	6021      	streq	r1, [r4, #0]
 8007b18:	6054      	str	r4, [r2, #4]
 8007b1a:	e7ca      	b.n	8007ab2 <_free_r+0x22>
 8007b1c:	bd38      	pop	{r3, r4, r5, pc}
 8007b1e:	bf00      	nop
 8007b20:	20000a18 	.word	0x20000a18

08007b24 <sbrk_aligned>:
 8007b24:	b570      	push	{r4, r5, r6, lr}
 8007b26:	4e0f      	ldr	r6, [pc, #60]	@ (8007b64 <sbrk_aligned+0x40>)
 8007b28:	460c      	mov	r4, r1
 8007b2a:	6831      	ldr	r1, [r6, #0]
 8007b2c:	4605      	mov	r5, r0
 8007b2e:	b911      	cbnz	r1, 8007b36 <sbrk_aligned+0x12>
 8007b30:	f000 ff36 	bl	80089a0 <_sbrk_r>
 8007b34:	6030      	str	r0, [r6, #0]
 8007b36:	4621      	mov	r1, r4
 8007b38:	4628      	mov	r0, r5
 8007b3a:	f000 ff31 	bl	80089a0 <_sbrk_r>
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	d103      	bne.n	8007b4a <sbrk_aligned+0x26>
 8007b42:	f04f 34ff 	mov.w	r4, #4294967295
 8007b46:	4620      	mov	r0, r4
 8007b48:	bd70      	pop	{r4, r5, r6, pc}
 8007b4a:	1cc4      	adds	r4, r0, #3
 8007b4c:	f024 0403 	bic.w	r4, r4, #3
 8007b50:	42a0      	cmp	r0, r4
 8007b52:	d0f8      	beq.n	8007b46 <sbrk_aligned+0x22>
 8007b54:	1a21      	subs	r1, r4, r0
 8007b56:	4628      	mov	r0, r5
 8007b58:	f000 ff22 	bl	80089a0 <_sbrk_r>
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	d1f2      	bne.n	8007b46 <sbrk_aligned+0x22>
 8007b60:	e7ef      	b.n	8007b42 <sbrk_aligned+0x1e>
 8007b62:	bf00      	nop
 8007b64:	20000a14 	.word	0x20000a14

08007b68 <_malloc_r>:
 8007b68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b6c:	1ccd      	adds	r5, r1, #3
 8007b6e:	f025 0503 	bic.w	r5, r5, #3
 8007b72:	3508      	adds	r5, #8
 8007b74:	2d0c      	cmp	r5, #12
 8007b76:	bf38      	it	cc
 8007b78:	250c      	movcc	r5, #12
 8007b7a:	2d00      	cmp	r5, #0
 8007b7c:	4606      	mov	r6, r0
 8007b7e:	db01      	blt.n	8007b84 <_malloc_r+0x1c>
 8007b80:	42a9      	cmp	r1, r5
 8007b82:	d904      	bls.n	8007b8e <_malloc_r+0x26>
 8007b84:	230c      	movs	r3, #12
 8007b86:	6033      	str	r3, [r6, #0]
 8007b88:	2000      	movs	r0, #0
 8007b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b8e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c64 <_malloc_r+0xfc>
 8007b92:	f000 f869 	bl	8007c68 <__malloc_lock>
 8007b96:	f8d8 3000 	ldr.w	r3, [r8]
 8007b9a:	461c      	mov	r4, r3
 8007b9c:	bb44      	cbnz	r4, 8007bf0 <_malloc_r+0x88>
 8007b9e:	4629      	mov	r1, r5
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	f7ff ffbf 	bl	8007b24 <sbrk_aligned>
 8007ba6:	1c43      	adds	r3, r0, #1
 8007ba8:	4604      	mov	r4, r0
 8007baa:	d158      	bne.n	8007c5e <_malloc_r+0xf6>
 8007bac:	f8d8 4000 	ldr.w	r4, [r8]
 8007bb0:	4627      	mov	r7, r4
 8007bb2:	2f00      	cmp	r7, #0
 8007bb4:	d143      	bne.n	8007c3e <_malloc_r+0xd6>
 8007bb6:	2c00      	cmp	r4, #0
 8007bb8:	d04b      	beq.n	8007c52 <_malloc_r+0xea>
 8007bba:	6823      	ldr	r3, [r4, #0]
 8007bbc:	4639      	mov	r1, r7
 8007bbe:	4630      	mov	r0, r6
 8007bc0:	eb04 0903 	add.w	r9, r4, r3
 8007bc4:	f000 feec 	bl	80089a0 <_sbrk_r>
 8007bc8:	4581      	cmp	r9, r0
 8007bca:	d142      	bne.n	8007c52 <_malloc_r+0xea>
 8007bcc:	6821      	ldr	r1, [r4, #0]
 8007bce:	1a6d      	subs	r5, r5, r1
 8007bd0:	4629      	mov	r1, r5
 8007bd2:	4630      	mov	r0, r6
 8007bd4:	f7ff ffa6 	bl	8007b24 <sbrk_aligned>
 8007bd8:	3001      	adds	r0, #1
 8007bda:	d03a      	beq.n	8007c52 <_malloc_r+0xea>
 8007bdc:	6823      	ldr	r3, [r4, #0]
 8007bde:	442b      	add	r3, r5
 8007be0:	6023      	str	r3, [r4, #0]
 8007be2:	f8d8 3000 	ldr.w	r3, [r8]
 8007be6:	685a      	ldr	r2, [r3, #4]
 8007be8:	bb62      	cbnz	r2, 8007c44 <_malloc_r+0xdc>
 8007bea:	f8c8 7000 	str.w	r7, [r8]
 8007bee:	e00f      	b.n	8007c10 <_malloc_r+0xa8>
 8007bf0:	6822      	ldr	r2, [r4, #0]
 8007bf2:	1b52      	subs	r2, r2, r5
 8007bf4:	d420      	bmi.n	8007c38 <_malloc_r+0xd0>
 8007bf6:	2a0b      	cmp	r2, #11
 8007bf8:	d917      	bls.n	8007c2a <_malloc_r+0xc2>
 8007bfa:	1961      	adds	r1, r4, r5
 8007bfc:	42a3      	cmp	r3, r4
 8007bfe:	6025      	str	r5, [r4, #0]
 8007c00:	bf18      	it	ne
 8007c02:	6059      	strne	r1, [r3, #4]
 8007c04:	6863      	ldr	r3, [r4, #4]
 8007c06:	bf08      	it	eq
 8007c08:	f8c8 1000 	streq.w	r1, [r8]
 8007c0c:	5162      	str	r2, [r4, r5]
 8007c0e:	604b      	str	r3, [r1, #4]
 8007c10:	4630      	mov	r0, r6
 8007c12:	f000 f82f 	bl	8007c74 <__malloc_unlock>
 8007c16:	f104 000b 	add.w	r0, r4, #11
 8007c1a:	1d23      	adds	r3, r4, #4
 8007c1c:	f020 0007 	bic.w	r0, r0, #7
 8007c20:	1ac2      	subs	r2, r0, r3
 8007c22:	bf1c      	itt	ne
 8007c24:	1a1b      	subne	r3, r3, r0
 8007c26:	50a3      	strne	r3, [r4, r2]
 8007c28:	e7af      	b.n	8007b8a <_malloc_r+0x22>
 8007c2a:	6862      	ldr	r2, [r4, #4]
 8007c2c:	42a3      	cmp	r3, r4
 8007c2e:	bf0c      	ite	eq
 8007c30:	f8c8 2000 	streq.w	r2, [r8]
 8007c34:	605a      	strne	r2, [r3, #4]
 8007c36:	e7eb      	b.n	8007c10 <_malloc_r+0xa8>
 8007c38:	4623      	mov	r3, r4
 8007c3a:	6864      	ldr	r4, [r4, #4]
 8007c3c:	e7ae      	b.n	8007b9c <_malloc_r+0x34>
 8007c3e:	463c      	mov	r4, r7
 8007c40:	687f      	ldr	r7, [r7, #4]
 8007c42:	e7b6      	b.n	8007bb2 <_malloc_r+0x4a>
 8007c44:	461a      	mov	r2, r3
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	42a3      	cmp	r3, r4
 8007c4a:	d1fb      	bne.n	8007c44 <_malloc_r+0xdc>
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	6053      	str	r3, [r2, #4]
 8007c50:	e7de      	b.n	8007c10 <_malloc_r+0xa8>
 8007c52:	230c      	movs	r3, #12
 8007c54:	6033      	str	r3, [r6, #0]
 8007c56:	4630      	mov	r0, r6
 8007c58:	f000 f80c 	bl	8007c74 <__malloc_unlock>
 8007c5c:	e794      	b.n	8007b88 <_malloc_r+0x20>
 8007c5e:	6005      	str	r5, [r0, #0]
 8007c60:	e7d6      	b.n	8007c10 <_malloc_r+0xa8>
 8007c62:	bf00      	nop
 8007c64:	20000a18 	.word	0x20000a18

08007c68 <__malloc_lock>:
 8007c68:	4801      	ldr	r0, [pc, #4]	@ (8007c70 <__malloc_lock+0x8>)
 8007c6a:	f7ff bf0f 	b.w	8007a8c <__retarget_lock_acquire_recursive>
 8007c6e:	bf00      	nop
 8007c70:	20000a10 	.word	0x20000a10

08007c74 <__malloc_unlock>:
 8007c74:	4801      	ldr	r0, [pc, #4]	@ (8007c7c <__malloc_unlock+0x8>)
 8007c76:	f7ff bf0a 	b.w	8007a8e <__retarget_lock_release_recursive>
 8007c7a:	bf00      	nop
 8007c7c:	20000a10 	.word	0x20000a10

08007c80 <__ssputs_r>:
 8007c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c84:	688e      	ldr	r6, [r1, #8]
 8007c86:	461f      	mov	r7, r3
 8007c88:	42be      	cmp	r6, r7
 8007c8a:	680b      	ldr	r3, [r1, #0]
 8007c8c:	4682      	mov	sl, r0
 8007c8e:	460c      	mov	r4, r1
 8007c90:	4690      	mov	r8, r2
 8007c92:	d82d      	bhi.n	8007cf0 <__ssputs_r+0x70>
 8007c94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c98:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007c9c:	d026      	beq.n	8007cec <__ssputs_r+0x6c>
 8007c9e:	6965      	ldr	r5, [r4, #20]
 8007ca0:	6909      	ldr	r1, [r1, #16]
 8007ca2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007ca6:	eba3 0901 	sub.w	r9, r3, r1
 8007caa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007cae:	1c7b      	adds	r3, r7, #1
 8007cb0:	444b      	add	r3, r9
 8007cb2:	106d      	asrs	r5, r5, #1
 8007cb4:	429d      	cmp	r5, r3
 8007cb6:	bf38      	it	cc
 8007cb8:	461d      	movcc	r5, r3
 8007cba:	0553      	lsls	r3, r2, #21
 8007cbc:	d527      	bpl.n	8007d0e <__ssputs_r+0x8e>
 8007cbe:	4629      	mov	r1, r5
 8007cc0:	f7ff ff52 	bl	8007b68 <_malloc_r>
 8007cc4:	4606      	mov	r6, r0
 8007cc6:	b360      	cbz	r0, 8007d22 <__ssputs_r+0xa2>
 8007cc8:	6921      	ldr	r1, [r4, #16]
 8007cca:	464a      	mov	r2, r9
 8007ccc:	f000 fe78 	bl	80089c0 <memcpy>
 8007cd0:	89a3      	ldrh	r3, [r4, #12]
 8007cd2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cda:	81a3      	strh	r3, [r4, #12]
 8007cdc:	6126      	str	r6, [r4, #16]
 8007cde:	6165      	str	r5, [r4, #20]
 8007ce0:	444e      	add	r6, r9
 8007ce2:	eba5 0509 	sub.w	r5, r5, r9
 8007ce6:	6026      	str	r6, [r4, #0]
 8007ce8:	60a5      	str	r5, [r4, #8]
 8007cea:	463e      	mov	r6, r7
 8007cec:	42be      	cmp	r6, r7
 8007cee:	d900      	bls.n	8007cf2 <__ssputs_r+0x72>
 8007cf0:	463e      	mov	r6, r7
 8007cf2:	6820      	ldr	r0, [r4, #0]
 8007cf4:	4632      	mov	r2, r6
 8007cf6:	4641      	mov	r1, r8
 8007cf8:	f000 fe37 	bl	800896a <memmove>
 8007cfc:	68a3      	ldr	r3, [r4, #8]
 8007cfe:	1b9b      	subs	r3, r3, r6
 8007d00:	60a3      	str	r3, [r4, #8]
 8007d02:	6823      	ldr	r3, [r4, #0]
 8007d04:	4433      	add	r3, r6
 8007d06:	6023      	str	r3, [r4, #0]
 8007d08:	2000      	movs	r0, #0
 8007d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d0e:	462a      	mov	r2, r5
 8007d10:	f000 fe64 	bl	80089dc <_realloc_r>
 8007d14:	4606      	mov	r6, r0
 8007d16:	2800      	cmp	r0, #0
 8007d18:	d1e0      	bne.n	8007cdc <__ssputs_r+0x5c>
 8007d1a:	6921      	ldr	r1, [r4, #16]
 8007d1c:	4650      	mov	r0, sl
 8007d1e:	f7ff feb7 	bl	8007a90 <_free_r>
 8007d22:	230c      	movs	r3, #12
 8007d24:	f8ca 3000 	str.w	r3, [sl]
 8007d28:	89a3      	ldrh	r3, [r4, #12]
 8007d2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d2e:	81a3      	strh	r3, [r4, #12]
 8007d30:	f04f 30ff 	mov.w	r0, #4294967295
 8007d34:	e7e9      	b.n	8007d0a <__ssputs_r+0x8a>
	...

08007d38 <_svfiprintf_r>:
 8007d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d3c:	4698      	mov	r8, r3
 8007d3e:	898b      	ldrh	r3, [r1, #12]
 8007d40:	061b      	lsls	r3, r3, #24
 8007d42:	b09d      	sub	sp, #116	@ 0x74
 8007d44:	4607      	mov	r7, r0
 8007d46:	460d      	mov	r5, r1
 8007d48:	4614      	mov	r4, r2
 8007d4a:	d510      	bpl.n	8007d6e <_svfiprintf_r+0x36>
 8007d4c:	690b      	ldr	r3, [r1, #16]
 8007d4e:	b973      	cbnz	r3, 8007d6e <_svfiprintf_r+0x36>
 8007d50:	2140      	movs	r1, #64	@ 0x40
 8007d52:	f7ff ff09 	bl	8007b68 <_malloc_r>
 8007d56:	6028      	str	r0, [r5, #0]
 8007d58:	6128      	str	r0, [r5, #16]
 8007d5a:	b930      	cbnz	r0, 8007d6a <_svfiprintf_r+0x32>
 8007d5c:	230c      	movs	r3, #12
 8007d5e:	603b      	str	r3, [r7, #0]
 8007d60:	f04f 30ff 	mov.w	r0, #4294967295
 8007d64:	b01d      	add	sp, #116	@ 0x74
 8007d66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d6a:	2340      	movs	r3, #64	@ 0x40
 8007d6c:	616b      	str	r3, [r5, #20]
 8007d6e:	2300      	movs	r3, #0
 8007d70:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d72:	2320      	movs	r3, #32
 8007d74:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d78:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d7c:	2330      	movs	r3, #48	@ 0x30
 8007d7e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007f1c <_svfiprintf_r+0x1e4>
 8007d82:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d86:	f04f 0901 	mov.w	r9, #1
 8007d8a:	4623      	mov	r3, r4
 8007d8c:	469a      	mov	sl, r3
 8007d8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d92:	b10a      	cbz	r2, 8007d98 <_svfiprintf_r+0x60>
 8007d94:	2a25      	cmp	r2, #37	@ 0x25
 8007d96:	d1f9      	bne.n	8007d8c <_svfiprintf_r+0x54>
 8007d98:	ebba 0b04 	subs.w	fp, sl, r4
 8007d9c:	d00b      	beq.n	8007db6 <_svfiprintf_r+0x7e>
 8007d9e:	465b      	mov	r3, fp
 8007da0:	4622      	mov	r2, r4
 8007da2:	4629      	mov	r1, r5
 8007da4:	4638      	mov	r0, r7
 8007da6:	f7ff ff6b 	bl	8007c80 <__ssputs_r>
 8007daa:	3001      	adds	r0, #1
 8007dac:	f000 80a7 	beq.w	8007efe <_svfiprintf_r+0x1c6>
 8007db0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007db2:	445a      	add	r2, fp
 8007db4:	9209      	str	r2, [sp, #36]	@ 0x24
 8007db6:	f89a 3000 	ldrb.w	r3, [sl]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 809f 	beq.w	8007efe <_svfiprintf_r+0x1c6>
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f04f 32ff 	mov.w	r2, #4294967295
 8007dc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007dca:	f10a 0a01 	add.w	sl, sl, #1
 8007dce:	9304      	str	r3, [sp, #16]
 8007dd0:	9307      	str	r3, [sp, #28]
 8007dd2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007dd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8007dd8:	4654      	mov	r4, sl
 8007dda:	2205      	movs	r2, #5
 8007ddc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007de0:	484e      	ldr	r0, [pc, #312]	@ (8007f1c <_svfiprintf_r+0x1e4>)
 8007de2:	f7f8 fa35 	bl	8000250 <memchr>
 8007de6:	9a04      	ldr	r2, [sp, #16]
 8007de8:	b9d8      	cbnz	r0, 8007e22 <_svfiprintf_r+0xea>
 8007dea:	06d0      	lsls	r0, r2, #27
 8007dec:	bf44      	itt	mi
 8007dee:	2320      	movmi	r3, #32
 8007df0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007df4:	0711      	lsls	r1, r2, #28
 8007df6:	bf44      	itt	mi
 8007df8:	232b      	movmi	r3, #43	@ 0x2b
 8007dfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dfe:	f89a 3000 	ldrb.w	r3, [sl]
 8007e02:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e04:	d015      	beq.n	8007e32 <_svfiprintf_r+0xfa>
 8007e06:	9a07      	ldr	r2, [sp, #28]
 8007e08:	4654      	mov	r4, sl
 8007e0a:	2000      	movs	r0, #0
 8007e0c:	f04f 0c0a 	mov.w	ip, #10
 8007e10:	4621      	mov	r1, r4
 8007e12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e16:	3b30      	subs	r3, #48	@ 0x30
 8007e18:	2b09      	cmp	r3, #9
 8007e1a:	d94b      	bls.n	8007eb4 <_svfiprintf_r+0x17c>
 8007e1c:	b1b0      	cbz	r0, 8007e4c <_svfiprintf_r+0x114>
 8007e1e:	9207      	str	r2, [sp, #28]
 8007e20:	e014      	b.n	8007e4c <_svfiprintf_r+0x114>
 8007e22:	eba0 0308 	sub.w	r3, r0, r8
 8007e26:	fa09 f303 	lsl.w	r3, r9, r3
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	9304      	str	r3, [sp, #16]
 8007e2e:	46a2      	mov	sl, r4
 8007e30:	e7d2      	b.n	8007dd8 <_svfiprintf_r+0xa0>
 8007e32:	9b03      	ldr	r3, [sp, #12]
 8007e34:	1d19      	adds	r1, r3, #4
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	9103      	str	r1, [sp, #12]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	bfbb      	ittet	lt
 8007e3e:	425b      	neglt	r3, r3
 8007e40:	f042 0202 	orrlt.w	r2, r2, #2
 8007e44:	9307      	strge	r3, [sp, #28]
 8007e46:	9307      	strlt	r3, [sp, #28]
 8007e48:	bfb8      	it	lt
 8007e4a:	9204      	strlt	r2, [sp, #16]
 8007e4c:	7823      	ldrb	r3, [r4, #0]
 8007e4e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e50:	d10a      	bne.n	8007e68 <_svfiprintf_r+0x130>
 8007e52:	7863      	ldrb	r3, [r4, #1]
 8007e54:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e56:	d132      	bne.n	8007ebe <_svfiprintf_r+0x186>
 8007e58:	9b03      	ldr	r3, [sp, #12]
 8007e5a:	1d1a      	adds	r2, r3, #4
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	9203      	str	r2, [sp, #12]
 8007e60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e64:	3402      	adds	r4, #2
 8007e66:	9305      	str	r3, [sp, #20]
 8007e68:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007f2c <_svfiprintf_r+0x1f4>
 8007e6c:	7821      	ldrb	r1, [r4, #0]
 8007e6e:	2203      	movs	r2, #3
 8007e70:	4650      	mov	r0, sl
 8007e72:	f7f8 f9ed 	bl	8000250 <memchr>
 8007e76:	b138      	cbz	r0, 8007e88 <_svfiprintf_r+0x150>
 8007e78:	9b04      	ldr	r3, [sp, #16]
 8007e7a:	eba0 000a 	sub.w	r0, r0, sl
 8007e7e:	2240      	movs	r2, #64	@ 0x40
 8007e80:	4082      	lsls	r2, r0
 8007e82:	4313      	orrs	r3, r2
 8007e84:	3401      	adds	r4, #1
 8007e86:	9304      	str	r3, [sp, #16]
 8007e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e8c:	4824      	ldr	r0, [pc, #144]	@ (8007f20 <_svfiprintf_r+0x1e8>)
 8007e8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e92:	2206      	movs	r2, #6
 8007e94:	f7f8 f9dc 	bl	8000250 <memchr>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d036      	beq.n	8007f0a <_svfiprintf_r+0x1d2>
 8007e9c:	4b21      	ldr	r3, [pc, #132]	@ (8007f24 <_svfiprintf_r+0x1ec>)
 8007e9e:	bb1b      	cbnz	r3, 8007ee8 <_svfiprintf_r+0x1b0>
 8007ea0:	9b03      	ldr	r3, [sp, #12]
 8007ea2:	3307      	adds	r3, #7
 8007ea4:	f023 0307 	bic.w	r3, r3, #7
 8007ea8:	3308      	adds	r3, #8
 8007eaa:	9303      	str	r3, [sp, #12]
 8007eac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eae:	4433      	add	r3, r6
 8007eb0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eb2:	e76a      	b.n	8007d8a <_svfiprintf_r+0x52>
 8007eb4:	fb0c 3202 	mla	r2, ip, r2, r3
 8007eb8:	460c      	mov	r4, r1
 8007eba:	2001      	movs	r0, #1
 8007ebc:	e7a8      	b.n	8007e10 <_svfiprintf_r+0xd8>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	3401      	adds	r4, #1
 8007ec2:	9305      	str	r3, [sp, #20]
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	f04f 0c0a 	mov.w	ip, #10
 8007eca:	4620      	mov	r0, r4
 8007ecc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ed0:	3a30      	subs	r2, #48	@ 0x30
 8007ed2:	2a09      	cmp	r2, #9
 8007ed4:	d903      	bls.n	8007ede <_svfiprintf_r+0x1a6>
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d0c6      	beq.n	8007e68 <_svfiprintf_r+0x130>
 8007eda:	9105      	str	r1, [sp, #20]
 8007edc:	e7c4      	b.n	8007e68 <_svfiprintf_r+0x130>
 8007ede:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e7f0      	b.n	8007eca <_svfiprintf_r+0x192>
 8007ee8:	ab03      	add	r3, sp, #12
 8007eea:	9300      	str	r3, [sp, #0]
 8007eec:	462a      	mov	r2, r5
 8007eee:	4b0e      	ldr	r3, [pc, #56]	@ (8007f28 <_svfiprintf_r+0x1f0>)
 8007ef0:	a904      	add	r1, sp, #16
 8007ef2:	4638      	mov	r0, r7
 8007ef4:	f3af 8000 	nop.w
 8007ef8:	1c42      	adds	r2, r0, #1
 8007efa:	4606      	mov	r6, r0
 8007efc:	d1d6      	bne.n	8007eac <_svfiprintf_r+0x174>
 8007efe:	89ab      	ldrh	r3, [r5, #12]
 8007f00:	065b      	lsls	r3, r3, #25
 8007f02:	f53f af2d 	bmi.w	8007d60 <_svfiprintf_r+0x28>
 8007f06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f08:	e72c      	b.n	8007d64 <_svfiprintf_r+0x2c>
 8007f0a:	ab03      	add	r3, sp, #12
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	462a      	mov	r2, r5
 8007f10:	4b05      	ldr	r3, [pc, #20]	@ (8007f28 <_svfiprintf_r+0x1f0>)
 8007f12:	a904      	add	r1, sp, #16
 8007f14:	4638      	mov	r0, r7
 8007f16:	f000 fa49 	bl	80083ac <_printf_i>
 8007f1a:	e7ed      	b.n	8007ef8 <_svfiprintf_r+0x1c0>
 8007f1c:	08008ea4 	.word	0x08008ea4
 8007f20:	08008eae 	.word	0x08008eae
 8007f24:	00000000 	.word	0x00000000
 8007f28:	08007c81 	.word	0x08007c81
 8007f2c:	08008eaa 	.word	0x08008eaa

08007f30 <_sungetc_r>:
 8007f30:	b538      	push	{r3, r4, r5, lr}
 8007f32:	1c4b      	adds	r3, r1, #1
 8007f34:	4614      	mov	r4, r2
 8007f36:	d103      	bne.n	8007f40 <_sungetc_r+0x10>
 8007f38:	f04f 35ff 	mov.w	r5, #4294967295
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	bd38      	pop	{r3, r4, r5, pc}
 8007f40:	8993      	ldrh	r3, [r2, #12]
 8007f42:	f023 0320 	bic.w	r3, r3, #32
 8007f46:	8193      	strh	r3, [r2, #12]
 8007f48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007f4a:	6852      	ldr	r2, [r2, #4]
 8007f4c:	b2cd      	uxtb	r5, r1
 8007f4e:	b18b      	cbz	r3, 8007f74 <_sungetc_r+0x44>
 8007f50:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8007f52:	4293      	cmp	r3, r2
 8007f54:	dd08      	ble.n	8007f68 <_sungetc_r+0x38>
 8007f56:	6823      	ldr	r3, [r4, #0]
 8007f58:	1e5a      	subs	r2, r3, #1
 8007f5a:	6022      	str	r2, [r4, #0]
 8007f5c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8007f60:	6863      	ldr	r3, [r4, #4]
 8007f62:	3301      	adds	r3, #1
 8007f64:	6063      	str	r3, [r4, #4]
 8007f66:	e7e9      	b.n	8007f3c <_sungetc_r+0xc>
 8007f68:	4621      	mov	r1, r4
 8007f6a:	f000 fcc4 	bl	80088f6 <__submore>
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	d0f1      	beq.n	8007f56 <_sungetc_r+0x26>
 8007f72:	e7e1      	b.n	8007f38 <_sungetc_r+0x8>
 8007f74:	6921      	ldr	r1, [r4, #16]
 8007f76:	6823      	ldr	r3, [r4, #0]
 8007f78:	b151      	cbz	r1, 8007f90 <_sungetc_r+0x60>
 8007f7a:	4299      	cmp	r1, r3
 8007f7c:	d208      	bcs.n	8007f90 <_sungetc_r+0x60>
 8007f7e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8007f82:	42a9      	cmp	r1, r5
 8007f84:	d104      	bne.n	8007f90 <_sungetc_r+0x60>
 8007f86:	3b01      	subs	r3, #1
 8007f88:	3201      	adds	r2, #1
 8007f8a:	6023      	str	r3, [r4, #0]
 8007f8c:	6062      	str	r2, [r4, #4]
 8007f8e:	e7d5      	b.n	8007f3c <_sungetc_r+0xc>
 8007f90:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8007f94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007f98:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f9a:	2303      	movs	r3, #3
 8007f9c:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007f9e:	4623      	mov	r3, r4
 8007fa0:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007fa4:	6023      	str	r3, [r4, #0]
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e7dc      	b.n	8007f64 <_sungetc_r+0x34>

08007faa <__ssrefill_r>:
 8007faa:	b510      	push	{r4, lr}
 8007fac:	460c      	mov	r4, r1
 8007fae:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007fb0:	b169      	cbz	r1, 8007fce <__ssrefill_r+0x24>
 8007fb2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fb6:	4299      	cmp	r1, r3
 8007fb8:	d001      	beq.n	8007fbe <__ssrefill_r+0x14>
 8007fba:	f7ff fd69 	bl	8007a90 <_free_r>
 8007fbe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fc0:	6063      	str	r3, [r4, #4]
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	6360      	str	r0, [r4, #52]	@ 0x34
 8007fc6:	b113      	cbz	r3, 8007fce <__ssrefill_r+0x24>
 8007fc8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007fca:	6023      	str	r3, [r4, #0]
 8007fcc:	bd10      	pop	{r4, pc}
 8007fce:	6923      	ldr	r3, [r4, #16]
 8007fd0:	6023      	str	r3, [r4, #0]
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	6063      	str	r3, [r4, #4]
 8007fd6:	89a3      	ldrh	r3, [r4, #12]
 8007fd8:	f043 0320 	orr.w	r3, r3, #32
 8007fdc:	81a3      	strh	r3, [r4, #12]
 8007fde:	f04f 30ff 	mov.w	r0, #4294967295
 8007fe2:	e7f3      	b.n	8007fcc <__ssrefill_r+0x22>

08007fe4 <__ssvfiscanf_r>:
 8007fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fe8:	460c      	mov	r4, r1
 8007fea:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8007fee:	2100      	movs	r1, #0
 8007ff0:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8007ff4:	49a6      	ldr	r1, [pc, #664]	@ (8008290 <__ssvfiscanf_r+0x2ac>)
 8007ff6:	91a0      	str	r1, [sp, #640]	@ 0x280
 8007ff8:	f10d 0804 	add.w	r8, sp, #4
 8007ffc:	49a5      	ldr	r1, [pc, #660]	@ (8008294 <__ssvfiscanf_r+0x2b0>)
 8007ffe:	4fa6      	ldr	r7, [pc, #664]	@ (8008298 <__ssvfiscanf_r+0x2b4>)
 8008000:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008004:	4606      	mov	r6, r0
 8008006:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008008:	9300      	str	r3, [sp, #0]
 800800a:	f892 9000 	ldrb.w	r9, [r2]
 800800e:	f1b9 0f00 	cmp.w	r9, #0
 8008012:	f000 8158 	beq.w	80082c6 <__ssvfiscanf_r+0x2e2>
 8008016:	f817 3009 	ldrb.w	r3, [r7, r9]
 800801a:	f013 0308 	ands.w	r3, r3, #8
 800801e:	f102 0501 	add.w	r5, r2, #1
 8008022:	d019      	beq.n	8008058 <__ssvfiscanf_r+0x74>
 8008024:	6863      	ldr	r3, [r4, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	dd0f      	ble.n	800804a <__ssvfiscanf_r+0x66>
 800802a:	6823      	ldr	r3, [r4, #0]
 800802c:	781a      	ldrb	r2, [r3, #0]
 800802e:	5cba      	ldrb	r2, [r7, r2]
 8008030:	0712      	lsls	r2, r2, #28
 8008032:	d401      	bmi.n	8008038 <__ssvfiscanf_r+0x54>
 8008034:	462a      	mov	r2, r5
 8008036:	e7e8      	b.n	800800a <__ssvfiscanf_r+0x26>
 8008038:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800803a:	3201      	adds	r2, #1
 800803c:	9245      	str	r2, [sp, #276]	@ 0x114
 800803e:	6862      	ldr	r2, [r4, #4]
 8008040:	3301      	adds	r3, #1
 8008042:	3a01      	subs	r2, #1
 8008044:	6062      	str	r2, [r4, #4]
 8008046:	6023      	str	r3, [r4, #0]
 8008048:	e7ec      	b.n	8008024 <__ssvfiscanf_r+0x40>
 800804a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800804c:	4621      	mov	r1, r4
 800804e:	4630      	mov	r0, r6
 8008050:	4798      	blx	r3
 8008052:	2800      	cmp	r0, #0
 8008054:	d0e9      	beq.n	800802a <__ssvfiscanf_r+0x46>
 8008056:	e7ed      	b.n	8008034 <__ssvfiscanf_r+0x50>
 8008058:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800805c:	f040 8085 	bne.w	800816a <__ssvfiscanf_r+0x186>
 8008060:	9341      	str	r3, [sp, #260]	@ 0x104
 8008062:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008064:	7853      	ldrb	r3, [r2, #1]
 8008066:	2b2a      	cmp	r3, #42	@ 0x2a
 8008068:	bf02      	ittt	eq
 800806a:	2310      	moveq	r3, #16
 800806c:	1c95      	addeq	r5, r2, #2
 800806e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008070:	220a      	movs	r2, #10
 8008072:	46aa      	mov	sl, r5
 8008074:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008078:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800807c:	2b09      	cmp	r3, #9
 800807e:	d91e      	bls.n	80080be <__ssvfiscanf_r+0xda>
 8008080:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800829c <__ssvfiscanf_r+0x2b8>
 8008084:	2203      	movs	r2, #3
 8008086:	4658      	mov	r0, fp
 8008088:	f7f8 f8e2 	bl	8000250 <memchr>
 800808c:	b138      	cbz	r0, 800809e <__ssvfiscanf_r+0xba>
 800808e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008090:	eba0 000b 	sub.w	r0, r0, fp
 8008094:	2301      	movs	r3, #1
 8008096:	4083      	lsls	r3, r0
 8008098:	4313      	orrs	r3, r2
 800809a:	9341      	str	r3, [sp, #260]	@ 0x104
 800809c:	4655      	mov	r5, sl
 800809e:	f815 3b01 	ldrb.w	r3, [r5], #1
 80080a2:	2b78      	cmp	r3, #120	@ 0x78
 80080a4:	d806      	bhi.n	80080b4 <__ssvfiscanf_r+0xd0>
 80080a6:	2b57      	cmp	r3, #87	@ 0x57
 80080a8:	d810      	bhi.n	80080cc <__ssvfiscanf_r+0xe8>
 80080aa:	2b25      	cmp	r3, #37	@ 0x25
 80080ac:	d05d      	beq.n	800816a <__ssvfiscanf_r+0x186>
 80080ae:	d857      	bhi.n	8008160 <__ssvfiscanf_r+0x17c>
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d075      	beq.n	80081a0 <__ssvfiscanf_r+0x1bc>
 80080b4:	2303      	movs	r3, #3
 80080b6:	9347      	str	r3, [sp, #284]	@ 0x11c
 80080b8:	230a      	movs	r3, #10
 80080ba:	9342      	str	r3, [sp, #264]	@ 0x108
 80080bc:	e088      	b.n	80081d0 <__ssvfiscanf_r+0x1ec>
 80080be:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80080c0:	fb02 1103 	mla	r1, r2, r3, r1
 80080c4:	3930      	subs	r1, #48	@ 0x30
 80080c6:	9143      	str	r1, [sp, #268]	@ 0x10c
 80080c8:	4655      	mov	r5, sl
 80080ca:	e7d2      	b.n	8008072 <__ssvfiscanf_r+0x8e>
 80080cc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 80080d0:	2a20      	cmp	r2, #32
 80080d2:	d8ef      	bhi.n	80080b4 <__ssvfiscanf_r+0xd0>
 80080d4:	a101      	add	r1, pc, #4	@ (adr r1, 80080dc <__ssvfiscanf_r+0xf8>)
 80080d6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80080da:	bf00      	nop
 80080dc:	080081af 	.word	0x080081af
 80080e0:	080080b5 	.word	0x080080b5
 80080e4:	080080b5 	.word	0x080080b5
 80080e8:	08008209 	.word	0x08008209
 80080ec:	080080b5 	.word	0x080080b5
 80080f0:	080080b5 	.word	0x080080b5
 80080f4:	080080b5 	.word	0x080080b5
 80080f8:	080080b5 	.word	0x080080b5
 80080fc:	080080b5 	.word	0x080080b5
 8008100:	080080b5 	.word	0x080080b5
 8008104:	080080b5 	.word	0x080080b5
 8008108:	0800821f 	.word	0x0800821f
 800810c:	08008205 	.word	0x08008205
 8008110:	08008167 	.word	0x08008167
 8008114:	08008167 	.word	0x08008167
 8008118:	08008167 	.word	0x08008167
 800811c:	080080b5 	.word	0x080080b5
 8008120:	080081c1 	.word	0x080081c1
 8008124:	080080b5 	.word	0x080080b5
 8008128:	080080b5 	.word	0x080080b5
 800812c:	080080b5 	.word	0x080080b5
 8008130:	080080b5 	.word	0x080080b5
 8008134:	0800822f 	.word	0x0800822f
 8008138:	080081c9 	.word	0x080081c9
 800813c:	080081a7 	.word	0x080081a7
 8008140:	080080b5 	.word	0x080080b5
 8008144:	080080b5 	.word	0x080080b5
 8008148:	0800822b 	.word	0x0800822b
 800814c:	080080b5 	.word	0x080080b5
 8008150:	08008205 	.word	0x08008205
 8008154:	080080b5 	.word	0x080080b5
 8008158:	080080b5 	.word	0x080080b5
 800815c:	080081af 	.word	0x080081af
 8008160:	3b45      	subs	r3, #69	@ 0x45
 8008162:	2b02      	cmp	r3, #2
 8008164:	d8a6      	bhi.n	80080b4 <__ssvfiscanf_r+0xd0>
 8008166:	2305      	movs	r3, #5
 8008168:	e031      	b.n	80081ce <__ssvfiscanf_r+0x1ea>
 800816a:	6863      	ldr	r3, [r4, #4]
 800816c:	2b00      	cmp	r3, #0
 800816e:	dd0d      	ble.n	800818c <__ssvfiscanf_r+0x1a8>
 8008170:	6823      	ldr	r3, [r4, #0]
 8008172:	781a      	ldrb	r2, [r3, #0]
 8008174:	454a      	cmp	r2, r9
 8008176:	f040 80a6 	bne.w	80082c6 <__ssvfiscanf_r+0x2e2>
 800817a:	3301      	adds	r3, #1
 800817c:	6862      	ldr	r2, [r4, #4]
 800817e:	6023      	str	r3, [r4, #0]
 8008180:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008182:	3a01      	subs	r2, #1
 8008184:	3301      	adds	r3, #1
 8008186:	6062      	str	r2, [r4, #4]
 8008188:	9345      	str	r3, [sp, #276]	@ 0x114
 800818a:	e753      	b.n	8008034 <__ssvfiscanf_r+0x50>
 800818c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800818e:	4621      	mov	r1, r4
 8008190:	4630      	mov	r0, r6
 8008192:	4798      	blx	r3
 8008194:	2800      	cmp	r0, #0
 8008196:	d0eb      	beq.n	8008170 <__ssvfiscanf_r+0x18c>
 8008198:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800819a:	2800      	cmp	r0, #0
 800819c:	f040 808b 	bne.w	80082b6 <__ssvfiscanf_r+0x2d2>
 80081a0:	f04f 30ff 	mov.w	r0, #4294967295
 80081a4:	e08b      	b.n	80082be <__ssvfiscanf_r+0x2da>
 80081a6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80081a8:	f042 0220 	orr.w	r2, r2, #32
 80081ac:	9241      	str	r2, [sp, #260]	@ 0x104
 80081ae:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80081b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80081b4:	9241      	str	r2, [sp, #260]	@ 0x104
 80081b6:	2210      	movs	r2, #16
 80081b8:	2b6e      	cmp	r3, #110	@ 0x6e
 80081ba:	9242      	str	r2, [sp, #264]	@ 0x108
 80081bc:	d902      	bls.n	80081c4 <__ssvfiscanf_r+0x1e0>
 80081be:	e005      	b.n	80081cc <__ssvfiscanf_r+0x1e8>
 80081c0:	2300      	movs	r3, #0
 80081c2:	9342      	str	r3, [sp, #264]	@ 0x108
 80081c4:	2303      	movs	r3, #3
 80081c6:	e002      	b.n	80081ce <__ssvfiscanf_r+0x1ea>
 80081c8:	2308      	movs	r3, #8
 80081ca:	9342      	str	r3, [sp, #264]	@ 0x108
 80081cc:	2304      	movs	r3, #4
 80081ce:	9347      	str	r3, [sp, #284]	@ 0x11c
 80081d0:	6863      	ldr	r3, [r4, #4]
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	dd39      	ble.n	800824a <__ssvfiscanf_r+0x266>
 80081d6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 80081d8:	0659      	lsls	r1, r3, #25
 80081da:	d404      	bmi.n	80081e6 <__ssvfiscanf_r+0x202>
 80081dc:	6823      	ldr	r3, [r4, #0]
 80081de:	781a      	ldrb	r2, [r3, #0]
 80081e0:	5cba      	ldrb	r2, [r7, r2]
 80081e2:	0712      	lsls	r2, r2, #28
 80081e4:	d438      	bmi.n	8008258 <__ssvfiscanf_r+0x274>
 80081e6:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	dc47      	bgt.n	800827c <__ssvfiscanf_r+0x298>
 80081ec:	466b      	mov	r3, sp
 80081ee:	4622      	mov	r2, r4
 80081f0:	a941      	add	r1, sp, #260	@ 0x104
 80081f2:	4630      	mov	r0, r6
 80081f4:	f000 f9f8 	bl	80085e8 <_scanf_chars>
 80081f8:	2801      	cmp	r0, #1
 80081fa:	d064      	beq.n	80082c6 <__ssvfiscanf_r+0x2e2>
 80081fc:	2802      	cmp	r0, #2
 80081fe:	f47f af19 	bne.w	8008034 <__ssvfiscanf_r+0x50>
 8008202:	e7c9      	b.n	8008198 <__ssvfiscanf_r+0x1b4>
 8008204:	220a      	movs	r2, #10
 8008206:	e7d7      	b.n	80081b8 <__ssvfiscanf_r+0x1d4>
 8008208:	4629      	mov	r1, r5
 800820a:	4640      	mov	r0, r8
 800820c:	f000 fb3a 	bl	8008884 <__sccl>
 8008210:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008212:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008216:	9341      	str	r3, [sp, #260]	@ 0x104
 8008218:	4605      	mov	r5, r0
 800821a:	2301      	movs	r3, #1
 800821c:	e7d7      	b.n	80081ce <__ssvfiscanf_r+0x1ea>
 800821e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008224:	9341      	str	r3, [sp, #260]	@ 0x104
 8008226:	2300      	movs	r3, #0
 8008228:	e7d1      	b.n	80081ce <__ssvfiscanf_r+0x1ea>
 800822a:	2302      	movs	r3, #2
 800822c:	e7cf      	b.n	80081ce <__ssvfiscanf_r+0x1ea>
 800822e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008230:	06c3      	lsls	r3, r0, #27
 8008232:	f53f aeff 	bmi.w	8008034 <__ssvfiscanf_r+0x50>
 8008236:	9b00      	ldr	r3, [sp, #0]
 8008238:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800823a:	1d19      	adds	r1, r3, #4
 800823c:	9100      	str	r1, [sp, #0]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	07c0      	lsls	r0, r0, #31
 8008242:	bf4c      	ite	mi
 8008244:	801a      	strhmi	r2, [r3, #0]
 8008246:	601a      	strpl	r2, [r3, #0]
 8008248:	e6f4      	b.n	8008034 <__ssvfiscanf_r+0x50>
 800824a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800824c:	4621      	mov	r1, r4
 800824e:	4630      	mov	r0, r6
 8008250:	4798      	blx	r3
 8008252:	2800      	cmp	r0, #0
 8008254:	d0bf      	beq.n	80081d6 <__ssvfiscanf_r+0x1f2>
 8008256:	e79f      	b.n	8008198 <__ssvfiscanf_r+0x1b4>
 8008258:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800825a:	3201      	adds	r2, #1
 800825c:	9245      	str	r2, [sp, #276]	@ 0x114
 800825e:	6862      	ldr	r2, [r4, #4]
 8008260:	3a01      	subs	r2, #1
 8008262:	2a00      	cmp	r2, #0
 8008264:	6062      	str	r2, [r4, #4]
 8008266:	dd02      	ble.n	800826e <__ssvfiscanf_r+0x28a>
 8008268:	3301      	adds	r3, #1
 800826a:	6023      	str	r3, [r4, #0]
 800826c:	e7b6      	b.n	80081dc <__ssvfiscanf_r+0x1f8>
 800826e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008270:	4621      	mov	r1, r4
 8008272:	4630      	mov	r0, r6
 8008274:	4798      	blx	r3
 8008276:	2800      	cmp	r0, #0
 8008278:	d0b0      	beq.n	80081dc <__ssvfiscanf_r+0x1f8>
 800827a:	e78d      	b.n	8008198 <__ssvfiscanf_r+0x1b4>
 800827c:	2b04      	cmp	r3, #4
 800827e:	dc0f      	bgt.n	80082a0 <__ssvfiscanf_r+0x2bc>
 8008280:	466b      	mov	r3, sp
 8008282:	4622      	mov	r2, r4
 8008284:	a941      	add	r1, sp, #260	@ 0x104
 8008286:	4630      	mov	r0, r6
 8008288:	f000 fa08 	bl	800869c <_scanf_i>
 800828c:	e7b4      	b.n	80081f8 <__ssvfiscanf_r+0x214>
 800828e:	bf00      	nop
 8008290:	08007f31 	.word	0x08007f31
 8008294:	08007fab 	.word	0x08007fab
 8008298:	08008ef3 	.word	0x08008ef3
 800829c:	08008eaa 	.word	0x08008eaa
 80082a0:	4b0a      	ldr	r3, [pc, #40]	@ (80082cc <__ssvfiscanf_r+0x2e8>)
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f43f aec6 	beq.w	8008034 <__ssvfiscanf_r+0x50>
 80082a8:	466b      	mov	r3, sp
 80082aa:	4622      	mov	r2, r4
 80082ac:	a941      	add	r1, sp, #260	@ 0x104
 80082ae:	4630      	mov	r0, r6
 80082b0:	f3af 8000 	nop.w
 80082b4:	e7a0      	b.n	80081f8 <__ssvfiscanf_r+0x214>
 80082b6:	89a3      	ldrh	r3, [r4, #12]
 80082b8:	065b      	lsls	r3, r3, #25
 80082ba:	f53f af71 	bmi.w	80081a0 <__ssvfiscanf_r+0x1bc>
 80082be:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80082c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80082c8:	e7f9      	b.n	80082be <__ssvfiscanf_r+0x2da>
 80082ca:	bf00      	nop
 80082cc:	00000000 	.word	0x00000000

080082d0 <_printf_common>:
 80082d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082d4:	4616      	mov	r6, r2
 80082d6:	4698      	mov	r8, r3
 80082d8:	688a      	ldr	r2, [r1, #8]
 80082da:	690b      	ldr	r3, [r1, #16]
 80082dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80082e0:	4293      	cmp	r3, r2
 80082e2:	bfb8      	it	lt
 80082e4:	4613      	movlt	r3, r2
 80082e6:	6033      	str	r3, [r6, #0]
 80082e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80082ec:	4607      	mov	r7, r0
 80082ee:	460c      	mov	r4, r1
 80082f0:	b10a      	cbz	r2, 80082f6 <_printf_common+0x26>
 80082f2:	3301      	adds	r3, #1
 80082f4:	6033      	str	r3, [r6, #0]
 80082f6:	6823      	ldr	r3, [r4, #0]
 80082f8:	0699      	lsls	r1, r3, #26
 80082fa:	bf42      	ittt	mi
 80082fc:	6833      	ldrmi	r3, [r6, #0]
 80082fe:	3302      	addmi	r3, #2
 8008300:	6033      	strmi	r3, [r6, #0]
 8008302:	6825      	ldr	r5, [r4, #0]
 8008304:	f015 0506 	ands.w	r5, r5, #6
 8008308:	d106      	bne.n	8008318 <_printf_common+0x48>
 800830a:	f104 0a19 	add.w	sl, r4, #25
 800830e:	68e3      	ldr	r3, [r4, #12]
 8008310:	6832      	ldr	r2, [r6, #0]
 8008312:	1a9b      	subs	r3, r3, r2
 8008314:	42ab      	cmp	r3, r5
 8008316:	dc26      	bgt.n	8008366 <_printf_common+0x96>
 8008318:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800831c:	6822      	ldr	r2, [r4, #0]
 800831e:	3b00      	subs	r3, #0
 8008320:	bf18      	it	ne
 8008322:	2301      	movne	r3, #1
 8008324:	0692      	lsls	r2, r2, #26
 8008326:	d42b      	bmi.n	8008380 <_printf_common+0xb0>
 8008328:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800832c:	4641      	mov	r1, r8
 800832e:	4638      	mov	r0, r7
 8008330:	47c8      	blx	r9
 8008332:	3001      	adds	r0, #1
 8008334:	d01e      	beq.n	8008374 <_printf_common+0xa4>
 8008336:	6823      	ldr	r3, [r4, #0]
 8008338:	6922      	ldr	r2, [r4, #16]
 800833a:	f003 0306 	and.w	r3, r3, #6
 800833e:	2b04      	cmp	r3, #4
 8008340:	bf02      	ittt	eq
 8008342:	68e5      	ldreq	r5, [r4, #12]
 8008344:	6833      	ldreq	r3, [r6, #0]
 8008346:	1aed      	subeq	r5, r5, r3
 8008348:	68a3      	ldr	r3, [r4, #8]
 800834a:	bf0c      	ite	eq
 800834c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008350:	2500      	movne	r5, #0
 8008352:	4293      	cmp	r3, r2
 8008354:	bfc4      	itt	gt
 8008356:	1a9b      	subgt	r3, r3, r2
 8008358:	18ed      	addgt	r5, r5, r3
 800835a:	2600      	movs	r6, #0
 800835c:	341a      	adds	r4, #26
 800835e:	42b5      	cmp	r5, r6
 8008360:	d11a      	bne.n	8008398 <_printf_common+0xc8>
 8008362:	2000      	movs	r0, #0
 8008364:	e008      	b.n	8008378 <_printf_common+0xa8>
 8008366:	2301      	movs	r3, #1
 8008368:	4652      	mov	r2, sl
 800836a:	4641      	mov	r1, r8
 800836c:	4638      	mov	r0, r7
 800836e:	47c8      	blx	r9
 8008370:	3001      	adds	r0, #1
 8008372:	d103      	bne.n	800837c <_printf_common+0xac>
 8008374:	f04f 30ff 	mov.w	r0, #4294967295
 8008378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800837c:	3501      	adds	r5, #1
 800837e:	e7c6      	b.n	800830e <_printf_common+0x3e>
 8008380:	18e1      	adds	r1, r4, r3
 8008382:	1c5a      	adds	r2, r3, #1
 8008384:	2030      	movs	r0, #48	@ 0x30
 8008386:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800838a:	4422      	add	r2, r4
 800838c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008390:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008394:	3302      	adds	r3, #2
 8008396:	e7c7      	b.n	8008328 <_printf_common+0x58>
 8008398:	2301      	movs	r3, #1
 800839a:	4622      	mov	r2, r4
 800839c:	4641      	mov	r1, r8
 800839e:	4638      	mov	r0, r7
 80083a0:	47c8      	blx	r9
 80083a2:	3001      	adds	r0, #1
 80083a4:	d0e6      	beq.n	8008374 <_printf_common+0xa4>
 80083a6:	3601      	adds	r6, #1
 80083a8:	e7d9      	b.n	800835e <_printf_common+0x8e>
	...

080083ac <_printf_i>:
 80083ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80083b0:	7e0f      	ldrb	r7, [r1, #24]
 80083b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80083b4:	2f78      	cmp	r7, #120	@ 0x78
 80083b6:	4691      	mov	r9, r2
 80083b8:	4680      	mov	r8, r0
 80083ba:	460c      	mov	r4, r1
 80083bc:	469a      	mov	sl, r3
 80083be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80083c2:	d807      	bhi.n	80083d4 <_printf_i+0x28>
 80083c4:	2f62      	cmp	r7, #98	@ 0x62
 80083c6:	d80a      	bhi.n	80083de <_printf_i+0x32>
 80083c8:	2f00      	cmp	r7, #0
 80083ca:	f000 80d1 	beq.w	8008570 <_printf_i+0x1c4>
 80083ce:	2f58      	cmp	r7, #88	@ 0x58
 80083d0:	f000 80b8 	beq.w	8008544 <_printf_i+0x198>
 80083d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80083dc:	e03a      	b.n	8008454 <_printf_i+0xa8>
 80083de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80083e2:	2b15      	cmp	r3, #21
 80083e4:	d8f6      	bhi.n	80083d4 <_printf_i+0x28>
 80083e6:	a101      	add	r1, pc, #4	@ (adr r1, 80083ec <_printf_i+0x40>)
 80083e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80083ec:	08008445 	.word	0x08008445
 80083f0:	08008459 	.word	0x08008459
 80083f4:	080083d5 	.word	0x080083d5
 80083f8:	080083d5 	.word	0x080083d5
 80083fc:	080083d5 	.word	0x080083d5
 8008400:	080083d5 	.word	0x080083d5
 8008404:	08008459 	.word	0x08008459
 8008408:	080083d5 	.word	0x080083d5
 800840c:	080083d5 	.word	0x080083d5
 8008410:	080083d5 	.word	0x080083d5
 8008414:	080083d5 	.word	0x080083d5
 8008418:	08008557 	.word	0x08008557
 800841c:	08008483 	.word	0x08008483
 8008420:	08008511 	.word	0x08008511
 8008424:	080083d5 	.word	0x080083d5
 8008428:	080083d5 	.word	0x080083d5
 800842c:	08008579 	.word	0x08008579
 8008430:	080083d5 	.word	0x080083d5
 8008434:	08008483 	.word	0x08008483
 8008438:	080083d5 	.word	0x080083d5
 800843c:	080083d5 	.word	0x080083d5
 8008440:	08008519 	.word	0x08008519
 8008444:	6833      	ldr	r3, [r6, #0]
 8008446:	1d1a      	adds	r2, r3, #4
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	6032      	str	r2, [r6, #0]
 800844c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008450:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008454:	2301      	movs	r3, #1
 8008456:	e09c      	b.n	8008592 <_printf_i+0x1e6>
 8008458:	6833      	ldr	r3, [r6, #0]
 800845a:	6820      	ldr	r0, [r4, #0]
 800845c:	1d19      	adds	r1, r3, #4
 800845e:	6031      	str	r1, [r6, #0]
 8008460:	0606      	lsls	r6, r0, #24
 8008462:	d501      	bpl.n	8008468 <_printf_i+0xbc>
 8008464:	681d      	ldr	r5, [r3, #0]
 8008466:	e003      	b.n	8008470 <_printf_i+0xc4>
 8008468:	0645      	lsls	r5, r0, #25
 800846a:	d5fb      	bpl.n	8008464 <_printf_i+0xb8>
 800846c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008470:	2d00      	cmp	r5, #0
 8008472:	da03      	bge.n	800847c <_printf_i+0xd0>
 8008474:	232d      	movs	r3, #45	@ 0x2d
 8008476:	426d      	negs	r5, r5
 8008478:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800847c:	4858      	ldr	r0, [pc, #352]	@ (80085e0 <_printf_i+0x234>)
 800847e:	230a      	movs	r3, #10
 8008480:	e011      	b.n	80084a6 <_printf_i+0xfa>
 8008482:	6821      	ldr	r1, [r4, #0]
 8008484:	6833      	ldr	r3, [r6, #0]
 8008486:	0608      	lsls	r0, r1, #24
 8008488:	f853 5b04 	ldr.w	r5, [r3], #4
 800848c:	d402      	bmi.n	8008494 <_printf_i+0xe8>
 800848e:	0649      	lsls	r1, r1, #25
 8008490:	bf48      	it	mi
 8008492:	b2ad      	uxthmi	r5, r5
 8008494:	2f6f      	cmp	r7, #111	@ 0x6f
 8008496:	4852      	ldr	r0, [pc, #328]	@ (80085e0 <_printf_i+0x234>)
 8008498:	6033      	str	r3, [r6, #0]
 800849a:	bf14      	ite	ne
 800849c:	230a      	movne	r3, #10
 800849e:	2308      	moveq	r3, #8
 80084a0:	2100      	movs	r1, #0
 80084a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80084a6:	6866      	ldr	r6, [r4, #4]
 80084a8:	60a6      	str	r6, [r4, #8]
 80084aa:	2e00      	cmp	r6, #0
 80084ac:	db05      	blt.n	80084ba <_printf_i+0x10e>
 80084ae:	6821      	ldr	r1, [r4, #0]
 80084b0:	432e      	orrs	r6, r5
 80084b2:	f021 0104 	bic.w	r1, r1, #4
 80084b6:	6021      	str	r1, [r4, #0]
 80084b8:	d04b      	beq.n	8008552 <_printf_i+0x1a6>
 80084ba:	4616      	mov	r6, r2
 80084bc:	fbb5 f1f3 	udiv	r1, r5, r3
 80084c0:	fb03 5711 	mls	r7, r3, r1, r5
 80084c4:	5dc7      	ldrb	r7, [r0, r7]
 80084c6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80084ca:	462f      	mov	r7, r5
 80084cc:	42bb      	cmp	r3, r7
 80084ce:	460d      	mov	r5, r1
 80084d0:	d9f4      	bls.n	80084bc <_printf_i+0x110>
 80084d2:	2b08      	cmp	r3, #8
 80084d4:	d10b      	bne.n	80084ee <_printf_i+0x142>
 80084d6:	6823      	ldr	r3, [r4, #0]
 80084d8:	07df      	lsls	r7, r3, #31
 80084da:	d508      	bpl.n	80084ee <_printf_i+0x142>
 80084dc:	6923      	ldr	r3, [r4, #16]
 80084de:	6861      	ldr	r1, [r4, #4]
 80084e0:	4299      	cmp	r1, r3
 80084e2:	bfde      	ittt	le
 80084e4:	2330      	movle	r3, #48	@ 0x30
 80084e6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80084ea:	f106 36ff 	addle.w	r6, r6, #4294967295
 80084ee:	1b92      	subs	r2, r2, r6
 80084f0:	6122      	str	r2, [r4, #16]
 80084f2:	f8cd a000 	str.w	sl, [sp]
 80084f6:	464b      	mov	r3, r9
 80084f8:	aa03      	add	r2, sp, #12
 80084fa:	4621      	mov	r1, r4
 80084fc:	4640      	mov	r0, r8
 80084fe:	f7ff fee7 	bl	80082d0 <_printf_common>
 8008502:	3001      	adds	r0, #1
 8008504:	d14a      	bne.n	800859c <_printf_i+0x1f0>
 8008506:	f04f 30ff 	mov.w	r0, #4294967295
 800850a:	b004      	add	sp, #16
 800850c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008510:	6823      	ldr	r3, [r4, #0]
 8008512:	f043 0320 	orr.w	r3, r3, #32
 8008516:	6023      	str	r3, [r4, #0]
 8008518:	4832      	ldr	r0, [pc, #200]	@ (80085e4 <_printf_i+0x238>)
 800851a:	2778      	movs	r7, #120	@ 0x78
 800851c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008520:	6823      	ldr	r3, [r4, #0]
 8008522:	6831      	ldr	r1, [r6, #0]
 8008524:	061f      	lsls	r7, r3, #24
 8008526:	f851 5b04 	ldr.w	r5, [r1], #4
 800852a:	d402      	bmi.n	8008532 <_printf_i+0x186>
 800852c:	065f      	lsls	r7, r3, #25
 800852e:	bf48      	it	mi
 8008530:	b2ad      	uxthmi	r5, r5
 8008532:	6031      	str	r1, [r6, #0]
 8008534:	07d9      	lsls	r1, r3, #31
 8008536:	bf44      	itt	mi
 8008538:	f043 0320 	orrmi.w	r3, r3, #32
 800853c:	6023      	strmi	r3, [r4, #0]
 800853e:	b11d      	cbz	r5, 8008548 <_printf_i+0x19c>
 8008540:	2310      	movs	r3, #16
 8008542:	e7ad      	b.n	80084a0 <_printf_i+0xf4>
 8008544:	4826      	ldr	r0, [pc, #152]	@ (80085e0 <_printf_i+0x234>)
 8008546:	e7e9      	b.n	800851c <_printf_i+0x170>
 8008548:	6823      	ldr	r3, [r4, #0]
 800854a:	f023 0320 	bic.w	r3, r3, #32
 800854e:	6023      	str	r3, [r4, #0]
 8008550:	e7f6      	b.n	8008540 <_printf_i+0x194>
 8008552:	4616      	mov	r6, r2
 8008554:	e7bd      	b.n	80084d2 <_printf_i+0x126>
 8008556:	6833      	ldr	r3, [r6, #0]
 8008558:	6825      	ldr	r5, [r4, #0]
 800855a:	6961      	ldr	r1, [r4, #20]
 800855c:	1d18      	adds	r0, r3, #4
 800855e:	6030      	str	r0, [r6, #0]
 8008560:	062e      	lsls	r6, r5, #24
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	d501      	bpl.n	800856a <_printf_i+0x1be>
 8008566:	6019      	str	r1, [r3, #0]
 8008568:	e002      	b.n	8008570 <_printf_i+0x1c4>
 800856a:	0668      	lsls	r0, r5, #25
 800856c:	d5fb      	bpl.n	8008566 <_printf_i+0x1ba>
 800856e:	8019      	strh	r1, [r3, #0]
 8008570:	2300      	movs	r3, #0
 8008572:	6123      	str	r3, [r4, #16]
 8008574:	4616      	mov	r6, r2
 8008576:	e7bc      	b.n	80084f2 <_printf_i+0x146>
 8008578:	6833      	ldr	r3, [r6, #0]
 800857a:	1d1a      	adds	r2, r3, #4
 800857c:	6032      	str	r2, [r6, #0]
 800857e:	681e      	ldr	r6, [r3, #0]
 8008580:	6862      	ldr	r2, [r4, #4]
 8008582:	2100      	movs	r1, #0
 8008584:	4630      	mov	r0, r6
 8008586:	f7f7 fe63 	bl	8000250 <memchr>
 800858a:	b108      	cbz	r0, 8008590 <_printf_i+0x1e4>
 800858c:	1b80      	subs	r0, r0, r6
 800858e:	6060      	str	r0, [r4, #4]
 8008590:	6863      	ldr	r3, [r4, #4]
 8008592:	6123      	str	r3, [r4, #16]
 8008594:	2300      	movs	r3, #0
 8008596:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800859a:	e7aa      	b.n	80084f2 <_printf_i+0x146>
 800859c:	6923      	ldr	r3, [r4, #16]
 800859e:	4632      	mov	r2, r6
 80085a0:	4649      	mov	r1, r9
 80085a2:	4640      	mov	r0, r8
 80085a4:	47d0      	blx	sl
 80085a6:	3001      	adds	r0, #1
 80085a8:	d0ad      	beq.n	8008506 <_printf_i+0x15a>
 80085aa:	6823      	ldr	r3, [r4, #0]
 80085ac:	079b      	lsls	r3, r3, #30
 80085ae:	d413      	bmi.n	80085d8 <_printf_i+0x22c>
 80085b0:	68e0      	ldr	r0, [r4, #12]
 80085b2:	9b03      	ldr	r3, [sp, #12]
 80085b4:	4298      	cmp	r0, r3
 80085b6:	bfb8      	it	lt
 80085b8:	4618      	movlt	r0, r3
 80085ba:	e7a6      	b.n	800850a <_printf_i+0x15e>
 80085bc:	2301      	movs	r3, #1
 80085be:	4632      	mov	r2, r6
 80085c0:	4649      	mov	r1, r9
 80085c2:	4640      	mov	r0, r8
 80085c4:	47d0      	blx	sl
 80085c6:	3001      	adds	r0, #1
 80085c8:	d09d      	beq.n	8008506 <_printf_i+0x15a>
 80085ca:	3501      	adds	r5, #1
 80085cc:	68e3      	ldr	r3, [r4, #12]
 80085ce:	9903      	ldr	r1, [sp, #12]
 80085d0:	1a5b      	subs	r3, r3, r1
 80085d2:	42ab      	cmp	r3, r5
 80085d4:	dcf2      	bgt.n	80085bc <_printf_i+0x210>
 80085d6:	e7eb      	b.n	80085b0 <_printf_i+0x204>
 80085d8:	2500      	movs	r5, #0
 80085da:	f104 0619 	add.w	r6, r4, #25
 80085de:	e7f5      	b.n	80085cc <_printf_i+0x220>
 80085e0:	08008eb5 	.word	0x08008eb5
 80085e4:	08008ec6 	.word	0x08008ec6

080085e8 <_scanf_chars>:
 80085e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085ec:	4615      	mov	r5, r2
 80085ee:	688a      	ldr	r2, [r1, #8]
 80085f0:	4680      	mov	r8, r0
 80085f2:	460c      	mov	r4, r1
 80085f4:	b932      	cbnz	r2, 8008604 <_scanf_chars+0x1c>
 80085f6:	698a      	ldr	r2, [r1, #24]
 80085f8:	2a00      	cmp	r2, #0
 80085fa:	bf14      	ite	ne
 80085fc:	f04f 32ff 	movne.w	r2, #4294967295
 8008600:	2201      	moveq	r2, #1
 8008602:	608a      	str	r2, [r1, #8]
 8008604:	6822      	ldr	r2, [r4, #0]
 8008606:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8008698 <_scanf_chars+0xb0>
 800860a:	06d1      	lsls	r1, r2, #27
 800860c:	bf5f      	itttt	pl
 800860e:	681a      	ldrpl	r2, [r3, #0]
 8008610:	1d11      	addpl	r1, r2, #4
 8008612:	6019      	strpl	r1, [r3, #0]
 8008614:	6816      	ldrpl	r6, [r2, #0]
 8008616:	2700      	movs	r7, #0
 8008618:	69a0      	ldr	r0, [r4, #24]
 800861a:	b188      	cbz	r0, 8008640 <_scanf_chars+0x58>
 800861c:	2801      	cmp	r0, #1
 800861e:	d107      	bne.n	8008630 <_scanf_chars+0x48>
 8008620:	682b      	ldr	r3, [r5, #0]
 8008622:	781a      	ldrb	r2, [r3, #0]
 8008624:	6963      	ldr	r3, [r4, #20]
 8008626:	5c9b      	ldrb	r3, [r3, r2]
 8008628:	b953      	cbnz	r3, 8008640 <_scanf_chars+0x58>
 800862a:	2f00      	cmp	r7, #0
 800862c:	d031      	beq.n	8008692 <_scanf_chars+0xaa>
 800862e:	e022      	b.n	8008676 <_scanf_chars+0x8e>
 8008630:	2802      	cmp	r0, #2
 8008632:	d120      	bne.n	8008676 <_scanf_chars+0x8e>
 8008634:	682b      	ldr	r3, [r5, #0]
 8008636:	781b      	ldrb	r3, [r3, #0]
 8008638:	f819 3003 	ldrb.w	r3, [r9, r3]
 800863c:	071b      	lsls	r3, r3, #28
 800863e:	d41a      	bmi.n	8008676 <_scanf_chars+0x8e>
 8008640:	6823      	ldr	r3, [r4, #0]
 8008642:	06da      	lsls	r2, r3, #27
 8008644:	bf5e      	ittt	pl
 8008646:	682b      	ldrpl	r3, [r5, #0]
 8008648:	781b      	ldrbpl	r3, [r3, #0]
 800864a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800864e:	682a      	ldr	r2, [r5, #0]
 8008650:	686b      	ldr	r3, [r5, #4]
 8008652:	3201      	adds	r2, #1
 8008654:	602a      	str	r2, [r5, #0]
 8008656:	68a2      	ldr	r2, [r4, #8]
 8008658:	3b01      	subs	r3, #1
 800865a:	3a01      	subs	r2, #1
 800865c:	606b      	str	r3, [r5, #4]
 800865e:	3701      	adds	r7, #1
 8008660:	60a2      	str	r2, [r4, #8]
 8008662:	b142      	cbz	r2, 8008676 <_scanf_chars+0x8e>
 8008664:	2b00      	cmp	r3, #0
 8008666:	dcd7      	bgt.n	8008618 <_scanf_chars+0x30>
 8008668:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800866c:	4629      	mov	r1, r5
 800866e:	4640      	mov	r0, r8
 8008670:	4798      	blx	r3
 8008672:	2800      	cmp	r0, #0
 8008674:	d0d0      	beq.n	8008618 <_scanf_chars+0x30>
 8008676:	6823      	ldr	r3, [r4, #0]
 8008678:	f013 0310 	ands.w	r3, r3, #16
 800867c:	d105      	bne.n	800868a <_scanf_chars+0xa2>
 800867e:	68e2      	ldr	r2, [r4, #12]
 8008680:	3201      	adds	r2, #1
 8008682:	60e2      	str	r2, [r4, #12]
 8008684:	69a2      	ldr	r2, [r4, #24]
 8008686:	b102      	cbz	r2, 800868a <_scanf_chars+0xa2>
 8008688:	7033      	strb	r3, [r6, #0]
 800868a:	6923      	ldr	r3, [r4, #16]
 800868c:	443b      	add	r3, r7
 800868e:	6123      	str	r3, [r4, #16]
 8008690:	2000      	movs	r0, #0
 8008692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008696:	bf00      	nop
 8008698:	08008ef3 	.word	0x08008ef3

0800869c <_scanf_i>:
 800869c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a0:	4698      	mov	r8, r3
 80086a2:	4b74      	ldr	r3, [pc, #464]	@ (8008874 <_scanf_i+0x1d8>)
 80086a4:	460c      	mov	r4, r1
 80086a6:	4682      	mov	sl, r0
 80086a8:	4616      	mov	r6, r2
 80086aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80086ae:	b087      	sub	sp, #28
 80086b0:	ab03      	add	r3, sp, #12
 80086b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80086b6:	4b70      	ldr	r3, [pc, #448]	@ (8008878 <_scanf_i+0x1dc>)
 80086b8:	69a1      	ldr	r1, [r4, #24]
 80086ba:	4a70      	ldr	r2, [pc, #448]	@ (800887c <_scanf_i+0x1e0>)
 80086bc:	2903      	cmp	r1, #3
 80086be:	bf08      	it	eq
 80086c0:	461a      	moveq	r2, r3
 80086c2:	68a3      	ldr	r3, [r4, #8]
 80086c4:	9201      	str	r2, [sp, #4]
 80086c6:	1e5a      	subs	r2, r3, #1
 80086c8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80086cc:	bf88      	it	hi
 80086ce:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80086d2:	4627      	mov	r7, r4
 80086d4:	bf82      	ittt	hi
 80086d6:	eb03 0905 	addhi.w	r9, r3, r5
 80086da:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80086de:	60a3      	strhi	r3, [r4, #8]
 80086e0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80086e4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80086e8:	bf98      	it	ls
 80086ea:	f04f 0900 	movls.w	r9, #0
 80086ee:	6023      	str	r3, [r4, #0]
 80086f0:	463d      	mov	r5, r7
 80086f2:	f04f 0b00 	mov.w	fp, #0
 80086f6:	6831      	ldr	r1, [r6, #0]
 80086f8:	ab03      	add	r3, sp, #12
 80086fa:	7809      	ldrb	r1, [r1, #0]
 80086fc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008700:	2202      	movs	r2, #2
 8008702:	f7f7 fda5 	bl	8000250 <memchr>
 8008706:	b328      	cbz	r0, 8008754 <_scanf_i+0xb8>
 8008708:	f1bb 0f01 	cmp.w	fp, #1
 800870c:	d159      	bne.n	80087c2 <_scanf_i+0x126>
 800870e:	6862      	ldr	r2, [r4, #4]
 8008710:	b92a      	cbnz	r2, 800871e <_scanf_i+0x82>
 8008712:	6822      	ldr	r2, [r4, #0]
 8008714:	2108      	movs	r1, #8
 8008716:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800871a:	6061      	str	r1, [r4, #4]
 800871c:	6022      	str	r2, [r4, #0]
 800871e:	6822      	ldr	r2, [r4, #0]
 8008720:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008724:	6022      	str	r2, [r4, #0]
 8008726:	68a2      	ldr	r2, [r4, #8]
 8008728:	1e51      	subs	r1, r2, #1
 800872a:	60a1      	str	r1, [r4, #8]
 800872c:	b192      	cbz	r2, 8008754 <_scanf_i+0xb8>
 800872e:	6832      	ldr	r2, [r6, #0]
 8008730:	1c51      	adds	r1, r2, #1
 8008732:	6031      	str	r1, [r6, #0]
 8008734:	7812      	ldrb	r2, [r2, #0]
 8008736:	f805 2b01 	strb.w	r2, [r5], #1
 800873a:	6872      	ldr	r2, [r6, #4]
 800873c:	3a01      	subs	r2, #1
 800873e:	2a00      	cmp	r2, #0
 8008740:	6072      	str	r2, [r6, #4]
 8008742:	dc07      	bgt.n	8008754 <_scanf_i+0xb8>
 8008744:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008748:	4631      	mov	r1, r6
 800874a:	4650      	mov	r0, sl
 800874c:	4790      	blx	r2
 800874e:	2800      	cmp	r0, #0
 8008750:	f040 8085 	bne.w	800885e <_scanf_i+0x1c2>
 8008754:	f10b 0b01 	add.w	fp, fp, #1
 8008758:	f1bb 0f03 	cmp.w	fp, #3
 800875c:	d1cb      	bne.n	80086f6 <_scanf_i+0x5a>
 800875e:	6863      	ldr	r3, [r4, #4]
 8008760:	b90b      	cbnz	r3, 8008766 <_scanf_i+0xca>
 8008762:	230a      	movs	r3, #10
 8008764:	6063      	str	r3, [r4, #4]
 8008766:	6863      	ldr	r3, [r4, #4]
 8008768:	4945      	ldr	r1, [pc, #276]	@ (8008880 <_scanf_i+0x1e4>)
 800876a:	6960      	ldr	r0, [r4, #20]
 800876c:	1ac9      	subs	r1, r1, r3
 800876e:	f000 f889 	bl	8008884 <__sccl>
 8008772:	f04f 0b00 	mov.w	fp, #0
 8008776:	68a3      	ldr	r3, [r4, #8]
 8008778:	6822      	ldr	r2, [r4, #0]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d03d      	beq.n	80087fa <_scanf_i+0x15e>
 800877e:	6831      	ldr	r1, [r6, #0]
 8008780:	6960      	ldr	r0, [r4, #20]
 8008782:	f891 c000 	ldrb.w	ip, [r1]
 8008786:	f810 000c 	ldrb.w	r0, [r0, ip]
 800878a:	2800      	cmp	r0, #0
 800878c:	d035      	beq.n	80087fa <_scanf_i+0x15e>
 800878e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8008792:	d124      	bne.n	80087de <_scanf_i+0x142>
 8008794:	0510      	lsls	r0, r2, #20
 8008796:	d522      	bpl.n	80087de <_scanf_i+0x142>
 8008798:	f10b 0b01 	add.w	fp, fp, #1
 800879c:	f1b9 0f00 	cmp.w	r9, #0
 80087a0:	d003      	beq.n	80087aa <_scanf_i+0x10e>
 80087a2:	3301      	adds	r3, #1
 80087a4:	f109 39ff 	add.w	r9, r9, #4294967295
 80087a8:	60a3      	str	r3, [r4, #8]
 80087aa:	6873      	ldr	r3, [r6, #4]
 80087ac:	3b01      	subs	r3, #1
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	6073      	str	r3, [r6, #4]
 80087b2:	dd1b      	ble.n	80087ec <_scanf_i+0x150>
 80087b4:	6833      	ldr	r3, [r6, #0]
 80087b6:	3301      	adds	r3, #1
 80087b8:	6033      	str	r3, [r6, #0]
 80087ba:	68a3      	ldr	r3, [r4, #8]
 80087bc:	3b01      	subs	r3, #1
 80087be:	60a3      	str	r3, [r4, #8]
 80087c0:	e7d9      	b.n	8008776 <_scanf_i+0xda>
 80087c2:	f1bb 0f02 	cmp.w	fp, #2
 80087c6:	d1ae      	bne.n	8008726 <_scanf_i+0x8a>
 80087c8:	6822      	ldr	r2, [r4, #0]
 80087ca:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80087ce:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80087d2:	d1c4      	bne.n	800875e <_scanf_i+0xc2>
 80087d4:	2110      	movs	r1, #16
 80087d6:	6061      	str	r1, [r4, #4]
 80087d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80087dc:	e7a2      	b.n	8008724 <_scanf_i+0x88>
 80087de:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80087e2:	6022      	str	r2, [r4, #0]
 80087e4:	780b      	ldrb	r3, [r1, #0]
 80087e6:	f805 3b01 	strb.w	r3, [r5], #1
 80087ea:	e7de      	b.n	80087aa <_scanf_i+0x10e>
 80087ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80087f0:	4631      	mov	r1, r6
 80087f2:	4650      	mov	r0, sl
 80087f4:	4798      	blx	r3
 80087f6:	2800      	cmp	r0, #0
 80087f8:	d0df      	beq.n	80087ba <_scanf_i+0x11e>
 80087fa:	6823      	ldr	r3, [r4, #0]
 80087fc:	05d9      	lsls	r1, r3, #23
 80087fe:	d50d      	bpl.n	800881c <_scanf_i+0x180>
 8008800:	42bd      	cmp	r5, r7
 8008802:	d909      	bls.n	8008818 <_scanf_i+0x17c>
 8008804:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8008808:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800880c:	4632      	mov	r2, r6
 800880e:	4650      	mov	r0, sl
 8008810:	4798      	blx	r3
 8008812:	f105 39ff 	add.w	r9, r5, #4294967295
 8008816:	464d      	mov	r5, r9
 8008818:	42bd      	cmp	r5, r7
 800881a:	d028      	beq.n	800886e <_scanf_i+0x1d2>
 800881c:	6822      	ldr	r2, [r4, #0]
 800881e:	f012 0210 	ands.w	r2, r2, #16
 8008822:	d113      	bne.n	800884c <_scanf_i+0x1b0>
 8008824:	702a      	strb	r2, [r5, #0]
 8008826:	6863      	ldr	r3, [r4, #4]
 8008828:	9e01      	ldr	r6, [sp, #4]
 800882a:	4639      	mov	r1, r7
 800882c:	4650      	mov	r0, sl
 800882e:	47b0      	blx	r6
 8008830:	f8d8 3000 	ldr.w	r3, [r8]
 8008834:	6821      	ldr	r1, [r4, #0]
 8008836:	1d1a      	adds	r2, r3, #4
 8008838:	f8c8 2000 	str.w	r2, [r8]
 800883c:	f011 0f20 	tst.w	r1, #32
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	d00f      	beq.n	8008864 <_scanf_i+0x1c8>
 8008844:	6018      	str	r0, [r3, #0]
 8008846:	68e3      	ldr	r3, [r4, #12]
 8008848:	3301      	adds	r3, #1
 800884a:	60e3      	str	r3, [r4, #12]
 800884c:	6923      	ldr	r3, [r4, #16]
 800884e:	1bed      	subs	r5, r5, r7
 8008850:	445d      	add	r5, fp
 8008852:	442b      	add	r3, r5
 8008854:	6123      	str	r3, [r4, #16]
 8008856:	2000      	movs	r0, #0
 8008858:	b007      	add	sp, #28
 800885a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800885e:	f04f 0b00 	mov.w	fp, #0
 8008862:	e7ca      	b.n	80087fa <_scanf_i+0x15e>
 8008864:	07ca      	lsls	r2, r1, #31
 8008866:	bf4c      	ite	mi
 8008868:	8018      	strhmi	r0, [r3, #0]
 800886a:	6018      	strpl	r0, [r3, #0]
 800886c:	e7eb      	b.n	8008846 <_scanf_i+0x1aa>
 800886e:	2001      	movs	r0, #1
 8008870:	e7f2      	b.n	8008858 <_scanf_i+0x1bc>
 8008872:	bf00      	nop
 8008874:	08008e80 	.word	0x08008e80
 8008878:	08008b2d 	.word	0x08008b2d
 800887c:	08008c0d 	.word	0x08008c0d
 8008880:	08008ee7 	.word	0x08008ee7

08008884 <__sccl>:
 8008884:	b570      	push	{r4, r5, r6, lr}
 8008886:	780b      	ldrb	r3, [r1, #0]
 8008888:	4604      	mov	r4, r0
 800888a:	2b5e      	cmp	r3, #94	@ 0x5e
 800888c:	bf0b      	itete	eq
 800888e:	784b      	ldrbeq	r3, [r1, #1]
 8008890:	1c4a      	addne	r2, r1, #1
 8008892:	1c8a      	addeq	r2, r1, #2
 8008894:	2100      	movne	r1, #0
 8008896:	bf08      	it	eq
 8008898:	2101      	moveq	r1, #1
 800889a:	3801      	subs	r0, #1
 800889c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80088a0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80088a4:	42a8      	cmp	r0, r5
 80088a6:	d1fb      	bne.n	80088a0 <__sccl+0x1c>
 80088a8:	b90b      	cbnz	r3, 80088ae <__sccl+0x2a>
 80088aa:	1e50      	subs	r0, r2, #1
 80088ac:	bd70      	pop	{r4, r5, r6, pc}
 80088ae:	f081 0101 	eor.w	r1, r1, #1
 80088b2:	54e1      	strb	r1, [r4, r3]
 80088b4:	4610      	mov	r0, r2
 80088b6:	4602      	mov	r2, r0
 80088b8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80088bc:	2d2d      	cmp	r5, #45	@ 0x2d
 80088be:	d005      	beq.n	80088cc <__sccl+0x48>
 80088c0:	2d5d      	cmp	r5, #93	@ 0x5d
 80088c2:	d016      	beq.n	80088f2 <__sccl+0x6e>
 80088c4:	2d00      	cmp	r5, #0
 80088c6:	d0f1      	beq.n	80088ac <__sccl+0x28>
 80088c8:	462b      	mov	r3, r5
 80088ca:	e7f2      	b.n	80088b2 <__sccl+0x2e>
 80088cc:	7846      	ldrb	r6, [r0, #1]
 80088ce:	2e5d      	cmp	r6, #93	@ 0x5d
 80088d0:	d0fa      	beq.n	80088c8 <__sccl+0x44>
 80088d2:	42b3      	cmp	r3, r6
 80088d4:	dcf8      	bgt.n	80088c8 <__sccl+0x44>
 80088d6:	3002      	adds	r0, #2
 80088d8:	461a      	mov	r2, r3
 80088da:	3201      	adds	r2, #1
 80088dc:	4296      	cmp	r6, r2
 80088de:	54a1      	strb	r1, [r4, r2]
 80088e0:	dcfb      	bgt.n	80088da <__sccl+0x56>
 80088e2:	1af2      	subs	r2, r6, r3
 80088e4:	3a01      	subs	r2, #1
 80088e6:	1c5d      	adds	r5, r3, #1
 80088e8:	42b3      	cmp	r3, r6
 80088ea:	bfa8      	it	ge
 80088ec:	2200      	movge	r2, #0
 80088ee:	18ab      	adds	r3, r5, r2
 80088f0:	e7e1      	b.n	80088b6 <__sccl+0x32>
 80088f2:	4610      	mov	r0, r2
 80088f4:	e7da      	b.n	80088ac <__sccl+0x28>

080088f6 <__submore>:
 80088f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088fa:	460c      	mov	r4, r1
 80088fc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80088fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008902:	4299      	cmp	r1, r3
 8008904:	d11d      	bne.n	8008942 <__submore+0x4c>
 8008906:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800890a:	f7ff f92d 	bl	8007b68 <_malloc_r>
 800890e:	b918      	cbnz	r0, 8008918 <__submore+0x22>
 8008910:	f04f 30ff 	mov.w	r0, #4294967295
 8008914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008918:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800891c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800891e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8008922:	6360      	str	r0, [r4, #52]	@ 0x34
 8008924:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8008928:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800892c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8008930:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008934:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8008938:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800893c:	6020      	str	r0, [r4, #0]
 800893e:	2000      	movs	r0, #0
 8008940:	e7e8      	b.n	8008914 <__submore+0x1e>
 8008942:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8008944:	0077      	lsls	r7, r6, #1
 8008946:	463a      	mov	r2, r7
 8008948:	f000 f848 	bl	80089dc <_realloc_r>
 800894c:	4605      	mov	r5, r0
 800894e:	2800      	cmp	r0, #0
 8008950:	d0de      	beq.n	8008910 <__submore+0x1a>
 8008952:	eb00 0806 	add.w	r8, r0, r6
 8008956:	4601      	mov	r1, r0
 8008958:	4632      	mov	r2, r6
 800895a:	4640      	mov	r0, r8
 800895c:	f000 f830 	bl	80089c0 <memcpy>
 8008960:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8008964:	f8c4 8000 	str.w	r8, [r4]
 8008968:	e7e9      	b.n	800893e <__submore+0x48>

0800896a <memmove>:
 800896a:	4288      	cmp	r0, r1
 800896c:	b510      	push	{r4, lr}
 800896e:	eb01 0402 	add.w	r4, r1, r2
 8008972:	d902      	bls.n	800897a <memmove+0x10>
 8008974:	4284      	cmp	r4, r0
 8008976:	4623      	mov	r3, r4
 8008978:	d807      	bhi.n	800898a <memmove+0x20>
 800897a:	1e43      	subs	r3, r0, #1
 800897c:	42a1      	cmp	r1, r4
 800897e:	d008      	beq.n	8008992 <memmove+0x28>
 8008980:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008984:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008988:	e7f8      	b.n	800897c <memmove+0x12>
 800898a:	4402      	add	r2, r0
 800898c:	4601      	mov	r1, r0
 800898e:	428a      	cmp	r2, r1
 8008990:	d100      	bne.n	8008994 <memmove+0x2a>
 8008992:	bd10      	pop	{r4, pc}
 8008994:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008998:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800899c:	e7f7      	b.n	800898e <memmove+0x24>
	...

080089a0 <_sbrk_r>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	4d06      	ldr	r5, [pc, #24]	@ (80089bc <_sbrk_r+0x1c>)
 80089a4:	2300      	movs	r3, #0
 80089a6:	4604      	mov	r4, r0
 80089a8:	4608      	mov	r0, r1
 80089aa:	602b      	str	r3, [r5, #0]
 80089ac:	f7f9 fb76 	bl	800209c <_sbrk>
 80089b0:	1c43      	adds	r3, r0, #1
 80089b2:	d102      	bne.n	80089ba <_sbrk_r+0x1a>
 80089b4:	682b      	ldr	r3, [r5, #0]
 80089b6:	b103      	cbz	r3, 80089ba <_sbrk_r+0x1a>
 80089b8:	6023      	str	r3, [r4, #0]
 80089ba:	bd38      	pop	{r3, r4, r5, pc}
 80089bc:	20000a0c 	.word	0x20000a0c

080089c0 <memcpy>:
 80089c0:	440a      	add	r2, r1
 80089c2:	4291      	cmp	r1, r2
 80089c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089c8:	d100      	bne.n	80089cc <memcpy+0xc>
 80089ca:	4770      	bx	lr
 80089cc:	b510      	push	{r4, lr}
 80089ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089d6:	4291      	cmp	r1, r2
 80089d8:	d1f9      	bne.n	80089ce <memcpy+0xe>
 80089da:	bd10      	pop	{r4, pc}

080089dc <_realloc_r>:
 80089dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089e0:	4607      	mov	r7, r0
 80089e2:	4614      	mov	r4, r2
 80089e4:	460d      	mov	r5, r1
 80089e6:	b921      	cbnz	r1, 80089f2 <_realloc_r+0x16>
 80089e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089ec:	4611      	mov	r1, r2
 80089ee:	f7ff b8bb 	b.w	8007b68 <_malloc_r>
 80089f2:	b92a      	cbnz	r2, 8008a00 <_realloc_r+0x24>
 80089f4:	f7ff f84c 	bl	8007a90 <_free_r>
 80089f8:	4625      	mov	r5, r4
 80089fa:	4628      	mov	r0, r5
 80089fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a00:	f000 f906 	bl	8008c10 <_malloc_usable_size_r>
 8008a04:	4284      	cmp	r4, r0
 8008a06:	4606      	mov	r6, r0
 8008a08:	d802      	bhi.n	8008a10 <_realloc_r+0x34>
 8008a0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008a0e:	d8f4      	bhi.n	80089fa <_realloc_r+0x1e>
 8008a10:	4621      	mov	r1, r4
 8008a12:	4638      	mov	r0, r7
 8008a14:	f7ff f8a8 	bl	8007b68 <_malloc_r>
 8008a18:	4680      	mov	r8, r0
 8008a1a:	b908      	cbnz	r0, 8008a20 <_realloc_r+0x44>
 8008a1c:	4645      	mov	r5, r8
 8008a1e:	e7ec      	b.n	80089fa <_realloc_r+0x1e>
 8008a20:	42b4      	cmp	r4, r6
 8008a22:	4622      	mov	r2, r4
 8008a24:	4629      	mov	r1, r5
 8008a26:	bf28      	it	cs
 8008a28:	4632      	movcs	r2, r6
 8008a2a:	f7ff ffc9 	bl	80089c0 <memcpy>
 8008a2e:	4629      	mov	r1, r5
 8008a30:	4638      	mov	r0, r7
 8008a32:	f7ff f82d 	bl	8007a90 <_free_r>
 8008a36:	e7f1      	b.n	8008a1c <_realloc_r+0x40>

08008a38 <_strtol_l.isra.0>:
 8008a38:	2b24      	cmp	r3, #36	@ 0x24
 8008a3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a3e:	4686      	mov	lr, r0
 8008a40:	4690      	mov	r8, r2
 8008a42:	d801      	bhi.n	8008a48 <_strtol_l.isra.0+0x10>
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	d106      	bne.n	8008a56 <_strtol_l.isra.0+0x1e>
 8008a48:	f7fe fff6 	bl	8007a38 <__errno>
 8008a4c:	2316      	movs	r3, #22
 8008a4e:	6003      	str	r3, [r0, #0]
 8008a50:	2000      	movs	r0, #0
 8008a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a56:	4834      	ldr	r0, [pc, #208]	@ (8008b28 <_strtol_l.isra.0+0xf0>)
 8008a58:	460d      	mov	r5, r1
 8008a5a:	462a      	mov	r2, r5
 8008a5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a60:	5d06      	ldrb	r6, [r0, r4]
 8008a62:	f016 0608 	ands.w	r6, r6, #8
 8008a66:	d1f8      	bne.n	8008a5a <_strtol_l.isra.0+0x22>
 8008a68:	2c2d      	cmp	r4, #45	@ 0x2d
 8008a6a:	d110      	bne.n	8008a8e <_strtol_l.isra.0+0x56>
 8008a6c:	782c      	ldrb	r4, [r5, #0]
 8008a6e:	2601      	movs	r6, #1
 8008a70:	1c95      	adds	r5, r2, #2
 8008a72:	f033 0210 	bics.w	r2, r3, #16
 8008a76:	d115      	bne.n	8008aa4 <_strtol_l.isra.0+0x6c>
 8008a78:	2c30      	cmp	r4, #48	@ 0x30
 8008a7a:	d10d      	bne.n	8008a98 <_strtol_l.isra.0+0x60>
 8008a7c:	782a      	ldrb	r2, [r5, #0]
 8008a7e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008a82:	2a58      	cmp	r2, #88	@ 0x58
 8008a84:	d108      	bne.n	8008a98 <_strtol_l.isra.0+0x60>
 8008a86:	786c      	ldrb	r4, [r5, #1]
 8008a88:	3502      	adds	r5, #2
 8008a8a:	2310      	movs	r3, #16
 8008a8c:	e00a      	b.n	8008aa4 <_strtol_l.isra.0+0x6c>
 8008a8e:	2c2b      	cmp	r4, #43	@ 0x2b
 8008a90:	bf04      	itt	eq
 8008a92:	782c      	ldrbeq	r4, [r5, #0]
 8008a94:	1c95      	addeq	r5, r2, #2
 8008a96:	e7ec      	b.n	8008a72 <_strtol_l.isra.0+0x3a>
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d1f6      	bne.n	8008a8a <_strtol_l.isra.0+0x52>
 8008a9c:	2c30      	cmp	r4, #48	@ 0x30
 8008a9e:	bf14      	ite	ne
 8008aa0:	230a      	movne	r3, #10
 8008aa2:	2308      	moveq	r3, #8
 8008aa4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008aa8:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008aac:	2200      	movs	r2, #0
 8008aae:	fbbc f9f3 	udiv	r9, ip, r3
 8008ab2:	4610      	mov	r0, r2
 8008ab4:	fb03 ca19 	mls	sl, r3, r9, ip
 8008ab8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008abc:	2f09      	cmp	r7, #9
 8008abe:	d80f      	bhi.n	8008ae0 <_strtol_l.isra.0+0xa8>
 8008ac0:	463c      	mov	r4, r7
 8008ac2:	42a3      	cmp	r3, r4
 8008ac4:	dd1b      	ble.n	8008afe <_strtol_l.isra.0+0xc6>
 8008ac6:	1c57      	adds	r7, r2, #1
 8008ac8:	d007      	beq.n	8008ada <_strtol_l.isra.0+0xa2>
 8008aca:	4581      	cmp	r9, r0
 8008acc:	d314      	bcc.n	8008af8 <_strtol_l.isra.0+0xc0>
 8008ace:	d101      	bne.n	8008ad4 <_strtol_l.isra.0+0x9c>
 8008ad0:	45a2      	cmp	sl, r4
 8008ad2:	db11      	blt.n	8008af8 <_strtol_l.isra.0+0xc0>
 8008ad4:	fb00 4003 	mla	r0, r0, r3, r4
 8008ad8:	2201      	movs	r2, #1
 8008ada:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008ade:	e7eb      	b.n	8008ab8 <_strtol_l.isra.0+0x80>
 8008ae0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008ae4:	2f19      	cmp	r7, #25
 8008ae6:	d801      	bhi.n	8008aec <_strtol_l.isra.0+0xb4>
 8008ae8:	3c37      	subs	r4, #55	@ 0x37
 8008aea:	e7ea      	b.n	8008ac2 <_strtol_l.isra.0+0x8a>
 8008aec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008af0:	2f19      	cmp	r7, #25
 8008af2:	d804      	bhi.n	8008afe <_strtol_l.isra.0+0xc6>
 8008af4:	3c57      	subs	r4, #87	@ 0x57
 8008af6:	e7e4      	b.n	8008ac2 <_strtol_l.isra.0+0x8a>
 8008af8:	f04f 32ff 	mov.w	r2, #4294967295
 8008afc:	e7ed      	b.n	8008ada <_strtol_l.isra.0+0xa2>
 8008afe:	1c53      	adds	r3, r2, #1
 8008b00:	d108      	bne.n	8008b14 <_strtol_l.isra.0+0xdc>
 8008b02:	2322      	movs	r3, #34	@ 0x22
 8008b04:	f8ce 3000 	str.w	r3, [lr]
 8008b08:	4660      	mov	r0, ip
 8008b0a:	f1b8 0f00 	cmp.w	r8, #0
 8008b0e:	d0a0      	beq.n	8008a52 <_strtol_l.isra.0+0x1a>
 8008b10:	1e69      	subs	r1, r5, #1
 8008b12:	e006      	b.n	8008b22 <_strtol_l.isra.0+0xea>
 8008b14:	b106      	cbz	r6, 8008b18 <_strtol_l.isra.0+0xe0>
 8008b16:	4240      	negs	r0, r0
 8008b18:	f1b8 0f00 	cmp.w	r8, #0
 8008b1c:	d099      	beq.n	8008a52 <_strtol_l.isra.0+0x1a>
 8008b1e:	2a00      	cmp	r2, #0
 8008b20:	d1f6      	bne.n	8008b10 <_strtol_l.isra.0+0xd8>
 8008b22:	f8c8 1000 	str.w	r1, [r8]
 8008b26:	e794      	b.n	8008a52 <_strtol_l.isra.0+0x1a>
 8008b28:	08008ef3 	.word	0x08008ef3

08008b2c <_strtol_r>:
 8008b2c:	f7ff bf84 	b.w	8008a38 <_strtol_l.isra.0>

08008b30 <_strtoul_l.isra.0>:
 8008b30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b34:	4e34      	ldr	r6, [pc, #208]	@ (8008c08 <_strtoul_l.isra.0+0xd8>)
 8008b36:	4686      	mov	lr, r0
 8008b38:	460d      	mov	r5, r1
 8008b3a:	4628      	mov	r0, r5
 8008b3c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b40:	5d37      	ldrb	r7, [r6, r4]
 8008b42:	f017 0708 	ands.w	r7, r7, #8
 8008b46:	d1f8      	bne.n	8008b3a <_strtoul_l.isra.0+0xa>
 8008b48:	2c2d      	cmp	r4, #45	@ 0x2d
 8008b4a:	d110      	bne.n	8008b6e <_strtoul_l.isra.0+0x3e>
 8008b4c:	782c      	ldrb	r4, [r5, #0]
 8008b4e:	2701      	movs	r7, #1
 8008b50:	1c85      	adds	r5, r0, #2
 8008b52:	f033 0010 	bics.w	r0, r3, #16
 8008b56:	d115      	bne.n	8008b84 <_strtoul_l.isra.0+0x54>
 8008b58:	2c30      	cmp	r4, #48	@ 0x30
 8008b5a:	d10d      	bne.n	8008b78 <_strtoul_l.isra.0+0x48>
 8008b5c:	7828      	ldrb	r0, [r5, #0]
 8008b5e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8008b62:	2858      	cmp	r0, #88	@ 0x58
 8008b64:	d108      	bne.n	8008b78 <_strtoul_l.isra.0+0x48>
 8008b66:	786c      	ldrb	r4, [r5, #1]
 8008b68:	3502      	adds	r5, #2
 8008b6a:	2310      	movs	r3, #16
 8008b6c:	e00a      	b.n	8008b84 <_strtoul_l.isra.0+0x54>
 8008b6e:	2c2b      	cmp	r4, #43	@ 0x2b
 8008b70:	bf04      	itt	eq
 8008b72:	782c      	ldrbeq	r4, [r5, #0]
 8008b74:	1c85      	addeq	r5, r0, #2
 8008b76:	e7ec      	b.n	8008b52 <_strtoul_l.isra.0+0x22>
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d1f6      	bne.n	8008b6a <_strtoul_l.isra.0+0x3a>
 8008b7c:	2c30      	cmp	r4, #48	@ 0x30
 8008b7e:	bf14      	ite	ne
 8008b80:	230a      	movne	r3, #10
 8008b82:	2308      	moveq	r3, #8
 8008b84:	f04f 38ff 	mov.w	r8, #4294967295
 8008b88:	2600      	movs	r6, #0
 8008b8a:	fbb8 f8f3 	udiv	r8, r8, r3
 8008b8e:	fb03 f908 	mul.w	r9, r3, r8
 8008b92:	ea6f 0909 	mvn.w	r9, r9
 8008b96:	4630      	mov	r0, r6
 8008b98:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8008b9c:	f1bc 0f09 	cmp.w	ip, #9
 8008ba0:	d810      	bhi.n	8008bc4 <_strtoul_l.isra.0+0x94>
 8008ba2:	4664      	mov	r4, ip
 8008ba4:	42a3      	cmp	r3, r4
 8008ba6:	dd1e      	ble.n	8008be6 <_strtoul_l.isra.0+0xb6>
 8008ba8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8008bac:	d007      	beq.n	8008bbe <_strtoul_l.isra.0+0x8e>
 8008bae:	4580      	cmp	r8, r0
 8008bb0:	d316      	bcc.n	8008be0 <_strtoul_l.isra.0+0xb0>
 8008bb2:	d101      	bne.n	8008bb8 <_strtoul_l.isra.0+0x88>
 8008bb4:	45a1      	cmp	r9, r4
 8008bb6:	db13      	blt.n	8008be0 <_strtoul_l.isra.0+0xb0>
 8008bb8:	fb00 4003 	mla	r0, r0, r3, r4
 8008bbc:	2601      	movs	r6, #1
 8008bbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bc2:	e7e9      	b.n	8008b98 <_strtoul_l.isra.0+0x68>
 8008bc4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8008bc8:	f1bc 0f19 	cmp.w	ip, #25
 8008bcc:	d801      	bhi.n	8008bd2 <_strtoul_l.isra.0+0xa2>
 8008bce:	3c37      	subs	r4, #55	@ 0x37
 8008bd0:	e7e8      	b.n	8008ba4 <_strtoul_l.isra.0+0x74>
 8008bd2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8008bd6:	f1bc 0f19 	cmp.w	ip, #25
 8008bda:	d804      	bhi.n	8008be6 <_strtoul_l.isra.0+0xb6>
 8008bdc:	3c57      	subs	r4, #87	@ 0x57
 8008bde:	e7e1      	b.n	8008ba4 <_strtoul_l.isra.0+0x74>
 8008be0:	f04f 36ff 	mov.w	r6, #4294967295
 8008be4:	e7eb      	b.n	8008bbe <_strtoul_l.isra.0+0x8e>
 8008be6:	1c73      	adds	r3, r6, #1
 8008be8:	d106      	bne.n	8008bf8 <_strtoul_l.isra.0+0xc8>
 8008bea:	2322      	movs	r3, #34	@ 0x22
 8008bec:	f8ce 3000 	str.w	r3, [lr]
 8008bf0:	4630      	mov	r0, r6
 8008bf2:	b932      	cbnz	r2, 8008c02 <_strtoul_l.isra.0+0xd2>
 8008bf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008bf8:	b107      	cbz	r7, 8008bfc <_strtoul_l.isra.0+0xcc>
 8008bfa:	4240      	negs	r0, r0
 8008bfc:	2a00      	cmp	r2, #0
 8008bfe:	d0f9      	beq.n	8008bf4 <_strtoul_l.isra.0+0xc4>
 8008c00:	b106      	cbz	r6, 8008c04 <_strtoul_l.isra.0+0xd4>
 8008c02:	1e69      	subs	r1, r5, #1
 8008c04:	6011      	str	r1, [r2, #0]
 8008c06:	e7f5      	b.n	8008bf4 <_strtoul_l.isra.0+0xc4>
 8008c08:	08008ef3 	.word	0x08008ef3

08008c0c <_strtoul_r>:
 8008c0c:	f7ff bf90 	b.w	8008b30 <_strtoul_l.isra.0>

08008c10 <_malloc_usable_size_r>:
 8008c10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c14:	1f18      	subs	r0, r3, #4
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	bfbc      	itt	lt
 8008c1a:	580b      	ldrlt	r3, [r1, r0]
 8008c1c:	18c0      	addlt	r0, r0, r3
 8008c1e:	4770      	bx	lr

08008c20 <_init>:
 8008c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c22:	bf00      	nop
 8008c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c26:	bc08      	pop	{r3}
 8008c28:	469e      	mov	lr, r3
 8008c2a:	4770      	bx	lr

08008c2c <_fini>:
 8008c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2e:	bf00      	nop
 8008c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c32:	bc08      	pop	{r3}
 8008c34:	469e      	mov	lr, r3
 8008c36:	4770      	bx	lr
