/// Auto-generated register definitions for NVIC
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f0::nvic {

// ============================================================================
// NVIC - Nested Vectored Interrupt
      Controller
// Base Address: 0xE000E100
// ============================================================================

/// NVIC Register Structure
struct NVIC_Registers {

    /// Interrupt Set Enable Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISER;
    uint8_t RESERVED_0004[124]; ///< Reserved

    /// Interrupt Clear Enable
          Register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICER;
    uint8_t RESERVED_0084[124]; ///< Reserved

    /// Interrupt Set-Pending Register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISPR;
    uint8_t RESERVED_0104[124]; ///< Reserved

    /// Interrupt Clear-Pending
          Register
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICPR;
    uint8_t RESERVED_0184[380]; ///< Reserved

    /// Interrupt Priority Register 0
    /// Offset: 0x0300
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR0;

    /// Interrupt Priority Register 1
    /// Offset: 0x0304
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR1;

    /// Interrupt Priority Register 2
    /// Offset: 0x0308
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR2;

    /// Interrupt Priority Register 3
    /// Offset: 0x030C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR3;

    /// Interrupt Priority Register 4
    /// Offset: 0x0310
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR4;

    /// Interrupt Priority Register 5
    /// Offset: 0x0314
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR5;

    /// Interrupt Priority Register 6
    /// Offset: 0x0318
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR6;

    /// Interrupt Priority Register 7
    /// Offset: 0x031C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR7;
};

static_assert(sizeof(NVIC_Registers) >= 800, "NVIC_Registers size mismatch");

/// NVIC peripheral instance
inline NVIC_Registers* NVIC() {
    return reinterpret_cast<NVIC_Registers*>(0xE000E100);
}

}  // namespace alloy::hal::st::stm32f0::nvic
