// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 20.3 (Release Build #72)
// 
// Legal Notice: Copyright 2020 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2100003_21_B1_stall_region
// SystemVerilog created on Thu Oct 22 21:45:51 2020


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE2100003_21_B1_stall_region (
    input wire [511:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_readdata,
    input wire [0:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writeack,
    input wire [0:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_waitrequest,
    input wire [0:0] in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_readdatavalid,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_valid_out,
    output wire [0:0] out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_stall_out,
    input wire [0:0] in_feedback_in_14,
    input wire [0:0] in_feedback_in_15,
    output wire [0:0] out_feedback_stall_out_14,
    output wire [0:0] out_feedback_stall_out_15,
    input wire [0:0] in_feedback_valid_in_14,
    input wire [0:0] in_feedback_valid_in_15,
    input wire [0:0] in_pipeline_stall_in,
    output wire [0:0] out_pipeline_valid_out,
    input wire [31:0] in_arg1,
    input wire [63:0] in_arg2,
    input wire [31:0] in_arg6,
    input wire [0:0] in_flush,
    input wire [0:0] in_intel_reserved_ffwd_1_0,
    input wire [32:0] in_intel_reserved_ffwd_6_0,
    input wire [0:0] in_stall_in,
    output wire [0:0] out_stall_out,
    input wire [0:0] in_forked19,
    input wire [0:0] in_valid_in,
    output wire [32:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_address,
    output wire [0:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_enable,
    output wire [0:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_read,
    output wire [0:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_write,
    output wire [511:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writedata,
    output wire [63:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_byteenable,
    output wire [4:0] out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_burstcount,
    output wire [31:0] out_c0_exe1,
    output wire [0:0] out_c0_exe2,
    output wire [0:0] out_c0_exe3,
    output wire [0:0] out_c1_exe1,
    output wire [31:0] out_c1_exe2,
    output wire [31:0] out_c1_exe4,
    output wire [31:0] out_lm,
    output wire [0:0] out_memdep_phi465_or,
    output wire [0:0] out_memdep_phi465_pop15,
    output wire [0:0] out_valid_out,
    input wire [63:0] in_arg5_0_tpl,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [32:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_address;
    wire [4:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_burstcount;
    wire [63:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_write;
    wire [511:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_readdata;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_stall;
    wire [0:0] i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_valid;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_feedback_stall_out_15;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_valid_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_data_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_feedback_stall_out_14;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_stall_out;
    wire [0:0] i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_valid_out;
    wire [0:0] i_memdep_phi465_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_q;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_stall_out;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_valid_out;
    wire [0:0] ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_stall_out;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_valid_out;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_pipeline_valid_out;
    wire [31:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_1_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_2_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_3_tpl;
    wire [0:0] i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl;
    wire [0:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_o_stall;
    wire [0:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_o_valid;
    wire [0:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_1_tpl;
    wire [31:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_2_tpl;
    wire [63:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_3_tpl;
    wire [31:0] i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_4_tpl;
    wire [33:0] join_for_coalesced_delay_0_q;
    wire [31:0] sel_for_coalesced_delay_0_b;
    wire [0:0] sel_for_coalesced_delay_0_c;
    wire [0:0] sel_for_coalesced_delay_0_d;
    wire [64:0] join_for_coalesced_delay_1_q;
    wire [31:0] sel_for_coalesced_delay_1_b;
    wire [31:0] sel_for_coalesced_delay_1_c;
    wire [0:0] sel_for_coalesced_delay_1_d;
    wire [1:0] join_for_coalesced_delay_2_q;
    wire [0:0] sel_for_coalesced_delay_2_b;
    wire [0:0] sel_for_coalesced_delay_2_c;
    wire [0:0] redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_in;
    wire redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_in_bitsignaltemp;
    wire [0:0] redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_in;
    wire redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_in_bitsignaltemp;
    wire [0:0] redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_data_in;
    wire [0:0] redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_out;
    wire redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_out_bitsignaltemp;
    wire [0:0] redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_out;
    wire redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_out_bitsignaltemp;
    wire [0:0] redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_data_out;
    wire [0:0] coalesced_delay_0_fifo_valid_in;
    wire coalesced_delay_0_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_in;
    wire coalesced_delay_0_fifo_stall_in_bitsignaltemp;
    wire [33:0] coalesced_delay_0_fifo_data_in;
    wire [0:0] coalesced_delay_0_fifo_valid_out;
    wire coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_0_fifo_stall_out;
    wire coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    wire [33:0] coalesced_delay_0_fifo_data_out;
    wire [0:0] coalesced_delay_1_fifo_valid_in;
    wire coalesced_delay_1_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_in;
    wire coalesced_delay_1_fifo_stall_in_bitsignaltemp;
    wire [64:0] coalesced_delay_1_fifo_data_in;
    wire [0:0] coalesced_delay_1_fifo_valid_out;
    wire coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_1_fifo_stall_out;
    wire coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    wire [64:0] coalesced_delay_1_fifo_data_out;
    wire [0:0] coalesced_delay_2_fifo_valid_in;
    wire coalesced_delay_2_fifo_valid_in_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_in;
    wire coalesced_delay_2_fifo_stall_in_bitsignaltemp;
    wire [1:0] coalesced_delay_2_fifo_data_in;
    wire [0:0] coalesced_delay_2_fifo_valid_out;
    wire coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    wire [0:0] coalesced_delay_2_fifo_stall_out;
    wire coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    wire [1:0] coalesced_delay_2_fifo_data_out;
    wire [31:0] bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_q;
    wire [31:0] bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_b;
    wire [0:0] bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q;
    wire [0:0] bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_b;
    wire [0:0] bubble_join_stall_entry_q;
    wire [0:0] bubble_select_stall_entry_b;
    wire [0:0] bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_q;
    wire [0:0] bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_b;
    wire [34:0] bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_q;
    wire [31:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_b;
    wire [0:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_c;
    wire [0:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_d;
    wire [0:0] bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_e;
    wire [128:0] bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_q;
    wire [0:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_b;
    wire [31:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_c;
    wire [63:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_d;
    wire [31:0] bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_e;
    wire [0:0] bubble_join_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_q;
    wire [0:0] bubble_select_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_b;
    wire [33:0] bubble_join_coalesced_delay_0_fifo_q;
    wire [33:0] bubble_select_coalesced_delay_0_fifo_b;
    wire [64:0] bubble_join_coalesced_delay_1_fifo_q;
    wire [64:0] bubble_select_coalesced_delay_1_fifo_b;
    wire [1:0] bubble_join_coalesced_delay_2_fifo_q;
    wire [1:0] bubble_select_coalesced_delay_2_fifo_b;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_wireValid;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_and0;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_backStall;
    wire [0:0] SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_V1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_StallValid;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_toReg0;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_toReg1;
    reg [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed1;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_and0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_or0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_backStall;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_V0;
    wire [0:0] SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_V1;
    wire [0:0] SE_stall_entry_wireValid;
    wire [0:0] SE_stall_entry_backStall;
    wire [0:0] SE_stall_entry_V0;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_wireValid;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_backStall;
    wire [0:0] SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg2;
    reg [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg2;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed2;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_or1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V1;
    wire [0:0] SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V2;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireValid;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireStall;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_StallValid;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_toReg0;
    reg [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_toReg1;
    reg [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg1;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed1;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_or0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_backStall;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_V0;
    wire [0:0] SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_V1;
    wire [0:0] SE_join_for_coalesced_delay_2_wireValid;
    wire [0:0] SE_join_for_coalesced_delay_2_and0;
    wire [0:0] SE_join_for_coalesced_delay_2_backStall;
    wire [0:0] SE_join_for_coalesced_delay_2_V0;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireValid;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireStall;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_StallValid;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_toReg0;
    reg [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg0;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed0;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_toReg1;
    reg [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg1;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed1;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_or0;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_backStall;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_V0;
    wire [0:0] SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_V1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_wireValid;
    wire [0:0] SE_out_coalesced_delay_2_fifo_and0;
    wire [0:0] SE_out_coalesced_delay_2_fifo_and1;
    wire [0:0] SE_out_coalesced_delay_2_fifo_and2;
    wire [0:0] SE_out_coalesced_delay_2_fifo_backStall;
    wire [0:0] SE_out_coalesced_delay_2_fifo_V0;


    // bubble_join_stall_entry(BITJOIN,81)
    assign bubble_join_stall_entry_q = in_forked19;

    // bubble_select_stall_entry(BITSELECT,82)
    assign bubble_select_stall_entry_b = $unsigned(bubble_join_stall_entry_q[0:0]);

    // SE_stall_entry(STALLENABLE,113)
    // Valid signal propagation
    assign SE_stall_entry_V0 = SE_stall_entry_wireValid;
    // Backward Stall generation
    assign SE_stall_entry_backStall = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_stall_out | ~ (SE_stall_entry_wireValid);
    // Computing multiple Valid(s)
    assign SE_stall_entry_wireValid = in_valid_in;

    // ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x(BLACKBOX,42)@0
    // in in_stall_in@20000000
    // out out_stall_out@20000000
    // out out_valid_out@1
    // out out_data_out_0_tpl@1
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE210000E223_21_B1_merge_reg theZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x (
        .in_stall_in(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_backStall),
        .in_valid_in(SE_stall_entry_V0),
        .in_data_in_0_tpl(bubble_select_stall_entry_b),
        .out_stall_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_stall_out),
        .out_valid_out(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_valid_out),
        .out_data_out_0_tpl(ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x(BITJOIN,85)
    assign bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_q = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_data_out_0_tpl;

    // bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x(BITSELECT,86)
    assign bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_b = $unsigned(bubble_join_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_q[0:0]);

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x(STALLENABLE,116)
    // Valid signal propagation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_V0 = SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_wireValid;
    // Backward Stall generation
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_backStall = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_o_stall | ~ (SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_wireValid = ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_out_valid_out;

    // bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x(BITJOIN,89)
    assign bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_q = {i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl, i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_3_tpl, i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_2_tpl, i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_1_tpl};

    // bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x(BITSELECT,90)
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_q[31:0]);
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_c = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_q[32:32]);
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_d = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_q[33:33]);
    assign bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_e = $unsigned(bubble_join_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_q[34:34]);

    // join_for_coalesced_delay_0(BITJOIN,58)
    assign join_for_coalesced_delay_0_q = {bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_d, bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_c, bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_b};

    // SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x(STALLENABLE,120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed0 = (~ (SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_backStall) & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireValid) | SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed1 = (~ (coalesced_delay_1_fifo_stall_out) & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireValid) | SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg1;
    // Consuming
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_StallValid = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_backStall & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_toReg0 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_StallValid & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_toReg1 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_StallValid & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed1;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_or0 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_consumed1 & SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_or0);
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_backStall = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_V0 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_V1 = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_wireValid = i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_o_valid;

    // SE_join_for_coalesced_delay_2(STALLENABLE,125)
    // Valid signal propagation
    assign SE_join_for_coalesced_delay_2_V0 = SE_join_for_coalesced_delay_2_wireValid;
    // Backward Stall generation
    assign SE_join_for_coalesced_delay_2_backStall = coalesced_delay_2_fifo_stall_out | ~ (SE_join_for_coalesced_delay_2_wireValid);
    // Computing multiple Valid(s)
    assign SE_join_for_coalesced_delay_2_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_V1;
    assign SE_join_for_coalesced_delay_2_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_V1 & SE_join_for_coalesced_delay_2_and0;

    // SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo(STALLENABLE,128)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg0 <= '0;
            SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg0 <= SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_toReg0;
            // Successor 1
            SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg1 <= SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed0 = (~ (i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_stall_out) & SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireValid) | SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg0;
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed1 = (~ (i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_stall_out) & SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireValid) | SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg1;
    // Consuming
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_StallValid = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_backStall & SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireValid;
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_toReg0 = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_StallValid & SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed0;
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_toReg1 = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_StallValid & SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed1;
    // Backward Stall generation
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_or0 = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed0;
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireStall = ~ (SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_consumed1 & SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_or0);
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_backStall = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireStall;
    // Valid signal propagation
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_V0 = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireValid & ~ (SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg0);
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_V1 = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireValid & ~ (SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_wireValid = redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_out;

    // bubble_join_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo(BITJOIN,95)
    assign bubble_join_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_q = redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_data_out;

    // bubble_select_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo(BITSELECT,96)
    assign bubble_select_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_b = $unsigned(bubble_join_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_q[0:0]);

    // i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214(BLACKBOX,14)@53
    // in in_stall_in@20000000
    // out out_data_out@54
    // out out_feedback_stall_out_15@20000000
    // out out_stall_out@20000000
    // out out_valid_out@54
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21000p17cles2_eulve223_210 thei_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_b),
        .in_feedback_in_15(in_feedback_in_15),
        .in_feedback_valid_in_15(in_feedback_valid_in_15),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_backStall),
        .in_valid_in(SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_V0),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_data_out),
        .out_feedback_stall_out_15(i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_feedback_stall_out_15),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214(STALLENABLE,109)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed0 = (~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed1 = (~ (SE_join_for_coalesced_delay_2_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_wireValid = i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_valid_out;

    // i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213(BLACKBOX,15)@53
    // in in_stall_in@20000000
    // out out_data_out@54
    // out out_feedback_stall_out_14@20000000
    // out out_stall_out@20000000
    // out out_valid_out@54
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21000q17cles2_eulve223_210 thei_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213 (
        .in_data_in(GND_q),
        .in_dir(bubble_select_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_b),
        .in_feedback_in_14(in_feedback_in_14),
        .in_feedback_valid_in_14(in_feedback_valid_in_14),
        .in_predicate(GND_q),
        .in_stall_in(SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_backStall),
        .in_valid_in(SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_V1),
        .out_data_out(i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_data_out),
        .out_feedback_stall_out_14(i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_feedback_stall_out_14),
        .out_stall_out(i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_stall_out),
        .out_valid_out(i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_valid_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213(STALLENABLE,111)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg0 <= '0;
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg1 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg0 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_toReg0;
            // Successor 1
            SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg1 <= SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_toReg1;
        end
    end
    // Input Stall processing
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed0 = (~ (SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed1 = (~ (SE_join_for_coalesced_delay_2_backStall) & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireValid) | SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg1;
    // Consuming
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_StallValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_backStall & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireValid;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_toReg0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_toReg1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_StallValid & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed1;
    // Backward Stall generation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_or0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed0;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireStall = ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_consumed1 & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_or0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_backStall = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireStall;
    // Valid signal propagation
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_V0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg0);
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_V1 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireValid & ~ (SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_fromReg1);
    // Computing multiple Valid(s)
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_and0 = i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_valid_out;
    assign SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_wireValid = SE_out_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_V0 & SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_and0;

    // SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219(STALLENABLE,106)
    // Valid signal propagation
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_V0 = SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_wireValid;
    // Backward Stall generation
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_backStall = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_stall | ~ (SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_wireValid);
    // Computing multiple Valid(s)
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_and0 = SE_out_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_V0;
    assign SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_wireValid = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_V0 & SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_and0;

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214(BITJOIN,75)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q = i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214(BITSELECT,76)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_q[0:0]);

    // bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213(BITJOIN,78)
    assign bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q = i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_data_out;

    // bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213(BITSELECT,79)
    assign bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_b = $unsigned(bubble_join_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_q[0:0]);

    // i_memdep_phi465_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218(LOGICAL,16)@54
    assign i_memdep_phi465_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_q = bubble_select_i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_b | bubble_select_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_b;

    // bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x(BITJOIN,92)
    assign bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_q = {i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_4_tpl, i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_3_tpl, i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_2_tpl, i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_1_tpl};

    // bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x(BITSELECT,93)
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_b = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_q[0:0]);
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_c = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_q[32:1]);
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_d = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_q[96:33]);
    assign bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_e = $unsigned(bubble_join_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_q[128:97]);

    // i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219(BLACKBOX,13)@54
    // in in_i_stall@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_address@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_burstcount@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_byteenable@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_enable@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_read@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_write@20000000
    // out out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writedata@20000000
    // out out_o_readdata@327
    // out out_o_stall@20000000
    // out out_o_valid@327
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21000n17cles2_eulve223_210 thei_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219 (
        .in_flush(in_flush),
        .in_i_address(bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_d),
        .in_i_dependence(i_memdep_phi465_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_q),
        .in_i_predicate(bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_b),
        .in_i_stall(SE_out_coalesced_delay_2_fifo_backStall),
        .in_i_valid(SE_in_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_V0),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_readdata(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_readdata),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_readdatavalid(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_readdatavalid),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_waitrequest(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_waitrequest),
        .in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writeack(in_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writeack),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_address(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_address),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_burstcount(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_burstcount),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_byteenable(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_byteenable),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_enable(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_enable),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_read(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_read),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_write(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_write),
        .out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writedata(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_readdata),
        .out_o_stall(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_stall),
        .out_o_valid(i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_valid),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_1(BITJOIN,61)
    assign join_for_coalesced_delay_1_q = {bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_b, bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_e, bubble_select_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_c};

    // coalesced_delay_1_fifo(STALLFIFO,68)
    assign coalesced_delay_1_fifo_valid_in = SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_V1;
    assign coalesced_delay_1_fifo_stall_in = SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_1_fifo_data_in = join_for_coalesced_delay_1_q;
    assign coalesced_delay_1_fifo_valid_in_bitsignaltemp = coalesced_delay_1_fifo_valid_in[0];
    assign coalesced_delay_1_fifo_stall_in_bitsignaltemp = coalesced_delay_1_fifo_stall_in[0];
    assign coalesced_delay_1_fifo_valid_out[0] = coalesced_delay_1_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_1_fifo_stall_out[0] = coalesced_delay_1_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(274),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(65),
        .IMPL("ram")
    ) thecoalesced_delay_1_fifo (
        .valid_in(coalesced_delay_1_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_1_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_1_q),
        .valid_out(coalesced_delay_1_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_1_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_1_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // join_for_coalesced_delay_2(BITJOIN,64)
    assign join_for_coalesced_delay_2_q = {bubble_select_i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_b, i_memdep_phi465_or_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_218_q};

    // coalesced_delay_2_fifo(STALLFIFO,69)
    assign coalesced_delay_2_fifo_valid_in = SE_join_for_coalesced_delay_2_V0;
    assign coalesced_delay_2_fifo_stall_in = SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_2_fifo_data_in = join_for_coalesced_delay_2_q;
    assign coalesced_delay_2_fifo_valid_in_bitsignaltemp = coalesced_delay_2_fifo_valid_in[0];
    assign coalesced_delay_2_fifo_stall_in_bitsignaltemp = coalesced_delay_2_fifo_stall_in[0];
    assign coalesced_delay_2_fifo_valid_out[0] = coalesced_delay_2_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_2_fifo_stall_out[0] = coalesced_delay_2_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(274),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(2),
        .IMPL("ram")
    ) thecoalesced_delay_2_fifo (
        .valid_in(coalesced_delay_2_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_2_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_2_q),
        .valid_out(coalesced_delay_2_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_2_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_2_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_coalesced_delay_2_fifo(STALLENABLE,134)
    // Valid signal propagation
    assign SE_out_coalesced_delay_2_fifo_V0 = SE_out_coalesced_delay_2_fifo_wireValid;
    // Backward Stall generation
    assign SE_out_coalesced_delay_2_fifo_backStall = in_stall_in | ~ (SE_out_coalesced_delay_2_fifo_wireValid);
    // Computing multiple Valid(s)
    assign SE_out_coalesced_delay_2_fifo_and0 = coalesced_delay_2_fifo_valid_out;
    assign SE_out_coalesced_delay_2_fifo_and1 = coalesced_delay_1_fifo_valid_out & SE_out_coalesced_delay_2_fifo_and0;
    assign SE_out_coalesced_delay_2_fifo_and2 = coalesced_delay_0_fifo_valid_out & SE_out_coalesced_delay_2_fifo_and1;
    assign SE_out_coalesced_delay_2_fifo_wireValid = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_valid & SE_out_coalesced_delay_2_fifo_and2;

    // coalesced_delay_0_fifo(STALLFIFO,67)
    assign coalesced_delay_0_fifo_valid_in = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V2;
    assign coalesced_delay_0_fifo_stall_in = SE_out_coalesced_delay_2_fifo_backStall;
    assign coalesced_delay_0_fifo_data_in = join_for_coalesced_delay_0_q;
    assign coalesced_delay_0_fifo_valid_in_bitsignaltemp = coalesced_delay_0_fifo_valid_in[0];
    assign coalesced_delay_0_fifo_stall_in_bitsignaltemp = coalesced_delay_0_fifo_stall_in[0];
    assign coalesced_delay_0_fifo_valid_out[0] = coalesced_delay_0_fifo_valid_out_bitsignaltemp;
    assign coalesced_delay_0_fifo_stall_out[0] = coalesced_delay_0_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(323),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(34),
        .IMPL("ram")
    ) thecoalesced_delay_0_fifo (
        .valid_in(coalesced_delay_0_fifo_valid_in_bitsignaltemp),
        .stall_in(coalesced_delay_0_fifo_stall_in_bitsignaltemp),
        .data_in(join_for_coalesced_delay_0_q),
        .valid_out(coalesced_delay_0_fifo_valid_out_bitsignaltemp),
        .stall_out(coalesced_delay_0_fifo_stall_out_bitsignaltemp),
        .data_out(coalesced_delay_0_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo(STALLFIFO,66)
    assign redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_in = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V1;
    assign redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_in = SE_out_redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_backStall;
    assign redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_data_in = bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_e;
    assign redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_in_bitsignaltemp = redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_in[0];
    assign redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_in_bitsignaltemp = redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_in[0];
    assign redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_out[0] = redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_out_bitsignaltemp;
    assign redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_out[0] = redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_out_bitsignaltemp;
    acl_data_fifo #(
        .DEPTH(49),
        .STRICT_DEPTH(0),
        .ALLOW_FULL_WRITE(0),
        .DATA_WIDTH(1),
        .IMPL("ram")
    ) theredist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo (
        .valid_in(redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_in_bitsignaltemp),
        .stall_in(redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_in_bitsignaltemp),
        .data_in(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_e),
        .valid_out(redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_valid_out_bitsignaltemp),
        .stall_out(redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_out_bitsignaltemp),
        .data_out(redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_data_out),
        .clock(clock),
        .resetn(resetn)
    );

    // i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x(BLACKBOX,46)@5
    // in in_i_stall@20000000
    // out out_o_stall@20000000
    // out out_o_valid@54
    // out out_c1_exit_0_tpl@54
    // out out_c1_exit_1_tpl@54
    // out out_c1_exit_2_tpl@54
    // out out_c1_exit_3_tpl@54
    // out out_c1_exit_4_tpl@54
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21000017cles2_eulve223_216 thei_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x (
        .in_arg1(in_arg1),
        .in_arg2(in_arg2),
        .in_arg6(in_arg6),
        .in_c0_exe2(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_c),
        .in_c0_exe4(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_e),
        .in_i_stall(SE_out_i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_backStall),
        .in_i_valid(SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V0),
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_arg5_0_tpl(in_arg5_0_tpl),
        .in_c1_eni2_0_tpl(GND_q),
        .in_c1_eni2_1_tpl(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_e),
        .in_c1_eni2_2_tpl(bubble_select_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_c),
        .out_o_stall(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_o_valid),
        .out_c1_exit_0_tpl(),
        .out_c1_exit_1_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_1_tpl),
        .out_c1_exit_2_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_2_tpl),
        .out_c1_exit_3_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_3_tpl),
        .out_c1_exit_4_tpl(i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_c1_exit_4_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x(STALLENABLE,118)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg0 <= '0;
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg1 <= '0;
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg2 <= '0;
        end
        else
        begin
            // Successor 0
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg0 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg0;
            // Successor 1
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg1 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg1;
            // Successor 2
            SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg2 <= SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg2;
        end
    end
    // Input Stall processing
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed0 = (~ (i_sfc_s_c1_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c1_enter_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_216_aunroll_x_out_o_stall) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed1 = (~ (redist6_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl_48_fifo_stall_out) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg1;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed2 = (~ (coalesced_delay_0_fifo_stall_out) & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid) | SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg2;
    // Consuming
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_StallValid = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_backStall & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg0 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg1 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed1;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_toReg2 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_StallValid & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed2;
    // Backward Stall generation
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_or0 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_or1 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed1 & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_or0;
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireStall = ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_consumed2 & SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_or1);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_backStall = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireStall;
    // Valid signal propagation
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V0 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg0);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V1 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg1);
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_V2 = SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid & ~ (SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_fromReg2);
    // Computing multiple Valid(s)
    assign SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_wireValid = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_o_valid;

    // i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x(BLACKBOX,45)@1
    // in in_i_stall@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_stall_out@20000000
    // out out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_valid_out@20000000
    // out out_o_stall@20000000
    // out out_o_valid@5
    // out out_pipeline_valid_out@20000000
    // out out_c0_exit420_0_tpl@5
    // out out_c0_exit420_1_tpl@5
    // out out_c0_exit420_2_tpl@5
    // out out_c0_exit420_3_tpl@5
    // out out_c0_exit420_4_tpl@5
    k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE21000117cles2_eulve223_211 thei_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x (
        .in_i_stall(SE_out_i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_backStall),
        .in_i_valid(SE_out_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_V0),
        .in_intel_reserved_ffwd_1_0(in_intel_reserved_ffwd_1_0),
        .in_intel_reserved_ffwd_6_0(in_intel_reserved_ffwd_6_0),
        .in_pipeline_stall_in(in_pipeline_stall_in),
        .in_c0_eni1_0_tpl(GND_q),
        .in_c0_eni1_1_tpl(bubble_select_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_B1_merge_reg_aunroll_x_b),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_stall_out(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_stall_out),
        .out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_valid_out(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_valid_out),
        .out_o_stall(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_o_stall),
        .out_o_valid(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_o_valid),
        .out_pipeline_valid_out(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_pipeline_valid_out),
        .out_c0_exit420_0_tpl(),
        .out_c0_exit420_1_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_1_tpl),
        .out_c0_exit420_2_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_2_tpl),
        .out_c0_exit420_3_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_3_tpl),
        .out_c0_exit420_4_tpl(i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_c0_exit420_4_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,6)
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_valid_out = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_valid_out;
    assign out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_stall_out = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_aclp_to_limiter_i_llvm_fpga_pipeline_keep_going58_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_212_exiting_stall_out;

    // feedback_stall_out_14_sync(GPOUT,9)
    assign out_feedback_stall_out_14 = i_llvm_fpga_pop_i1_memdep_phi_pop14_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_213_out_feedback_stall_out_14;

    // feedback_stall_out_15_sync(GPOUT,10)
    assign out_feedback_stall_out_15 = i_llvm_fpga_pop_i1_memdep_phi465_pop15_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_214_out_feedback_stall_out_15;

    // pipeline_valid_out_sync(GPOUT,30)
    assign out_pipeline_valid_out = i_sfc_s_c0_in_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_21s_c0_enter419133_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_211_aunroll_x_out_pipeline_valid_out;

    // sync_out(GPOUT,40)@0
    assign out_stall_out = SE_stall_entry_backStall;

    // dupName_0_ext_sig_sync_out_x(GPOUT,43)
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_address = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_address;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_enable = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_enable;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_read = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_read;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_write = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_write;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writedata = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_writedata;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_byteenable = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_byteenable;
    assign out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_burstcount = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_lm_k2_ZTSZZ4mainENKUlRN2cl4sycl7handlerEE215_17clES2_EUlvE223_21_avm_burstcount;

    // bubble_join_coalesced_delay_2_fifo(BITJOIN,104)
    assign bubble_join_coalesced_delay_2_fifo_q = coalesced_delay_2_fifo_data_out;

    // bubble_select_coalesced_delay_2_fifo(BITSELECT,105)
    assign bubble_select_coalesced_delay_2_fifo_b = $unsigned(bubble_join_coalesced_delay_2_fifo_q[1:0]);

    // sel_for_coalesced_delay_2(BITSELECT,65)
    assign sel_for_coalesced_delay_2_b = $unsigned(bubble_select_coalesced_delay_2_fifo_b[0:0]);
    assign sel_for_coalesced_delay_2_c = $unsigned(bubble_select_coalesced_delay_2_fifo_b[1:1]);

    // bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219(BITJOIN,71)
    assign bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_q = i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_out_o_readdata;

    // bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219(BITSELECT,72)
    assign bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_b = $unsigned(bubble_join_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_q[31:0]);

    // bubble_join_coalesced_delay_1_fifo(BITJOIN,101)
    assign bubble_join_coalesced_delay_1_fifo_q = coalesced_delay_1_fifo_data_out;

    // bubble_select_coalesced_delay_1_fifo(BITSELECT,102)
    assign bubble_select_coalesced_delay_1_fifo_b = $unsigned(bubble_join_coalesced_delay_1_fifo_q[64:0]);

    // sel_for_coalesced_delay_1(BITSELECT,62)
    assign sel_for_coalesced_delay_1_b = $unsigned(bubble_select_coalesced_delay_1_fifo_b[31:0]);
    assign sel_for_coalesced_delay_1_c = $unsigned(bubble_select_coalesced_delay_1_fifo_b[63:32]);
    assign sel_for_coalesced_delay_1_d = $unsigned(bubble_select_coalesced_delay_1_fifo_b[64:64]);

    // bubble_join_coalesced_delay_0_fifo(BITJOIN,98)
    assign bubble_join_coalesced_delay_0_fifo_q = coalesced_delay_0_fifo_data_out;

    // bubble_select_coalesced_delay_0_fifo(BITSELECT,99)
    assign bubble_select_coalesced_delay_0_fifo_b = $unsigned(bubble_join_coalesced_delay_0_fifo_q[33:0]);

    // sel_for_coalesced_delay_0(BITSELECT,59)
    assign sel_for_coalesced_delay_0_b = $unsigned(bubble_select_coalesced_delay_0_fifo_b[31:0]);
    assign sel_for_coalesced_delay_0_c = $unsigned(bubble_select_coalesced_delay_0_fifo_b[32:32]);
    assign sel_for_coalesced_delay_0_d = $unsigned(bubble_select_coalesced_delay_0_fifo_b[33:33]);

    // dupName_0_sync_out_x(GPOUT,44)@327
    assign out_c0_exe1 = sel_for_coalesced_delay_0_b;
    assign out_c0_exe2 = sel_for_coalesced_delay_0_c;
    assign out_c0_exe3 = sel_for_coalesced_delay_0_d;
    assign out_c1_exe1 = sel_for_coalesced_delay_1_d;
    assign out_c1_exe2 = sel_for_coalesced_delay_1_b;
    assign out_c1_exe4 = sel_for_coalesced_delay_1_c;
    assign out_lm = bubble_select_i_llvm_fpga_mem_lm_k2_ztszz4mainenkulrn2cl4sycl7handleree215_17cles2_eulve223_219_b;
    assign out_memdep_phi465_or = sel_for_coalesced_delay_2_b;
    assign out_memdep_phi465_pop15 = sel_for_coalesced_delay_2_c;
    assign out_valid_out = SE_out_coalesced_delay_2_fifo_V0;

endmodule
