LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity Verify is
	PORT (x: IN STD_LOGIC_VECTOR( 14 downto 0);
			e: OUT STD_LOGIC_VECTOR( 3 downto 0);
			m: OUT STD_LOGIC_VECTOR(10 downto 0));
end Verify;

architecture Structural of Verify is

component Mux2_1 is
	PORT (a,b: IN STD_LOGIC;
			sel: OUT STD_LOGIC;
			o : OUT STD_LOGIC);
end component;

component Decoder is
	PORT (x: IN STD_LOGIC_VECTOR(14 downto 0);
			e: OUT STD_LOGIC_VECTOR(3 downto 0));
end component;


