0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab1/lab1.srcs/sources_1/new/mux2.v,1579744676,verilog,,C:/Users/lucas/Documents/fpga/lab1_4_1/lab1_4_1.srcs/sources_1/new/lab1_4_1.v,,mux2,,,,,,,,
C:/Users/lucas/Documents/fpga/lab1_4_1/lab1_4_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab1_4_1/lab1_4_1.srcs/sources_1/new/lab1_4_1.v,1579749576,verilog,,,,lab1_4_1,,,,,,,,
