

================================================================
== Vitis HLS Report for 'filter'
================================================================
* Date:           Tue Dec  7 23:34:39 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.297 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17| 0.170 us | 0.170 us |   17|   17|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1559|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   46|    2424|   1020|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    120|    -|
|Register         |        -|    -|    1990|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   46|    4414|   2699|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   20|       4|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+-----+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------+--------------------------+---------+----+-----+----+-----+
    |fpext_32ns_64_2_no_dsp_1_U3  |fpext_32ns_64_2_no_dsp_1  |        0|   0|    0|   0|    0|
    |mul_25ns_36s_60_2_1_U4       |mul_25ns_36s_60_2_1       |        0|   2|  202|  85|    0|
    |mul_27ns_36s_62_2_1_U6       |mul_27ns_36s_62_2_1       |        0|   4|  202|  85|    0|
    |mul_27ns_36s_62_2_1_U15      |mul_27ns_36s_62_2_1       |        0|   4|  202|  85|    0|
    |mul_27s_36s_62_2_1_U13       |mul_27s_36s_62_2_1        |        0|   4|  202|  85|    0|
    |mul_28s_36s_63_2_1_U5        |mul_28s_36s_63_2_1        |        0|   4|  202|  85|    0|
    |mul_28s_36s_63_2_1_U14       |mul_28s_36s_63_2_1        |        0|   4|  202|  85|    0|
    |mul_29ns_36s_64_2_1_U7       |mul_29ns_36s_64_2_1       |        0|   4|  202|  85|    0|
    |mul_30ns_36s_65_2_1_U12      |mul_30ns_36s_65_2_1       |        0|   4|  202|  85|    0|
    |mul_31s_36s_66_2_1_U8        |mul_31s_36s_66_2_1        |        0|   4|  202|  85|    0|
    |mul_31s_36s_66_2_1_U11       |mul_31s_36s_66_2_1        |        0|   4|  202|  85|    0|
    |mul_32ns_36s_67_2_1_U9       |mul_32ns_36s_67_2_1       |        0|   4|  202|  85|    0|
    |mul_33ns_36s_68_2_1_U10      |mul_33ns_36s_68_2_1       |        0|   4|  202|  85|    0|
    +-----------------------------+--------------------------+---------+----+-----+----+-----+
    |Total                        |                          |        0|  46| 2424|1020|    0|
    +-----------------------------+--------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln1192_10_fu_895_p2   |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_1_fu_548_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_2_fu_575_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_3_fu_619_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_4_fu_654_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_5_fu_708_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_6_fu_744_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_7_fu_798_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_8_fu_834_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_9_fu_869_p2    |     +    |   0|  0|   76|          69|          69|
    |add_ln1192_fu_500_p2      |     +    |   0|  0|   70|          63|          63|
    |add_ln581_fu_219_p2       |     +    |   0|  0|   12|           7|          12|
    |F2_fu_207_p2              |     -    |   0|  0|   12|          11|          12|
    |man_V_1_fu_194_p2         |     -    |   0|  0|   61|           1|          54|
    |sub_ln581_fu_225_p2       |     -    |   0|  0|   12|           6|          12|
    |and_ln581_fu_319_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln582_fu_302_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln585_1_fu_342_p2     |    and   |   0|  0|    2|           1|           1|
    |and_ln585_fu_324_p2       |    and   |   0|  0|    2|           1|           1|
    |and_ln603_fu_374_p2       |    and   |   0|  0|    2|           1|           1|
    |ashr_ln586_fu_273_p2      |   ashr   |   0|  0|  162|          54|          54|
    |icmp_ln571_fu_174_p2      |   icmp   |   0|  0|   29|          63|           1|
    |icmp_ln581_fu_213_p2      |   icmp   |   0|  0|   13|          12|           6|
    |icmp_ln582_fu_239_p2      |   icmp   |   0|  0|   13|          12|           6|
    |icmp_ln585_fu_249_p2      |   icmp   |   0|  0|   13|          12|           6|
    |icmp_ln603_fu_255_p2      |   icmp   |   0|  0|   13|          12|           6|
    |ap_block_state1           |    or    |   0|  0|    2|           1|           1|
    |or_ln581_fu_364_p2        |    or    |   0|  0|    2|           1|           1|
    |or_ln582_fu_265_p2        |    or    |   0|  0|    2|           1|           1|
    |select_ln570_fu_200_p3    |  select  |   0|  0|   54|           1|          54|
    |select_ln571_fu_386_p3    |  select  |   0|  0|   36|           1|           1|
    |select_ln582_fu_307_p3    |  select  |   0|  0|   36|           1|          36|
    |select_ln585_1_fu_348_p3  |  select  |   0|  0|   36|           1|          36|
    |select_ln585_fu_329_p3    |  select  |   0|  0|   36|           1|          36|
    |select_ln588_fu_289_p3    |  select  |   0|  0|    2|           1|           2|
    |select_ln603_fu_379_p3    |  select  |   0|  0|   36|           1|          36|
    |sh_amt_fu_231_p3          |  select  |   0|  0|   12|           1|          12|
    |shl_ln604_fu_359_p2       |    shl   |   0|  0|  117|          36|          36|
    |xor_ln571_fu_297_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln581_fu_368_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln582_fu_314_p2       |    xor   |   0|  0|    2|           1|           2|
    |xor_ln585_fu_337_p2       |    xor   |   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1559|         999|        1187|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  93|         19|    1|         19|
    |ap_done                  |   9|          2|    1|          2|
    |input_signal_blk_n       |   9|          2|    1|          2|
    |output_signal_out_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 120|         25|    4|         25|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  18|   0|   18|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |exp_tmp_V_reg_928                     |  11|   0|   11|          0|
    |icmp_ln571_reg_938                    |   1|   0|    1|          0|
    |icmp_ln581_reg_950                    |   1|   0|    1|          0|
    |icmp_ln582_reg_956                    |   1|   0|    1|          0|
    |icmp_ln585_reg_967                    |   1|   0|    1|          0|
    |icmp_ln603_reg_973                    |   1|   0|    1|          0|
    |input_signal_read_reg_912             |  32|   0|   32|          0|
    |mul_ln1118_10_reg_1185                |  63|   0|   63|          0|
    |mul_ln1118_11_reg_1200                |  62|   0|   62|          0|
    |mul_ln1118_1_reg_1026                 |  63|   0|   63|          0|
    |mul_ln1118_2_reg_1052                 |  62|   0|   62|          0|
    |mul_ln1118_3_reg_1057                 |  64|   0|   64|          0|
    |mul_ln1118_4_reg_1078                 |  66|   0|   66|          0|
    |mul_ln1118_5_reg_1099                 |  67|   0|   67|          0|
    |mul_ln1118_6_reg_1114                 |  68|   0|   68|          0|
    |mul_ln1118_7_reg_1135                 |  66|   0|   66|          0|
    |mul_ln1118_8_reg_1150                 |  65|   0|   65|          0|
    |mul_ln1118_9_reg_1170                 |  62|   0|   62|          0|
    |or_ln582_reg_984                      |   1|   0|    1|          0|
    |p_Result_s_reg_923                    |   1|   0|    1|          0|
    |select_ln570_reg_945                  |  54|   0|   54|          0|
    |select_ln571_reg_995                  |  36|   0|   36|          0|
    |select_ln585_1_reg_990                |  36|   0|   36|          0|
    |shift_signal_even_V_0                 |  36|   0|   36|          0|
    |shift_signal_even_V_0_load_reg_1001   |  36|   0|   36|          0|
    |shift_signal_even_V_1                 |  36|   0|   36|          0|
    |shift_signal_even_V_10                |  36|   0|   36|          0|
    |shift_signal_even_V_10_load_reg_1160  |  36|   0|   36|          0|
    |shift_signal_even_V_2                 |  36|   0|   36|          0|
    |shift_signal_even_V_2_load_reg_1016   |  36|   0|   36|          0|
    |shift_signal_even_V_3                 |  36|   0|   36|          0|
    |shift_signal_even_V_4                 |  36|   0|   36|          0|
    |shift_signal_even_V_4_load_reg_1041   |  36|   0|   36|          0|
    |shift_signal_even_V_5                 |  36|   0|   36|          0|
    |shift_signal_even_V_5_load_reg_1067   |  36|   0|   36|          0|
    |shift_signal_even_V_6                 |  36|   0|   36|          0|
    |shift_signal_even_V_6_load_reg_1088   |  36|   0|   36|          0|
    |shift_signal_even_V_7                 |  36|   0|   36|          0|
    |shift_signal_even_V_8                 |  36|   0|   36|          0|
    |shift_signal_even_V_8_load_reg_1124   |  36|   0|   36|          0|
    |shift_signal_even_V_9                 |  36|   0|   36|          0|
    |tmp_12_reg_1047                       |  30|   0|   30|          0|
    |tmp_3_reg_1073                        |  36|   0|   36|          0|
    |tmp_4_reg_1094                        |  36|   0|   36|          0|
    |tmp_5_reg_1109                        |  36|   0|   36|          0|
    |tmp_6_reg_1130                        |  36|   0|   36|          0|
    |tmp_7_reg_1145                        |  36|   0|   36|          0|
    |tmp_8_reg_1165                        |  36|   0|   36|          0|
    |tmp_9_reg_1180                        |  36|   0|   36|          0|
    |tmp_s_reg_1195                        |  36|   0|   36|          0|
    |trunc_ln4_reg_1021                    |  27|   0|   27|          0|
    |trunc_ln565_reg_933                   |  52|   0|   52|          0|
    |trunc_ln583_reg_961                   |  36|   0|   36|          0|
    |trunc_ln586_reg_978                   |   6|   0|    6|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1990|   0| 1990|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       filter      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       filter      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       filter      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       filter      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |       filter      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       filter      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       filter      | return value |
|input_signal_dout         |  in |   32|   ap_fifo  |    input_signal   |    pointer   |
|input_signal_empty_n      |  in |    1|   ap_fifo  |    input_signal   |    pointer   |
|input_signal_read         | out |    1|   ap_fifo  |    input_signal   |    pointer   |
|output_signal_out_din     | out |   36|   ap_fifo  | output_signal_out |    pointer   |
|output_signal_out_full_n  |  in |    1|   ap_fifo  | output_signal_out |    pointer   |
|output_signal_out_write   | out |    1|   ap_fifo  | output_signal_out |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

