// Seed: 3882123280
module module_0 ();
  reg id_1, id_2;
  always id_1 <= id_2;
  assign id_2 = 1'b0;
  wand id_3;
  assign id_3 = 1;
  wire id_4, id_5;
  wire id_6;
  wire id_7;
  wor  id_8 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_14;
  xnor primCall (
      id_1, id_10, id_12, id_13, id_14, id_15, id_16, id_17, id_2, id_3, id_4, id_5, id_6
  );
  wire id_15;
  wire id_16, id_17;
  assign id_9 = "";
  module_0 modCall_1 ();
  assign modCall_1.type_10 = 0;
endmodule
