
---------- Begin Simulation Statistics ----------
final_tick                                 1722326500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 107742                       # Simulator instruction rate (inst/s)
host_mem_usage                                 870388                       # Number of bytes of host memory used
host_op_rate                                   124369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.30                       # Real time elapsed on the host
host_tick_rate                               65498941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2833100                       # Number of instructions simulated
sim_ops                                       3270344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001722                       # Number of seconds simulated
sim_ticks                                  1722326500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.521885                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300475                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304983                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7316                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            532611                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1212                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1646                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              434                       # Number of indirect misses.
system.cpu.branchPred.lookups                  658156                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   37234                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          148                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    988236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   981956                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5902                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     559313                       # Number of branches committed
system.cpu.commit.bw_lim_events                162103                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             388                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          272884                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2845009                       # Number of instructions committed
system.cpu.commit.committedOps                3282253                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3140469                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.045147                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.162113                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2201192     70.09%     70.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       334127     10.64%     80.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       138929      4.42%     85.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       112771      3.59%     88.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58779      1.87%     90.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        29555      0.94%     91.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        68851      2.19%     93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34162      1.09%     94.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       162103      5.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3140469                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                29833                       # Number of function calls committed.
system.cpu.commit.int_insts                   2980509                       # Number of committed integer instructions.
system.cpu.commit.loads                        448105                       # Number of loads committed
system.cpu.commit.membars                         278                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           38      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2375636     72.38%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           17827      0.54%     72.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              512      0.02%     72.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            625      0.02%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp            137      0.00%     72.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1604      0.05%     73.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           946      0.03%     73.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1506      0.05%     73.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            628      0.02%     73.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          1211      0.04%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              98      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             162      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             152      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            754      0.02%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          448105     13.65%     86.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         432312     13.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3282253                       # Class of committed instruction
system.cpu.commit.refs                         880417                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     29063                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2833100                       # Number of Instructions Simulated
system.cpu.committedOps                       3270344                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.215860                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.215860                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1358061                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1447                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               291589                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                3626726                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1200976                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    560613                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   8866                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4582                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 51332                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      658156                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    443915                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1653798                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5206                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles         1025                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3273473                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  111                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           102                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   20594                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.191066                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1514515                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             338921                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.950305                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3179848                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.194205                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.520010                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2473739     77.79%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    58445      1.84%     79.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    75896      2.39%     82.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    44974      1.41%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    92140      2.90%     86.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    82101      2.58%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    40120      1.26%     90.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    67018      2.11%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   245415      7.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3179848                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       115246                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          700                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       117302                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage        144122                       # number of prefetches that crossed the page
system.cpu.idleCycles                          264806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6590                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   606463                       # Number of branches executed
system.cpu.iew.exec_nop                         12192                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.019464                       # Inst execution rate
system.cpu.iew.exec_refs                       965658                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     464762                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   40813                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                504085                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                535                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              6444                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               471114                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             3561602                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                500896                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             12241                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               3511701                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    129                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28629                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   8866                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 28903                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         13808                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14592                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           30                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          633                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        55980                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        38802                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             30                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         3820                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2770                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   3187578                       # num instructions consuming a value
system.cpu.iew.wb_count                       3491442                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616536                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1965257                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.013583                       # insts written-back per cycle
system.cpu.iew.wb_sent                        3503084                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3978633                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2548896                       # number of integer regfile writes
system.cpu.ipc                               0.822463                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.822463                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                59      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2523839     71.62%     71.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18921      0.54%     72.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   607      0.02%     72.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 633      0.02%     72.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                 137      0.00%     72.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1998      0.06%     72.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1038      0.03%     72.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1506      0.04%     72.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 810      0.02%     72.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1614      0.05%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  109      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  183      0.01%     72.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  168      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     72.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 830      0.02%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     72.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               504662     14.32%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              466828     13.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3523942                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       49390                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014016                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   22020     44.58%     44.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    681      1.38%     45.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      39      0.08%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     46.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  125      0.25%     46.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                75      0.15%     46.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     46.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    5      0.01%     46.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     46.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     46.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     46.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     46.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     10      0.02%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4725      9.57%     56.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 21709     43.95%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3538546                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10211096                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3460488                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           3790027                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    3548875                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   3523942                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 535                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          279065                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1332                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            147                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       123582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3179848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.108211                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.868554                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2065577     64.96%     64.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              249913      7.86%     72.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              235374      7.40%     80.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              218554      6.87%     87.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              157448      4.95%     92.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               90168      2.84%     94.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               94350      2.97%     97.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46825      1.47%     99.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               21639      0.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3179848                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.023018                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  34727                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              67358                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        30954                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             38477                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5183                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4804                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               504085                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              471114                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2436371                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   6559                       # number of misc regfile writes
system.cpu.numCycles                          3444654                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   71514                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3318812                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8318                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1218003                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3387                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    59                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               5367493                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                3586655                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3624922                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    594144                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 276131                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   8866                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                310917                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   306110                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          4053760                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         976404                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24301                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    222178                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            533                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            35284                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      6495322                       # The number of ROB reads
system.cpu.rob.rob_writes                     7149687                       # The number of ROB writes
system.cpu.timesIdled                           26990                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    31792                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10044                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   109                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         27841                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       101171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       203431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1876                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          292                       # Transaction distribution
system.membus.trans_dist::CleanEvict              159                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8401                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1876                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17113                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       676416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  676416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               27390                       # Request fanout histogram
system.membus.reqLayer0.occupancy            32066011                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           54592000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             76558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        25589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        75443                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             590                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         75508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1051                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        17147                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        17147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       226458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        79232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                305690                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9660800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2233728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11894528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             451                       # Total snoops (count)
system.tol2bus.snoopTraffic                     18688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102711                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 102710    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102711                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          216712333                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23001459                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         113260999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             6.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                36425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  587                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        37823                       # number of demand (read+write) hits
system.l2.demand_hits::total                    74835                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               36425                       # number of overall hits
system.l2.overall_hits::.cpu.data                 587                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        37823                       # number of overall hits
system.l2.overall_hits::total                   74835                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1246                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9018                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.icache.prefetcher           14                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1246                       # number of overall misses
system.l2.overall_misses::.cpu.data              9018                       # number of overall misses
system.l2.overall_misses::.cpu.icache.prefetcher           14                       # number of overall misses
system.l2.overall_misses::total                 10278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     97884000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    703510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.icache.prefetcher      1491487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        802885987                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     97884000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    703510500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.icache.prefetcher      1491487                       # number of overall miss cycles
system.l2.overall_miss_latency::total       802885987                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            37671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             9605                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        37837                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85113                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           37671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            9605                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        37837                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85113                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.033076                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.938886                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.icache.prefetcher     0.000370                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.120757                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.033076                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.938886                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.icache.prefetcher     0.000370                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.120757                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78558.587480                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78011.809714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.icache.prefetcher 106534.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78116.947558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78558.587480                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78011.809714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.icache.prefetcher 106534.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78116.947558                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 292                       # number of writebacks
system.l2.writebacks::total                       292                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9018                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.icache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10278                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9018                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.icache.prefetcher           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10278                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85431006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    613329502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.icache.prefetcher      1351487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    700111995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85431006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    613329502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.icache.prefetcher      1351487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    700111995                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.033076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.938886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.icache.prefetcher     0.000370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120757                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.033076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.938886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.icache.prefetcher     0.000370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.120757                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68564.210273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68011.699046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.icache.prefetcher 96534.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68117.532107                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68564.210273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68011.699046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 96534.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68117.532107                       # average overall mshr miss latency
system.l2.replacements                            451                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        25297                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            25297                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        25297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        25297                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        75442                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            75442                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        75442                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        75442                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   153                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            8401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8401                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    654147500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     654147500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          8554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.982114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77865.432687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77865.432687                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         8401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    570136502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    570136502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.982114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67865.313891                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67865.313891                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          36425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        37823                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              74248                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1246                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.icache.prefetcher           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1260                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     97884000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.icache.prefetcher      1491487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99375487                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        37671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        37837                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          75508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.icache.prefetcher     0.000370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.016687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78558.587480                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.icache.prefetcher 106534.785714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78869.434127                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1246                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.icache.prefetcher           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85431006                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.icache.prefetcher      1351487                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86782493                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.033076                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.icache.prefetcher     0.000370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.016687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68564.210273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 96534.785714                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68874.994444                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     49363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     49363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.587060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.587060                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80004.862237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80004.862237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     43193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     43193000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.587060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.587060                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70004.862237                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70004.862237                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                34                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        17113                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           17113                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        17147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         17147                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.998017                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.998017                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        17113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        17113                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    330495000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    330495000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.998017                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.998017                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19312.510957                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19312.510957                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11252.483647                       # Cycle average of tags in use
system.l2.tags.total_refs                      186316                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     27413                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.796629                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6298.810854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       928.204574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4025.387866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.icache.prefetcher     0.080352                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.192224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.028327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.122845                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.icache.prefetcher     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.343399                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         26914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          780                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        19604                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6404                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000427                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.821350                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1654853                       # Number of tag accesses
system.l2.tags.data_accesses                  1654853                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          79680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         577152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             657728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        79680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         79680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        18688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           18688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                292                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          46263005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         335100226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher       520227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381883458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     46263005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46263005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10850440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10850440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10850440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         46263005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        335100226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher       520227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            392733898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       292.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      9018.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000236499250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               21170                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                245                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        292                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10277                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      292                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               29                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     85651754                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               278345504                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8334.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27084.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8021                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      92                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                31.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10277                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  292                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.233251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.849482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.523482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          435     17.99%     17.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1255     51.90%     69.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          243     10.05%     79.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           90      3.72%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      1.03%     84.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      1.28%     85.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.03%     87.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.70%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          297     12.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2418                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     636.375000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    118.114791                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2001.437479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            13     81.25%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.312500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.873212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               14     87.50%     87.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      6.25%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 657728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   16704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  657728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                18688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       381.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     10.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1722244000                       # Total gap between requests
system.mem_ctrls.avgGap                     162952.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        79680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       577152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        16704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 46263005.301259659231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 335100226.350810945034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 520226.565636654792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9698509.545083349571                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         9018                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     34181249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    243401250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher       763005                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7088030750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27454.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26990.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     54500.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24274077.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              8096760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4292145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            34129200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             532440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     135835440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        493052850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        246171360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          922110195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.386406                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    634527750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     57460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1030338750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9217740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4884165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            39248580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             829980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     135835440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        469934220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        265639680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          925589805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        537.406703                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    684983250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     57460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    979883250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       392445                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           392445                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       392445                       # number of overall hits
system.cpu.icache.overall_hits::total          392445                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        51470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          51470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        51470                       # number of overall misses
system.cpu.icache.overall_misses::total         51470                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    792931495                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    792931495                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    792931495                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    792931495                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       443915                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       443915                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       443915                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       443915                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.115946                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.115946                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.115946                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.115946                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15405.702254                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15405.702254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15405.702254                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15405.702254                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4254                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               221                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.248869                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             25941                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        75443                       # number of writebacks
system.cpu.icache.writebacks::total             75443                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        13799                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        13799                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        13799                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        13799                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        37671                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37671                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        37671                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        37837                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        75508                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    599509497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    599509497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    599509497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    523269753                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1122779250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.084861                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.084861                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.084861                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.170096                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15914.350482                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15914.350482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15914.350482                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 13829.578270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14869.672750                       # average overall mshr miss latency
system.cpu.icache.replacements                  75443                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       392445                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          392445                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        51470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         51470                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    792931495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    792931495                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       443915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       443915                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.115946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.115946                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15405.702254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15405.702254                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        13799                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        13799                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        37671                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37671                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    599509497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    599509497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.084861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.084861                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15914.350482                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15914.350482                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        37837                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        37837                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    523269753                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    523269753                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 13829.578270                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 13829.578270                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.889751                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              467952                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             75507                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.197465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    39.038316                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    24.851435                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.609974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.388304                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998277                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.171875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            963337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           963337                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       862915                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           862915                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       862967                       # number of overall hits
system.cpu.dcache.overall_hits::total          862967                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        52584                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52584                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        52589                       # number of overall misses
system.cpu.dcache.overall_misses::total         52589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2661938866                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2661938866                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2661938866                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2661938866                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       915499                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       915499                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       915556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       915556                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.057438                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057438                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.057439                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057439                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50622.601286                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50622.601286                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50617.788245                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50617.788245                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       265411                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16096                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.489252                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        25297                       # number of writebacks
system.cpu.dcache.writebacks::total             25297                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25837                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25837                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25837                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26747                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        26749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26749                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1268910244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1268910244                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1269094744                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1269094744                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029216                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029216                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029216                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029216                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47441.217482                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47441.217482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47444.567797                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47444.567797                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25728                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       478236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          478236                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    142754500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    142754500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       480974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       480974                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005693                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52138.239591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52138.239591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1691                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1047                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     55410000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55410000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002177                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 52922.636103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52922.636103                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       384390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         384390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        33217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        33217                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1973426060                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1973426060                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       417607                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.079541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.079541                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59410.123130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59410.123130                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        24146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        24146                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    684370938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    684370938                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021721                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75446.029986                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75446.029986                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            52                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.087719                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.035088                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          289                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        16629                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    545758306                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    545758306                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        16918                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.982918                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32819.670816                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32819.670816                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        16629                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    529129306                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    529129306                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.982918                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31819.670816                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31819.670816                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       351000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       351000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019868                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        58500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       123500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.009934                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           972.101019                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              890293                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26752                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.279493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   972.101019                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949317                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1859024                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1859024                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1722326500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1722326500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
