# vsim -f hds_args.tmp -foreign "hdsInit /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 14:43:32 on Aug 30,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Error (suppressible): /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(40): (vopt-2912) Port 'tx_fifo_pfull' not found in module 'emci_decoder' (16th connection).
# Optimization failed
# Error loading design
# End time: 14:43:32 on Aug 30,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# hds_restart
vsim -L tsmcdigital_lib -L top_lib -L MOPSv2_lib -L canakari -L CANdecoder -L ftrim -L mopshub_lib -l transcript.txt -i -t ns -multisource_delay latest +typdelays -nopsl -coverage mopshub_lib.tb_elink_core
# vsim -L tsmcdigital_lib -L top_lib -L MOPSv2_lib -L canakari -L CANdecoder -L ftrim -L mopshub_lib -l transcript.txt -i -t ns -multisource_delay latest "+typdelays" -nopsl -coverage mopshub_lib.tb_elink_core -foreign "hdsInit /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 14:43:59 on Aug 30,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Error (suppressible): /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(40): (vopt-2912) Port 'tx_fifo_pfull' not found in module 'emci_decoder' (16th connection).
# Optimization failed
# Error loading design
# End time: 14:44:00 on Aug 30,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
# hds_restart
vsim -L tsmcdigital_lib -L top_lib -L MOPSv2_lib -L canakari -L CANdecoder -L ftrim -L mopshub_lib -l transcript.txt -i -t ns -multisource_delay latest +typdelays -nopsl -coverage mopshub_lib.tb_elink_core
# vsim -L tsmcdigital_lib -L top_lib -L MOPSv2_lib -L canakari -L CANdecoder -L ftrim -L mopshub_lib -l transcript.txt -i -t ns -multisource_delay latest "+typdelays" -nopsl -coverage mopshub_lib.tb_elink_core -foreign "hdsInit /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll" -pli ""/eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll"" 
# Start time: 14:44:31 on Aug 30,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Note: (vopt-143) Recognized 1 FSM in module "elink_interface_tra_SM(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "elink_interface_rec_SM(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "data_gen_elink_SM(fast)".
# ** Warning: /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(40): (vopt-2685) [TFMPC] - Too few port connections for 'emci_decoder0'.  Expected 20, found 19.
# ** Warning: /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(40): (vopt-2718) [TFMPC] - Missing connection for port 'reverse_10b_dbg'.
# ** Warning: /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(63): (vopt-2685) [TFMPC] - Too few port connections for 'EMCI_Emulator0'.  Expected 19, found 15.
# ** Warning: /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'start_read_elink'.
# ** Warning: /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'end_write_elink'.
# ** Warning: /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'data_rec_76bit_reg'.
# ** Warning: /home/dcs/git/mopshub/mopshub_lib/hdl/tb_elink_core.v(63): (vopt-2718) [TFMPC] - Missing connection for port 'data_tra_76bit_reg'.
# Loading work.tb_elink_core(fast)
# Loading work.emci_decoder(fast)
# Loading work.bit_counter(fast)
# Loading work.data_gen_elink_SM(fast)
# Loading work.dec_8b10b_wrap(fast)
# Loading work.demux8_Nbit(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.enc8b10b_wrap(fast)
# Loading work.mux4_Nbit(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.pulse_pdxx_pwxx(fast)
# Loading work.triger_counter(fast)
# Loading work.EMCI_Emulator(fast)
# Loading work.buffer_rec_elink(fast)
# Loading work.buffer_tra_elink(fast)
# Loading work.elink_interface_rec_SM(fast)
# Loading work.elink_interface_tra_SM(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_deserializer(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.sync_detector(fast)
# Loading work.fifo_RXelink_wrap(fast)
# Loading work.fifo_upstream(fast)
# Loading work.binary_counter(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.fifo_TXelink_wrap(fast)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec_8b10b(behavioral)#1
# Loading work.enc_8b10b(behavioral)#1
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
add wave -position insertpoint  \
sim:/tb_elink_core/rst \
sim:/tb_elink_core/bitCLKx4 \
sim:/tb_elink_core/bitCLKx2 \
sim:/tb_elink_core/bitCLK \
sim:/tb_elink_core/gen_edata_8bit \
sim:/tb_elink_core/delimeter \
sim:/tb_elink_core/data_gen_rec \
sim:/tb_elink_core/data_gen_tra \
sim:/tb_elink_core/data_emci_rec \
sim:/tb_elink_core/data_emci_tra \
sim:/tb_elink_core/tx_emci2bit \
sim:/tb_elink_core/tx_emci1bit \
sim:/tb_elink_core/tx_mopshub2bit \
sim:/tb_elink_core/tx_mopshub1bit \
sim:/tb_elink_core/start_write_elink
run
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.tb_elink_core(fast)
# Loading work.emci_decoder(fast)
# Loading work.bit_counter(fast)
# Loading work.data_gen_elink_SM(fast)
# Loading work.dec_8b10b_wrap(fast)
# Loading work.demux8_Nbit(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.enc8b10b_wrap(fast)
# Loading work.mux4_Nbit(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.pulse_pdxx_pwxx(fast)
# Loading work.triger_counter(fast)
# Loading work.EMCI_Emulator(fast)
# Loading work.buffer_rec_elink(fast)
# Loading work.buffer_tra_elink(fast)
# Loading work.elink_interface_rec_SM(fast)
# Loading work.elink_interface_tra_SM(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_deserializer(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.sync_detector(fast)
# Loading work.fifo_RXelink_wrap(fast)
# Loading work.fifo_upstream(fast)
# Loading work.binary_counter(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.fifo_TXelink_wrap(fast)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_elink_core(fast)
# Loading work.emci_decoder(fast)
# Loading work.bit_counter(fast)
# Loading work.data_gen_elink_SM(fast)
# Loading work.dec_8b10b_wrap(fast)
# Loading work.demux8_Nbit(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.enc8b10b_wrap(fast)
# Loading work.mux4_Nbit(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.pulse_pdxx_pwxx(fast)
# Loading work.triger_counter(fast)
# Loading work.EMCI_Emulator(fast)
# Loading work.buffer_rec_elink(fast)
# Loading work.buffer_tra_elink(fast)
# Loading work.elink_interface_rec_SM(fast)
# Loading work.elink_interface_tra_SM(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_deserializer(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.sync_detector(fast)
# Loading work.fifo_RXelink_wrap(fast)
# Loading work.fifo_upstream(fast)
# Loading work.binary_counter(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.fifo_TXelink_wrap(fast)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec_8b10b(behavioral)#1
# Loading work.enc_8b10b(behavioral)#1
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
# hds_restart
restart -force
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# Loading work.tb_elink_core(fast)
# Loading work.emci_decoder(fast)
# Loading work.bit_counter(fast)
# Loading work.data_gen_elink_SM(fast)
# Loading work.dec_8b10b_wrap(fast)
# Loading work.demux8_Nbit(fast)
# Loading work.elink_proc_out_enc8b10b(fast)
# Loading work.enc8b10b_wrap(fast)
# Loading work.mux4_Nbit(fast)
# Loading work.mux8_Nbit(fast)
# Loading work.pulse_pdxx_pwxx(fast)
# Loading work.triger_counter(fast)
# Loading work.EMCI_Emulator(fast)
# Loading work.buffer_rec_elink(fast)
# Loading work.buffer_tra_elink(fast)
# Loading work.elink_interface_rec_SM(fast)
# Loading work.elink_interface_tra_SM(fast)
# Loading work.elink_to_fifo(fast)
# Loading work.elink_proc_in_dec8b10b(fast)
# Loading work.bitstream_deserializer(fast)
# Loading work.bitstream_shift_register(fast)
# Loading work.sync_detector(fast)
# Loading work.fifo_RXelink_wrap(fast)
# Loading work.fifo_upstream(fast)
# Loading work.binary_counter(fast)
# Loading work.fifo_to_elink(fast)
# Loading work.fifo_TXelink_wrap(fast)
# Loading work.clock_divider(fast)
# Loading work.clock_divider(fast__1)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec_8b10b(behavioral)#1
# Loading work.enc_8b10b(behavioral)#1
# Loading /eda/mentor/2019-20/RHELx86/HDL-DESIGNER_2019.4/resources/downstream/modelsim/ModelSim_64Bit.dll
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
run
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
run
# 0
# 
