

================================================================
== Vitis HLS Report for 'Loop_1_proc1_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:47:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |       19|       19|         5|          1|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %AB"   --->   Operation 9 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln145_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_3"   --->   Operation 10 'read' 'trunc_ln145_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln145_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln145_2"   --->   Operation 11 'read' 'trunc_ln145_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_24"   --->   Operation 12 'read' 'tmp_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_23"   --->   Operation 13 'read' 'tmp_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_22"   --->   Operation 14 'read' 'tmp_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_21"   --->   Operation 15 'read' 'tmp_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_20"   --->   Operation 16 'read' 'tmp_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_19"   --->   Operation 17 'read' 'tmp_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_18"   --->   Operation 18 'read' 'tmp_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_17"   --->   Operation 19 'read' 'tmp_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_16"   --->   Operation 20 'read' 'tmp_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_15"   --->   Operation 21 'read' 'tmp_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_14"   --->   Operation 22 'read' 'tmp_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_13"   --->   Operation 23 'read' 'tmp_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tempB_a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a_1"   --->   Operation 24 'read' 'tempB_a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tempB_a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tempB_a"   --->   Operation 25 'read' 'tempB_a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln23"   --->   Operation 26 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i_1"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = load i5 %i_1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 29 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 30 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i, i5 16" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 31 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %i, i5 1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 33 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc42.split, void %for.inc48.exitStub" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 34 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 35 'zext' 'zext_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln26, i6 %zext_ln23_read" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 36 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 37 'zext' 'p_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %p_cast" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 38 'getelementptr' 'A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i512 %AB, i64 0, i64 %zext_ln26" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 39 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 40 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %i_1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 41 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 42 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 43 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_3 : Operation 44 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tempB_a_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 44 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 45 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 46 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 47 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 48 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_16_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 49 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_17_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 50 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_18_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 51 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_19_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 52 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_20_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 53 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_21_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 54 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_22_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 55 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_23_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 56 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_24_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 57 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 58 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 59 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 60 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i512 %AB_load" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 61 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tempB_a_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 62 'mul' 'mul_ln28' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 32, i32 63" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 63 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tempB_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 64 'mul' 'mul_ln28_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 64, i32 95" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'mul' 'mul_ln28_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 96, i32 127" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 68 'mul' 'mul_ln28_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 128, i32 159" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 69 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 70 'mul' 'mul_ln28_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 160, i32 191" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_16_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'mul' 'mul_ln28_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 192, i32 223" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_17_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 74 'mul' 'mul_ln28_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 224, i32 255" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_18_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 76 'mul' 'mul_ln28_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 256, i32 287" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_19_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'mul' 'mul_ln28_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 288, i32 319" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_20_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'mul' 'mul_ln28_9' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 320, i32 351" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 81 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_21_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 82 'mul' 'mul_ln28_10' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 352, i32 383" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_22_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'mul' 'mul_ln28_11' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 384, i32 415" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_23_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'mul' 'mul_ln28_12' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 416, i32 447" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_24_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 448, i32 479" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %trunc_ln145_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %AB_load, i32 480, i32 511" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %trunc_ln145_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.80>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [E:/Xilinx/Vitis/LabB/solution4/directives.tcl:7]   --->   Operation 93 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 94 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %mul_ln28, i32 %trunc_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %tmp_s, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'add' 'add_ln28_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %tmp_1, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'add' 'add_ln28_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %tmp_2, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'add' 'add_ln28_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %tmp_3, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'add' 'add_ln28_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %tmp_4, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'add' 'add_ln28_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %tmp_5, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'add' 'add_ln28_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %tmp_6, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'add' 'add_ln28_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %tmp_7, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 103 'add' 'add_ln28_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %tmp_8, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 104 'add' 'add_ln28_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %tmp_9, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'add' 'add_ln28_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %tmp_10, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'add' 'add_ln28_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %tmp_11, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 107 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %tmp_12, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 108 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %tmp_25, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %tmp_26, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %add_ln28_15, i32 %add_ln28_14, i32 %add_ln28_13, i32 %add_ln28_12, i32 %add_ln28_11, i32 %add_ln28_10, i32 %add_ln28_9, i32 %add_ln28_8, i32 %add_ln28_7, i32 %add_ln28_6, i32 %add_ln28_5, i32 %add_ln28_4, i32 %add_ln28_3, i32 %add_ln28_2, i32 %add_ln28_1, i32 %add_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 111 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr, i512 %tmp_27, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 112 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.inc42" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 113 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ tempB_a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tempB_a_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln145_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln145_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                        (alloca                ) [ 010000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
trunc_ln145_3_read         (read                  ) [ 011110]
trunc_ln145_2_read         (read                  ) [ 011110]
tmp_24_read                (read                  ) [ 011110]
tmp_23_read                (read                  ) [ 011110]
tmp_22_read                (read                  ) [ 011110]
tmp_21_read                (read                  ) [ 011110]
tmp_20_read                (read                  ) [ 011110]
tmp_19_read                (read                  ) [ 011110]
tmp_18_read                (read                  ) [ 011110]
tmp_17_read                (read                  ) [ 011110]
tmp_16_read                (read                  ) [ 011110]
tmp_15_read                (read                  ) [ 011110]
tmp_14_read                (read                  ) [ 011110]
tmp_13_read                (read                  ) [ 011110]
tempB_a_1_read             (read                  ) [ 011110]
tempB_a_read               (read                  ) [ 011110]
zext_ln23_read             (read                  ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
i                          (load                  ) [ 000000]
trunc_ln26                 (trunc                 ) [ 000000]
icmp_ln26                  (icmp                  ) [ 011110]
empty                      (speclooptripcount     ) [ 000000]
add_ln26                   (add                   ) [ 000000]
br_ln26                    (br                    ) [ 000000]
zext_ln26                  (zext                  ) [ 000000]
tmp                        (bitconcatenate        ) [ 000000]
p_cast                     (zext                  ) [ 000000]
A_addr                     (getelementptr         ) [ 011000]
AB_addr                    (getelementptr         ) [ 011111]
store_ln26                 (store                 ) [ 000000]
A_load                     (load                  ) [ 010110]
AB_load                    (load                  ) [ 000000]
trunc_ln28                 (trunc                 ) [ 010001]
mul_ln28                   (mul                   ) [ 010001]
tmp_s                      (partselect            ) [ 010001]
mul_ln28_1                 (mul                   ) [ 010001]
tmp_1                      (partselect            ) [ 010001]
mul_ln28_2                 (mul                   ) [ 010001]
tmp_2                      (partselect            ) [ 010001]
mul_ln28_3                 (mul                   ) [ 010001]
tmp_3                      (partselect            ) [ 010001]
mul_ln28_4                 (mul                   ) [ 010001]
tmp_4                      (partselect            ) [ 010001]
mul_ln28_5                 (mul                   ) [ 010001]
tmp_5                      (partselect            ) [ 010001]
mul_ln28_6                 (mul                   ) [ 010001]
tmp_6                      (partselect            ) [ 010001]
mul_ln28_7                 (mul                   ) [ 010001]
tmp_7                      (partselect            ) [ 010001]
mul_ln28_8                 (mul                   ) [ 010001]
tmp_8                      (partselect            ) [ 010001]
mul_ln28_9                 (mul                   ) [ 010001]
tmp_9                      (partselect            ) [ 010001]
mul_ln28_10                (mul                   ) [ 010001]
tmp_10                     (partselect            ) [ 010001]
mul_ln28_11                (mul                   ) [ 010001]
tmp_11                     (partselect            ) [ 010001]
mul_ln28_12                (mul                   ) [ 010001]
tmp_12                     (partselect            ) [ 010001]
mul_ln28_13                (mul                   ) [ 010001]
tmp_25                     (partselect            ) [ 010001]
mul_ln28_14                (mul                   ) [ 010001]
tmp_26                     (partselect            ) [ 010001]
mul_ln28_15                (mul                   ) [ 010001]
specpipeline_ln7           (specpipeline          ) [ 000000]
specloopname_ln26          (specloopname          ) [ 000000]
add_ln28                   (add                   ) [ 000000]
add_ln28_1                 (add                   ) [ 000000]
add_ln28_2                 (add                   ) [ 000000]
add_ln28_3                 (add                   ) [ 000000]
add_ln28_4                 (add                   ) [ 000000]
add_ln28_5                 (add                   ) [ 000000]
add_ln28_6                 (add                   ) [ 000000]
add_ln28_7                 (add                   ) [ 000000]
add_ln28_8                 (add                   ) [ 000000]
add_ln28_9                 (add                   ) [ 000000]
add_ln28_10                (add                   ) [ 000000]
add_ln28_11                (add                   ) [ 000000]
add_ln28_12                (add                   ) [ 000000]
add_ln28_13                (add                   ) [ 000000]
add_ln28_14                (add                   ) [ 000000]
add_ln28_15                (add                   ) [ 000000]
tmp_27                     (bitconcatenate        ) [ 000000]
store_ln28                 (store                 ) [ 000000]
br_ln26                    (br                    ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tempB_a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempB_a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tempB_a_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tempB_a_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_13">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_13"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_14">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_14"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_15">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_17">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_18"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_19">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_20">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_20"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_21">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_21"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_22">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_22"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_23">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_23"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tmp_24">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_24"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="trunc_ln145_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="trunc_ln145_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="A">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i512"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln145_3_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln145_3_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln145_2_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln145_2_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_24_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_24_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_23_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_23_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_22_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_22_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_21_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_21_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_20_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_20_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_19_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_19_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_18_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_18_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_17_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_17_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_16_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_16_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_15_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_14_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_13_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tempB_a_1_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tempB_a_1_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tempB_a_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tempB_a_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln23_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="6" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln23_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="A_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="10" slack="0"/>
<pin id="248" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="AB_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="512" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="4"/>
<pin id="266" dir="0" index="1" bw="512" slack="0"/>
<pin id="267" dir="0" index="2" bw="0" slack="2"/>
<pin id="269" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="270" dir="0" index="5" bw="512" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="512" slack="2147483647"/>
<pin id="272" dir="1" index="7" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_load/3 store_ln28/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="5" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln26_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="0"/>
<pin id="283" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln26_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln26_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln26_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="0"/>
<pin id="299" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_cast_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln26_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="2"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="2"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_1/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="2"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_2/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="2"/>
<pin id="335" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_3/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="32" slack="2"/>
<pin id="339" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_4/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="2"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_5/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="2"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_6/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="0" index="1" bw="32" slack="2"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_7/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="0" index="1" bw="32" slack="2"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_8/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="2"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_9/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="0" index="1" bw="32" slack="2"/>
<pin id="363" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_10/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="2"/>
<pin id="367" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_11/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="0" index="1" bw="32" slack="2"/>
<pin id="371" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_12/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="0" index="1" bw="32" slack="2"/>
<pin id="375" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_13/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="1"/>
<pin id="378" dir="0" index="1" bw="32" slack="2"/>
<pin id="379" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_14/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="0" index="1" bw="32" slack="2"/>
<pin id="383" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28_15/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln28_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="512" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_s_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="512" slack="0"/>
<pin id="391" dir="0" index="2" bw="7" slack="0"/>
<pin id="392" dir="0" index="3" bw="7" slack="0"/>
<pin id="393" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="512" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="0" index="3" bw="8" slack="0"/>
<pin id="403" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="512" slack="0"/>
<pin id="411" dir="0" index="2" bw="8" slack="0"/>
<pin id="412" dir="0" index="3" bw="8" slack="0"/>
<pin id="413" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="512" slack="0"/>
<pin id="421" dir="0" index="2" bw="9" slack="0"/>
<pin id="422" dir="0" index="3" bw="9" slack="0"/>
<pin id="423" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="512" slack="0"/>
<pin id="431" dir="0" index="2" bw="9" slack="0"/>
<pin id="432" dir="0" index="3" bw="9" slack="0"/>
<pin id="433" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_5_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="512" slack="0"/>
<pin id="441" dir="0" index="2" bw="9" slack="0"/>
<pin id="442" dir="0" index="3" bw="9" slack="0"/>
<pin id="443" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_6_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="512" slack="0"/>
<pin id="451" dir="0" index="2" bw="9" slack="0"/>
<pin id="452" dir="0" index="3" bw="9" slack="0"/>
<pin id="453" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="512" slack="0"/>
<pin id="461" dir="0" index="2" bw="10" slack="0"/>
<pin id="462" dir="0" index="3" bw="10" slack="0"/>
<pin id="463" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="512" slack="0"/>
<pin id="471" dir="0" index="2" bw="10" slack="0"/>
<pin id="472" dir="0" index="3" bw="10" slack="0"/>
<pin id="473" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_9_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="0"/>
<pin id="480" dir="0" index="1" bw="512" slack="0"/>
<pin id="481" dir="0" index="2" bw="10" slack="0"/>
<pin id="482" dir="0" index="3" bw="10" slack="0"/>
<pin id="483" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_10_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="512" slack="0"/>
<pin id="491" dir="0" index="2" bw="10" slack="0"/>
<pin id="492" dir="0" index="3" bw="10" slack="0"/>
<pin id="493" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_11_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="512" slack="0"/>
<pin id="501" dir="0" index="2" bw="10" slack="0"/>
<pin id="502" dir="0" index="3" bw="10" slack="0"/>
<pin id="503" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_12_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="512" slack="0"/>
<pin id="511" dir="0" index="2" bw="10" slack="0"/>
<pin id="512" dir="0" index="3" bw="10" slack="0"/>
<pin id="513" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_25_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="512" slack="0"/>
<pin id="521" dir="0" index="2" bw="10" slack="0"/>
<pin id="522" dir="0" index="3" bw="10" slack="0"/>
<pin id="523" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_26_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="512" slack="0"/>
<pin id="531" dir="0" index="2" bw="10" slack="0"/>
<pin id="532" dir="0" index="3" bw="10" slack="0"/>
<pin id="533" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln28_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="0" index="1" bw="32" slack="1"/>
<pin id="541" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln28_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="1"/>
<pin id="545" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="add_ln28_2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln28_3_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="0" index="1" bw="32" slack="1"/>
<pin id="553" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_3/5 "/>
</bind>
</comp>

<comp id="554" class="1004" name="add_ln28_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="0" index="1" bw="32" slack="1"/>
<pin id="557" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_4/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln28_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="0" index="1" bw="32" slack="1"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_5/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="add_ln28_6_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="0" index="1" bw="32" slack="1"/>
<pin id="565" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_6/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln28_7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="0" index="1" bw="32" slack="1"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_7/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln28_8_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="0" index="1" bw="32" slack="1"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_8/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln28_9_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="0" index="1" bw="32" slack="1"/>
<pin id="577" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_9/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln28_10_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="1"/>
<pin id="580" dir="0" index="1" bw="32" slack="1"/>
<pin id="581" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_10/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln28_11_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="0" index="1" bw="32" slack="1"/>
<pin id="585" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_11/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln28_12_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_12/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln28_13_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="0" index="1" bw="32" slack="1"/>
<pin id="593" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_13/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="add_ln28_14_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="0" index="1" bw="32" slack="1"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_14/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln28_15_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="1"/>
<pin id="601" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_15/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_27_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="512" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="0" index="2" bw="32" slack="0"/>
<pin id="606" dir="0" index="3" bw="32" slack="0"/>
<pin id="607" dir="0" index="4" bw="32" slack="0"/>
<pin id="608" dir="0" index="5" bw="32" slack="0"/>
<pin id="609" dir="0" index="6" bw="32" slack="0"/>
<pin id="610" dir="0" index="7" bw="32" slack="0"/>
<pin id="611" dir="0" index="8" bw="32" slack="0"/>
<pin id="612" dir="0" index="9" bw="32" slack="0"/>
<pin id="613" dir="0" index="10" bw="32" slack="0"/>
<pin id="614" dir="0" index="11" bw="32" slack="0"/>
<pin id="615" dir="0" index="12" bw="32" slack="0"/>
<pin id="616" dir="0" index="13" bw="32" slack="0"/>
<pin id="617" dir="0" index="14" bw="32" slack="0"/>
<pin id="618" dir="0" index="15" bw="32" slack="0"/>
<pin id="619" dir="0" index="16" bw="32" slack="0"/>
<pin id="620" dir="1" index="17" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="639" class="1005" name="i_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="5" slack="0"/>
<pin id="641" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="trunc_ln145_3_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="2"/>
<pin id="648" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_3_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="trunc_ln145_2_read_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="2"/>
<pin id="653" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln145_2_read "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_24_read_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2"/>
<pin id="658" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24_read "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_23_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="2"/>
<pin id="663" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_22_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="2"/>
<pin id="668" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_22_read "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_21_read_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_21_read "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_20_read_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2"/>
<pin id="678" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_20_read "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_19_read_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="2"/>
<pin id="683" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_19_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_18_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="2"/>
<pin id="688" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_18_read "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_17_read_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="2"/>
<pin id="693" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_read "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_16_read_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="2"/>
<pin id="698" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16_read "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_15_read_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2"/>
<pin id="703" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15_read "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_14_read_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="2"/>
<pin id="708" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_14_read "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_13_read_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="2"/>
<pin id="713" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13_read "/>
</bind>
</comp>

<comp id="716" class="1005" name="tempB_a_1_read_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2"/>
<pin id="718" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempB_a_1_read "/>
</bind>
</comp>

<comp id="721" class="1005" name="tempB_a_read_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="2"/>
<pin id="723" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tempB_a_read "/>
</bind>
</comp>

<comp id="726" class="1005" name="icmp_ln26_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="3"/>
<pin id="728" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="730" class="1005" name="A_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="1"/>
<pin id="732" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="AB_addr_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="2"/>
<pin id="737" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="A_load_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="761" class="1005" name="trunc_ln28_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="1"/>
<pin id="763" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="766" class="1005" name="mul_ln28_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_s_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="776" class="1005" name="mul_ln28_1_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="1"/>
<pin id="778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_1 "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="1"/>
<pin id="783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="mul_ln28_2_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_2 "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_2_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="796" class="1005" name="mul_ln28_3_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="1"/>
<pin id="798" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_3 "/>
</bind>
</comp>

<comp id="801" class="1005" name="tmp_3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="1"/>
<pin id="803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="mul_ln28_4_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_4 "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_4_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="1"/>
<pin id="813" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="816" class="1005" name="mul_ln28_5_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="1"/>
<pin id="818" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_5 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_5_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="1"/>
<pin id="823" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="826" class="1005" name="mul_ln28_6_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="1"/>
<pin id="828" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_6 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_6_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="32" slack="1"/>
<pin id="833" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="836" class="1005" name="mul_ln28_7_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="1"/>
<pin id="838" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_7 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_7_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="846" class="1005" name="mul_ln28_8_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="1"/>
<pin id="848" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_8 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_8_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="856" class="1005" name="mul_ln28_9_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="1"/>
<pin id="858" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_9 "/>
</bind>
</comp>

<comp id="861" class="1005" name="tmp_9_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="1"/>
<pin id="863" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="866" class="1005" name="mul_ln28_10_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="1"/>
<pin id="868" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_10 "/>
</bind>
</comp>

<comp id="871" class="1005" name="tmp_10_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="876" class="1005" name="mul_ln28_11_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="32" slack="1"/>
<pin id="878" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_11 "/>
</bind>
</comp>

<comp id="881" class="1005" name="tmp_11_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="1"/>
<pin id="883" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="886" class="1005" name="mul_ln28_12_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_12 "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_12_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="896" class="1005" name="mul_ln28_13_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="1"/>
<pin id="898" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_13 "/>
</bind>
</comp>

<comp id="901" class="1005" name="tmp_25_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="906" class="1005" name="mul_ln28_14_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="1"/>
<pin id="908" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_14 "/>
</bind>
</comp>

<comp id="911" class="1005" name="tmp_26_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="916" class="1005" name="mul_ln28_15_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="1"/>
<pin id="918" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln28_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="4" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="0" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="58" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="2" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="58" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="244" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="278" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="278" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="54" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="278" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="281" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="238" pin="2"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="319"><net_src comp="291" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="387"><net_src comp="264" pin="7"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="264" pin="7"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="264" pin="7"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="66" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="414"><net_src comp="60" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="264" pin="7"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="70" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="72" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="424"><net_src comp="60" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="264" pin="7"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="74" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="76" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="434"><net_src comp="60" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="264" pin="7"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="78" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="80" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="264" pin="7"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="447"><net_src comp="84" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="454"><net_src comp="60" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="264" pin="7"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="464"><net_src comp="60" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="264" pin="7"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="90" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="92" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="264" pin="7"/><net_sink comp="468" pin=1"/></net>

<net id="476"><net_src comp="94" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="477"><net_src comp="96" pin="0"/><net_sink comp="468" pin=3"/></net>

<net id="484"><net_src comp="60" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="264" pin="7"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="98" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="487"><net_src comp="100" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="494"><net_src comp="60" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="264" pin="7"/><net_sink comp="488" pin=1"/></net>

<net id="496"><net_src comp="102" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="497"><net_src comp="104" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="264" pin="7"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="106" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="108" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="514"><net_src comp="60" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="264" pin="7"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="110" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="112" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="264" pin="7"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="114" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="116" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="534"><net_src comp="60" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="264" pin="7"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="118" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="120" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="621"><net_src comp="132" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="622"><net_src comp="598" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="623"><net_src comp="594" pin="2"/><net_sink comp="602" pin=2"/></net>

<net id="624"><net_src comp="590" pin="2"/><net_sink comp="602" pin=3"/></net>

<net id="625"><net_src comp="586" pin="2"/><net_sink comp="602" pin=4"/></net>

<net id="626"><net_src comp="582" pin="2"/><net_sink comp="602" pin=5"/></net>

<net id="627"><net_src comp="578" pin="2"/><net_sink comp="602" pin=6"/></net>

<net id="628"><net_src comp="574" pin="2"/><net_sink comp="602" pin=7"/></net>

<net id="629"><net_src comp="570" pin="2"/><net_sink comp="602" pin=8"/></net>

<net id="630"><net_src comp="566" pin="2"/><net_sink comp="602" pin=9"/></net>

<net id="631"><net_src comp="562" pin="2"/><net_sink comp="602" pin=10"/></net>

<net id="632"><net_src comp="558" pin="2"/><net_sink comp="602" pin=11"/></net>

<net id="633"><net_src comp="554" pin="2"/><net_sink comp="602" pin=12"/></net>

<net id="634"><net_src comp="550" pin="2"/><net_sink comp="602" pin=13"/></net>

<net id="635"><net_src comp="546" pin="2"/><net_sink comp="602" pin=14"/></net>

<net id="636"><net_src comp="542" pin="2"/><net_sink comp="602" pin=15"/></net>

<net id="637"><net_src comp="538" pin="2"/><net_sink comp="602" pin=16"/></net>

<net id="638"><net_src comp="602" pin="17"/><net_sink comp="264" pin=1"/></net>

<net id="642"><net_src comp="138" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="649"><net_src comp="142" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="654"><net_src comp="148" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="659"><net_src comp="154" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="664"><net_src comp="160" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="669"><net_src comp="166" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="674"><net_src comp="172" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="679"><net_src comp="178" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="684"><net_src comp="184" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="689"><net_src comp="190" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="694"><net_src comp="196" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="699"><net_src comp="202" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="704"><net_src comp="208" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="709"><net_src comp="214" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="714"><net_src comp="220" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="719"><net_src comp="226" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="724"><net_src comp="232" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="729"><net_src comp="285" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="733"><net_src comp="244" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="738"><net_src comp="251" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="744"><net_src comp="258" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="747"><net_src comp="741" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="748"><net_src comp="741" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="749"><net_src comp="741" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="750"><net_src comp="741" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="751"><net_src comp="741" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="752"><net_src comp="741" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="753"><net_src comp="741" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="754"><net_src comp="741" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="755"><net_src comp="741" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="756"><net_src comp="741" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="757"><net_src comp="741" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="758"><net_src comp="741" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="759"><net_src comp="741" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="760"><net_src comp="741" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="764"><net_src comp="384" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="769"><net_src comp="320" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="774"><net_src comp="388" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="779"><net_src comp="324" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="784"><net_src comp="398" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="789"><net_src comp="328" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="794"><net_src comp="408" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="799"><net_src comp="332" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="804"><net_src comp="418" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="809"><net_src comp="336" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="814"><net_src comp="428" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="819"><net_src comp="340" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="824"><net_src comp="438" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="829"><net_src comp="344" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="834"><net_src comp="448" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="839"><net_src comp="348" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="844"><net_src comp="458" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="849"><net_src comp="352" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="854"><net_src comp="468" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="859"><net_src comp="356" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="864"><net_src comp="478" pin="4"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="869"><net_src comp="360" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="874"><net_src comp="488" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="879"><net_src comp="364" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="884"><net_src comp="498" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="889"><net_src comp="368" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="894"><net_src comp="508" pin="4"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="899"><net_src comp="372" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="904"><net_src comp="518" pin="4"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="909"><net_src comp="376" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="914"><net_src comp="528" pin="4"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="919"><net_src comp="380" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="598" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {5 }
 - Input state : 
	Port: Loop_1_proc1_Pipeline_ps_i : zext_ln23 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : AB | {3 4 }
	Port: Loop_1_proc1_Pipeline_ps_i : tempB_a | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tempB_a_1 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_13 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_14 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_15 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_16 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_17 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_18 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_19 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_20 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_21 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_22 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_23 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : tmp_24 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : trunc_ln145_2 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : trunc_ln145_3 | {1 }
	Port: Loop_1_proc1_Pipeline_ps_i : A | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		trunc_ln26 : 2
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		zext_ln26 : 2
		tmp : 3
		p_cast : 4
		A_addr : 5
		AB_addr : 3
		A_load : 6
		store_ln26 : 3
	State 2
	State 3
	State 4
		trunc_ln28 : 1
		tmp_s : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
		tmp_5 : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_9 : 1
		tmp_10 : 1
		tmp_11 : 1
		tmp_12 : 1
		tmp_25 : 1
		tmp_26 : 1
	State 5
		tmp_27 : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_320           |    3    |   165   |    50   |
|          |           grp_fu_324           |    3    |   165   |    50   |
|          |           grp_fu_328           |    3    |   165   |    50   |
|          |           grp_fu_332           |    3    |   165   |    50   |
|          |           grp_fu_336           |    3    |   165   |    50   |
|          |           grp_fu_340           |    3    |   165   |    50   |
|          |           grp_fu_344           |    3    |   165   |    50   |
|    mul   |           grp_fu_348           |    3    |   165   |    50   |
|          |           grp_fu_352           |    3    |   165   |    50   |
|          |           grp_fu_356           |    3    |   165   |    50   |
|          |           grp_fu_360           |    3    |   165   |    50   |
|          |           grp_fu_364           |    3    |   165   |    50   |
|          |           grp_fu_368           |    3    |   165   |    50   |
|          |           grp_fu_372           |    3    |   165   |    50   |
|          |           grp_fu_376           |    3    |   165   |    50   |
|          |           grp_fu_380           |    3    |   165   |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln26_fu_291        |    0    |    0    |    13   |
|          |         add_ln28_fu_538        |    0    |    0    |    39   |
|          |        add_ln28_1_fu_542       |    0    |    0    |    39   |
|          |        add_ln28_2_fu_546       |    0    |    0    |    39   |
|          |        add_ln28_3_fu_550       |    0    |    0    |    39   |
|          |        add_ln28_4_fu_554       |    0    |    0    |    39   |
|          |        add_ln28_5_fu_558       |    0    |    0    |    39   |
|          |        add_ln28_6_fu_562       |    0    |    0    |    39   |
|    add   |        add_ln28_7_fu_566       |    0    |    0    |    39   |
|          |        add_ln28_8_fu_570       |    0    |    0    |    39   |
|          |        add_ln28_9_fu_574       |    0    |    0    |    39   |
|          |       add_ln28_10_fu_578       |    0    |    0    |    39   |
|          |       add_ln28_11_fu_582       |    0    |    0    |    39   |
|          |       add_ln28_12_fu_586       |    0    |    0    |    39   |
|          |       add_ln28_13_fu_590       |    0    |    0    |    39   |
|          |       add_ln28_14_fu_594       |    0    |    0    |    39   |
|          |       add_ln28_15_fu_598       |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln26_fu_285        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          | trunc_ln145_3_read_read_fu_142 |    0    |    0    |    0    |
|          | trunc_ln145_2_read_read_fu_148 |    0    |    0    |    0    |
|          |     tmp_24_read_read_fu_154    |    0    |    0    |    0    |
|          |     tmp_23_read_read_fu_160    |    0    |    0    |    0    |
|          |     tmp_22_read_read_fu_166    |    0    |    0    |    0    |
|          |     tmp_21_read_read_fu_172    |    0    |    0    |    0    |
|          |     tmp_20_read_read_fu_178    |    0    |    0    |    0    |
|          |     tmp_19_read_read_fu_184    |    0    |    0    |    0    |
|   read   |     tmp_18_read_read_fu_190    |    0    |    0    |    0    |
|          |     tmp_17_read_read_fu_196    |    0    |    0    |    0    |
|          |     tmp_16_read_read_fu_202    |    0    |    0    |    0    |
|          |     tmp_15_read_read_fu_208    |    0    |    0    |    0    |
|          |     tmp_14_read_read_fu_214    |    0    |    0    |    0    |
|          |     tmp_13_read_read_fu_220    |    0    |    0    |    0    |
|          |   tempB_a_1_read_read_fu_226   |    0    |    0    |    0    |
|          |    tempB_a_read_read_fu_232    |    0    |    0    |    0    |
|          |   zext_ln23_read_read_fu_238   |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln26_fu_281       |    0    |    0    |    0    |
|          |        trunc_ln28_fu_384       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   zext   |        zext_ln26_fu_297        |    0    |    0    |    0    |
|          |          p_cast_fu_310         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_302           |    0    |    0    |    0    |
|          |          tmp_27_fu_602         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          tmp_s_fu_388          |    0    |    0    |    0    |
|          |          tmp_1_fu_398          |    0    |    0    |    0    |
|          |          tmp_2_fu_408          |    0    |    0    |    0    |
|          |          tmp_3_fu_418          |    0    |    0    |    0    |
|          |          tmp_4_fu_428          |    0    |    0    |    0    |
|          |          tmp_5_fu_438          |    0    |    0    |    0    |
|          |          tmp_6_fu_448          |    0    |    0    |    0    |
|partselect|          tmp_7_fu_458          |    0    |    0    |    0    |
|          |          tmp_8_fu_468          |    0    |    0    |    0    |
|          |          tmp_9_fu_478          |    0    |    0    |    0    |
|          |          tmp_10_fu_488         |    0    |    0    |    0    |
|          |          tmp_11_fu_498         |    0    |    0    |    0    |
|          |          tmp_12_fu_508         |    0    |    0    |    0    |
|          |          tmp_25_fu_518         |    0    |    0    |    0    |
|          |          tmp_26_fu_528         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    48   |   2640  |   1446  |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      AB_addr_reg_735     |    4   |
|      A_addr_reg_730      |   10   |
|      A_load_reg_741      |   32   |
|        i_1_reg_639       |    5   |
|     icmp_ln26_reg_726    |    1   |
|    mul_ln28_10_reg_866   |   32   |
|    mul_ln28_11_reg_876   |   32   |
|    mul_ln28_12_reg_886   |   32   |
|    mul_ln28_13_reg_896   |   32   |
|    mul_ln28_14_reg_906   |   32   |
|    mul_ln28_15_reg_916   |   32   |
|    mul_ln28_1_reg_776    |   32   |
|    mul_ln28_2_reg_786    |   32   |
|    mul_ln28_3_reg_796    |   32   |
|    mul_ln28_4_reg_806    |   32   |
|    mul_ln28_5_reg_816    |   32   |
|    mul_ln28_6_reg_826    |   32   |
|    mul_ln28_7_reg_836    |   32   |
|    mul_ln28_8_reg_846    |   32   |
|    mul_ln28_9_reg_856    |   32   |
|     mul_ln28_reg_766     |   32   |
|  tempB_a_1_read_reg_716  |   32   |
|   tempB_a_read_reg_721   |   32   |
|      tmp_10_reg_871      |   32   |
|      tmp_11_reg_881      |   32   |
|      tmp_12_reg_891      |   32   |
|    tmp_13_read_reg_711   |   32   |
|    tmp_14_read_reg_706   |   32   |
|    tmp_15_read_reg_701   |   32   |
|    tmp_16_read_reg_696   |   32   |
|    tmp_17_read_reg_691   |   32   |
|    tmp_18_read_reg_686   |   32   |
|    tmp_19_read_reg_681   |   32   |
|       tmp_1_reg_781      |   32   |
|    tmp_20_read_reg_676   |   32   |
|    tmp_21_read_reg_671   |   32   |
|    tmp_22_read_reg_666   |   32   |
|    tmp_23_read_reg_661   |   32   |
|    tmp_24_read_reg_656   |   32   |
|      tmp_25_reg_901      |   32   |
|      tmp_26_reg_911      |   32   |
|       tmp_2_reg_791      |   32   |
|       tmp_3_reg_801      |   32   |
|       tmp_4_reg_811      |   32   |
|       tmp_5_reg_821      |   32   |
|       tmp_6_reg_831      |   32   |
|       tmp_7_reg_841      |   32   |
|       tmp_8_reg_851      |   32   |
|       tmp_9_reg_861      |   32   |
|       tmp_s_reg_771      |   32   |
|trunc_ln145_2_read_reg_651|   32   |
|trunc_ln145_3_read_reg_646|   32   |
|    trunc_ln28_reg_761    |   32   |
+--------------------------+--------+
|           Total          |  1588  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_258 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  2640  |  1446  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |  1588  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |    1   |  4228  |  1455  |
+-----------+--------+--------+--------+--------+
