<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#message" style=" font-size: 16px;">Message</a></li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_mixer.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_part.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_channel_volume.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_core.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_ram.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_register.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_timer.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_virtual_rom_controller.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_for_cartridge.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_adsr_envelope_generator_5ch.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_noise_generator_4ch.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_selector.v<br>
C:/Users/hra/Documents/github/wave_table_sound/rtl/wts_tone_generator_5ch.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 29 23:00:54 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>wts_for_cartridge</td>
</tr>
<tr>
<td class="label">Design Language:</td>
<td>verilog</td>
</tr>
<tr>
<td class="label">Series:</td>
<td>GW1N</td>
</tr>
<tr>
<td class="label">Device:</td>
<td>GW1N-4</td>
</tr>
<tr>
<td class="label">Package:</td>
<td>LQFP100</td>
</tr>
<tr>
<td class="label">Speed Grade:</td>
<td>6</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>IOPORT Usage:</b></td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>IOBUF Usage:</b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>1236</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1140</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>1429</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>152</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>780</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>497</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP Usage:</b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>2</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW1N-4-LQFP100
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>1503(1433 LUTs, 70 ALUs) / 4608</td>
<td>33%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>1236 / 3642</td>
<td>34%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>2 / 10</td>
<td>20%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>1 / (4*2)</td>
<td>13%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>100.0 MHz</td>
<td>10.000</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td> </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>wts_for_cartridge</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>100.0 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp-11.716<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>-11.716</td>
<td>100.0 MHz</td>
<td>46.0 MHz</td>
<td>10.000</td>
<td>21.716</td>
<td>Base</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>-11.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>22.461</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[0]_ins11101</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins11567</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1242</td>
</tr>
<tr>
<td>\ff_level_b[0]_ins11101 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_b[0]_ins11101 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_b[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins14865</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins14865</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>n1_31_93</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins14541</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins14541</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n3_33_95</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins14867</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>o_ins14867</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.313</td>
<td>-</td>
</tr>
<tr>
<td>o_31</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>5.793</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>6.299</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT4 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.779</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>7.878</td>
<td>-</td>
</tr>
<tr>
<td>n81_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>8.358</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>8.984</td>
<td>-</td>
</tr>
<tr>
<td>n81_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.464</td>
<td>-</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>10.563</td>
<td>-</td>
</tr>
<tr>
<td>n80_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>11.043</td>
<td>-</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>11.865</td>
<td>-</td>
</tr>
<tr>
<td>n75_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.345</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.444</td>
<td>-</td>
</tr>
<tr>
<td>n74_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>13.924</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>14.956</td>
<td>-</td>
</tr>
<tr>
<td>n74</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>15.436</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>15.942</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.422</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.521</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>18.001</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>18.823</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>19.303</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>20.402</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_channel_round[4]_ins15141 </td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>20.882</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[4]_ins15141 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>21.981</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[4] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[4]_ins11567 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>22.461</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>22.461<br/>
<b>Logic Delay: </b>14.418(64.2%)<br/>
<b>Route Delay: </b>8.043(35.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-11.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>22.461</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[4]_ins11151</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins11568</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1242</td>
</tr>
<tr>
<td>\ff_level_d[4]_ins11151 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_d[4]_ins11151 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_d[4] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n2_ins14854</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>n2_ins14854</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>n2_23_82</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins14537</td>
<td>MUX2_LUT5</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins14537</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n3_25_83</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins14855</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>o_ins14855</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.313</td>
<td>-</td>
</tr>
<tr>
<td>o_23</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>6</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>5.793</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>6.299</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT4 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.779</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>7.878</td>
<td>-</td>
</tr>
<tr>
<td>n81_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>8.358</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>8.984</td>
<td>-</td>
</tr>
<tr>
<td>n81_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.464</td>
<td>-</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>10.563</td>
<td>-</td>
</tr>
<tr>
<td>n80_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>11.043</td>
<td>-</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>11.865</td>
<td>-</td>
</tr>
<tr>
<td>n75_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.345</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.444</td>
<td>-</td>
</tr>
<tr>
<td>n74_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>13.924</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>14.956</td>
<td>-</td>
</tr>
<tr>
<td>n74</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>15.436</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>15.942</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.422</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.521</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>18.001</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>18.823</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>19.303</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>20.402</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_channel_round[3]_ins15142 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>20.882</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[3]_ins15142 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>21.981</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[3] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[3]_ins11568 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>22.461</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>22.461<br/>
<b>Logic Delay: </b>14.418(64.2%)<br/>
<b>Route Delay: </b>8.043(35.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-11.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>22.461</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_b[0]_ins11101</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins11564</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1242</td>
</tr>
<tr>
<td>\ff_level_b[0]_ins11101 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_b[0]_ins11101 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_b[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n1_ins14865</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>n1_ins14865</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>n1_31_93</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins14541</td>
<td>MUX2_LUT5</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins14541</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n3_33_95</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins14867</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>o_ins14867</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.313</td>
<td>-</td>
</tr>
<tr>
<td>o_31</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>5.793</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>6.299</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT4 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.779</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>7.878</td>
<td>-</td>
</tr>
<tr>
<td>n81_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>8.358</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>8.984</td>
<td>-</td>
</tr>
<tr>
<td>n81_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.464</td>
<td>-</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>10.563</td>
<td>-</td>
</tr>
<tr>
<td>n80_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>11.043</td>
<td>-</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>11.865</td>
<td>-</td>
</tr>
<tr>
<td>n75_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.345</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.444</td>
<td>-</td>
</tr>
<tr>
<td>n74_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>13.924</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>14.956</td>
<td>-</td>
</tr>
<tr>
<td>n74</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>15.436</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>15.942</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.422</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.521</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>18.001</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>18.823</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>19.303</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>20.402</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15138 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>20.882</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15138 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>21.981</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[7]_ins11564 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>22.461</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>22.461<br/>
<b>Logic Delay: </b>14.418(64.2%)<br/>
<b>Route Delay: </b>8.043(35.8%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-11.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>22.394</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[0]_ins11155</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins11565</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1242</td>
</tr>
<tr>
<td>\ff_level_d[0]_ins11155 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_d[0]_ins11155 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_d[0] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n2_ins14866</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>n2_ins14866</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>n2_31_94</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins14541</td>
<td>MUX2_LUT5</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins14541</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n3_33_95</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins14867</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>o_ins14867</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.313</td>
<td>-</td>
</tr>
<tr>
<td>o_31</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>5.793</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>6.299</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT4 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.779</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>7.878</td>
<td>-</td>
</tr>
<tr>
<td>n81_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>8.358</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>8.984</td>
<td>-</td>
</tr>
<tr>
<td>n81_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.464</td>
<td>-</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>10.563</td>
<td>-</td>
</tr>
<tr>
<td>n80_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>11.043</td>
<td>-</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>11.865</td>
<td>-</td>
</tr>
<tr>
<td>n75_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.345</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.444</td>
<td>-</td>
</tr>
<tr>
<td>n74_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>13.924</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>14.956</td>
<td>-</td>
</tr>
<tr>
<td>n74</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>15.436</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>15.942</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.422</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.521</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>18.001</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>18.823</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>19.303</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>20.402</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_channel_round[6]_ins15139 </td>
<td>LUT3</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>20.882</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[6]_ins15139 </td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>21.914</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[6] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[6]_ins11565 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>22.394</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>22.394<br/>
<b>Logic Delay: </b>14.351(64.1%)<br/>
<b>Route Delay: </b>8.043(35.9%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-11.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>22.184</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>10.745</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>15</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_adsr_envelope_generator_5ch_0/ff_level_d[5]_ins11150</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins11566</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>DEFAULT_CLK[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>clk_ins9811</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>clk_3</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>1242</td>
</tr>
<tr>
<td>\ff_level_d[5]_ins11150 </td>
<td>DFFCE</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_d[5]_ins11150 </td>
<td>DFFCE</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>\ff_level_d[5] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n2_ins14851</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>n2_ins14851</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>n2_21_79</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n3_ins14536</td>
<td>MUX2_LUT5</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>n3_ins14536</td>
<td>MUX2_LUT5</td>
<td>O</td>
<td>Out</td>
<td>0.149</td>
<td>4.011</td>
<td>-</td>
</tr>
<tr>
<td>n3_23_80</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>o_ins14852</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>4.491</td>
<td>-</td>
</tr>
<tr>
<td>o_ins14852</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>5.313</td>
<td>-</td>
</tr>
<tr>
<td>o_21</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>5.793</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_ins13184 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>6.299</td>
<td>-</td>
</tr>
<tr>
<td>\w_wave_mul[0]_6_DOUT4 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>6.779</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins16066</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>7.878</td>
<td>-</td>
</tr>
<tr>
<td>n81_9</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>I3</td>
<td>In</td>
<td>-</td>
<td>8.358</td>
<td>-</td>
</tr>
<tr>
<td>n81_ins15962</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.626</td>
<td>8.984</td>
<td>-</td>
</tr>
<tr>
<td>n81_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>9.464</td>
<td>-</td>
</tr>
<tr>
<td>n80_ins16162</td>
<td>LUT3</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>10.563</td>
<td>-</td>
</tr>
<tr>
<td>n80_7</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>11.043</td>
<td>-</td>
</tr>
<tr>
<td>n75_ins15747</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>11.865</td>
<td>-</td>
</tr>
<tr>
<td>n75_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>12.345</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15746</td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>13.444</td>
<td>-</td>
</tr>
<tr>
<td>n74_5</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>I0</td>
<td>In</td>
<td>-</td>
<td>13.924</td>
<td>-</td>
</tr>
<tr>
<td>n74_ins15146</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.032</td>
<td>14.956</td>
<td>-</td>
</tr>
<tr>
<td>n74</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>B</td>
<td>In</td>
<td>-</td>
<td>15.436</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_ins13185 </td>
<td>MULT9X9</td>
<td>DOUT</td>
<td>Out</td>
<td>0.506</td>
<td>15.942</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_mul[0]_6_DOUT1 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>16.422</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_ins15960 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>17.521</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[0]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>3</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>18.001</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_ins16223 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>18.823</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[2]_7 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>19.303</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_ins15741 </td>
<td>LUT2</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>20.402</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[7]_5 </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>5</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins15140 </td>
<td>LUT4</td>
<td>I2</td>
<td>In</td>
<td>-</td>
<td>20.882</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5]_ins15140 </td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>0.822</td>
<td>21.704</td>
<td>-</td>
</tr>
<tr>
<td>\w_channel_round[5] </td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>\ff_channel[5]_ins11566 </td>
<td>DFFC</td>
<td>D</td>
<td>In</td>
<td>-</td>
<td>22.184</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>22.184<br/>
<b>Logic Delay: </b>14.141(63.7%)<br/>
<b>Route Delay: </b>8.043(36.3%)<br/>
<br/><br/>
<h1><a name="message">Message</a></h1>
<big>Info    (EXT0100) : Run analyzation & elaboration</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_part.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_volume.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_core.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_ram.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_register.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_timer.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_virtual_rom_controller.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_for_cartridge.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator_4ch.v'</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v'</big><br/>
<big>Warning (EXT1818) : Initial value of parameter 'bits' is omitted(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:24)</big><br/>
<big>Info    (EXT1482) : Analyzing Verilog file 'C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator_5ch.v'</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_for_cartridge'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_for_cartridge.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_core'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_core.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_channel_mixer'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_adsr_envelope_generator_5ch'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=8)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 8(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=7)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 7(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=1)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 1(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=3)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 3(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=16)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 16(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_adsr_envelope_generator'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator.v:23)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_on_a' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:183)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_on_b' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:184)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_on_c' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:185)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_on_d' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:186)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_on_e' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:187)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_release_a' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:193)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_release_b' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:194)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_release_c' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:195)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_release_d' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:196)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_release_e' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:197)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_off_a' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:203)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_off_b' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:204)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_off_c' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:205)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_off_d' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:206)</big><br/>
<big>Warning (EXT3002) : Net 'ch_key_off_e' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_adsr_envelope_generator_5ch.v:207)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_noise_generator_4ch'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator_4ch.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=2)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 2(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_noise_generator'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_noise_generator.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_tone_generator_5ch'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator_5ch.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=12)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 12(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_tone_generator'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_tone_generator.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_selector(bits=4)'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:23)</big><br/>
<big>Warning (EXT1209) : Expression size 32 truncated to fit in target size 4(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_selector.v:48)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_ram'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_ram.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_channel_volume'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_volume.v:23)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_a0[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:212)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_b0[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:213)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_c0[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:214)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_d0[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:215)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_e0[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:216)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_a1[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:217)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_b1[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:218)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_c1[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:219)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_d1[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:220)</big><br/>
<big>Warning (EXT3002) : Net 'w_sram_a_e1[6]' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:221)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_a0' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:254)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_b0' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:255)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_c0' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:256)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_d0' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:257)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_e0' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:258)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_a1' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:259)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_b1' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:260)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_c1' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:261)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_d1' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:262)</big><br/>
<big>Warning (EXT3002) : Net 'w_half_timing_e1' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:263)</big><br/>
<big>Warning (EXT3002) : Net 'address_reset' does not have a driver(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_channel_mixer.v:620)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_timer'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_timer.v:23)</big><br/>
<big>Info    (EXT1018) : Compiling module 'wts_register'(C:\Users\hra\Documents\github\wave_table_sound\rtl\wts_register.v:23)</big><br/>
<big>Info    (EXT0101) : Current top module is "wts_for_cartridge"</big><br/>
<big>Info    (CVT0001) : Run conversion</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0006) : Register and gate optimizing before inferencing</big><br/>
<big>Info    (DSP0001) : DSP inferencing</big><br/>
<big>Info    (RAM0001) : RAM inferencing</big><br/>
<big>Info    (ATO0001) : Adder tree reduction</big><br/>
<big>Info    (ATO0002) : Rebuild ALU instances from adder tree nodes</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (DIO0007) : Register and gate optimizing before mapping</big><br/>
<big>Info    (MAP0001) : Run tech-mapping</big><br/>
<big>Info    (MAP0003) : Run logic optimization</big><br/>
<big>Info    (DIO0001) : Run device independent optimization</big><br/>
<big>Info    (SYN0009) : Write post-map netlist to file: C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</big><br/>
<br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Errors:</b></td> 
<td>0</td>
</tr>
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>45</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>52</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:10s realtime, 0h:0m:9s cputime
<br/>
Memory peak: 133.7MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
