$date
	Sat Oct 22 20:08:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#686331
b10 !
1"
#686334
b10 &
b10 %
1$
#686335
0"
#686338
b1 &
b1 %
1#
#686342
b0 &
0#
b0 %
0$
#1689649
b111 !
1"
#1689650
b111 &
b111 %
1$
#1689651
0"
#1689654
b10110 &
b10110 %
#1689658
b1011 &
b1011 %
#1689662
b100010 &
b100010 %
#1689666
b10001 &
b10001 %
#1689670
b110100 &
b110100 %
#1689674
b11010 &
b11010 %
#1689678
b1101 &
b1101 %
#1689682
b101000 &
b101000 %
#1689686
b10100 &
b10100 %
#1689690
b1010 &
b1010 %
#1689694
b101 &
b101 %
#1689698
b10000 &
b10000 %
#1689702
b1000 &
b1000 %
#1689706
b100 &
b100 %
#1689710
b10 &
b10 %
#1689714
b1 &
b1 %
1#
#1689718
b0 &
0#
b0 %
0$
#2684168
b100 !
1"
#2684170
b100 &
b100 %
1$
#2684171
0"
#2684174
b10 &
b10 %
#2684178
b1 &
b1 %
1#
#2684182
b0 &
0#
b0 %
0$
#4500012
