rc file Version 1.0

[Design]
COMPILE_PATH=/home/harishkv/Switch_Modelling/Verification-of-FIFO-using-SystemVerilog/switch
VCS_HOME=/work/tools/synopsys/vcs/U-2023.03-1
VERDI_HOME=
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=tb_network_switch 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
