{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1611316865728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1611316865729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 22 20:01:05 2021 " "Processing started: Fri Jan 22 20:01:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1611316865729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1611316865729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 68k_glue -c 68k_glue " "Command: quartus_map --read_settings_files=on --write_settings_files=off 68k_glue -c 68k_glue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1611316865729 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1611316865837 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "68k_glue.v(123) " "Verilog HDL warning at 68k_glue.v(123): extended using \"x\" or \"z\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1611316865874 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "68k_glue.v(128) " "Verilog HDL information at 68k_glue.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1611316865874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "68k_glue.v 1 1 " "Found 1 design units, including 1 entities, in source file 68k_glue.v" { { "Info" "ISGN_ENTITY_NAME" "1 glue " "Found entity 1: glue" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611316865876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611316865876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPI_Master.v 1 1 " "Found 1 design units, including 1 entities, in source file SPI_Master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1611316865877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1611316865877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "glue " "Elaborating entity \"glue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1611316865929 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 68k_glue.v(49) " "Verilog HDL assignment warning at 68k_glue.v(49): truncated value with size 32 to match size of target (21)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611316865931 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(130) " "Verilog HDL Always Construct warning at 68k_glue.v(130): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865931 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(130) " "Verilog HDL Always Construct warning at 68k_glue.v(130): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865931 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lds 68k_glue.v(130) " "Verilog HDL Always Construct warning at 68k_glue.v(130): variable \"lds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865931 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(131) " "Verilog HDL Always Construct warning at 68k_glue.v(131): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865931 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(131) " "Verilog HDL Always Construct warning at 68k_glue.v(131): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865931 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lds 68k_glue.v(131) " "Verilog HDL Always Construct warning at 68k_glue.v(131): variable \"lds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865931 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(132) " "Verilog HDL Always Construct warning at 68k_glue.v(132): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(132) " "Verilog HDL Always Construct warning at 68k_glue.v(132): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uds 68k_glue.v(132) " "Verilog HDL Always Construct warning at 68k_glue.v(132): variable \"uds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(133) " "Verilog HDL Always Construct warning at 68k_glue.v(133): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(133) " "Verilog HDL Always Construct warning at 68k_glue.v(133): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "uds 68k_glue.v(133) " "Verilog HDL Always Construct warning at 68k_glue.v(133): variable \"uds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(134) " "Verilog HDL Always Construct warning at 68k_glue.v(134): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(134) " "Verilog HDL Always Construct warning at 68k_glue.v(134): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw 68k_glue.v(134) " "Verilog HDL Always Construct warning at 68k_glue.v(134): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(135) " "Verilog HDL Always Construct warning at 68k_glue.v(135): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(135) " "Verilog HDL Always Construct warning at 68k_glue.v(135): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(136) " "Verilog HDL Always Construct warning at 68k_glue.v(136): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(136) " "Verilog HDL Always Construct warning at 68k_glue.v(136): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(137) " "Verilog HDL Always Construct warning at 68k_glue.v(137): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(137) " "Verilog HDL Always Construct warning at 68k_glue.v(137): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(138) " "Verilog HDL Always Construct warning at 68k_glue.v(138): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(138) " "Verilog HDL Always Construct warning at 68k_glue.v(138): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865932 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(139) " "Verilog HDL Always Construct warning at 68k_glue.v(139): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(139) " "Verilog HDL Always Construct warning at 68k_glue.v(139): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "as 68k_glue.v(154) " "Verilog HDL Always Construct warning at 68k_glue.v(154): variable \"as\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(154) " "Verilog HDL Always Construct warning at 68k_glue.v(154): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rdl 68k_glue.v(155) " "Verilog HDL Always Construct warning at 68k_glue.v(155): variable \"rdl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(156) " "Verilog HDL Always Construct warning at 68k_glue.v(156): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_TX_Ready 68k_glue.v(158) " "Verilog HDL Always Construct warning at 68k_glue.v(158): variable \"w_Master_TX_Ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datain 68k_glue.v(163) " "Verilog HDL Always Construct warning at 68k_glue.v(163): variable \"datain\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataout 68k_glue.v(168) " "Verilog HDL Always Construct warning at 68k_glue.v(168): variable \"dataout\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "68k_glue.v(156) " "Verilog HDL Case Statement warning at 68k_glue.v(156): incomplete case statement has no default case item" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 156 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wrl 68k_glue.v(173) " "Verilog HDL Always Construct warning at 68k_glue.v(173): variable \"wrl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr 68k_glue.v(174) " "Verilog HDL Always Construct warning at 68k_glue.v(174): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data 68k_glue.v(176) " "Verilog HDL Always Construct warning at 68k_glue.v(176): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_TX_Ready 68k_glue.v(179) " "Verilog HDL Always Construct warning at 68k_glue.v(179): variable \"w_Master_TX_Ready\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data 68k_glue.v(180) " "Verilog HDL Always Construct warning at 68k_glue.v(180): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865933 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data 68k_glue.v(181) " "Verilog HDL Always Construct warning at 68k_glue.v(181): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "68k_glue.v(174) " "Verilog HDL Case Statement warning at 68k_glue.v(174): incomplete case statement has no default case item" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_RX_DV 68k_glue.v(188) " "Verilog HDL Always Construct warning at 68k_glue.v(188): variable \"w_Master_RX_DV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "w_Master_RX_Byte 68k_glue.v(189) " "Verilog HDL Always Construct warning at 68k_glue.v(189): variable \"w_Master_RX_Byte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer 68k_glue.v(128) " "Verilog HDL Always Construct warning at 68k_glue.v(128): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status 68k_glue.v(128) " "Verilog HDL Always Construct warning at 68k_glue.v(128): inferring latch(es) for variable \"status\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataout 68k_glue.v(128) " "Verilog HDL Always Construct warning at 68k_glue.v(128): inferring latch(es) for variable \"dataout\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_Master_TX_Byte 68k_glue.v(128) " "Verilog HDL Always Construct warning at 68k_glue.v(128): inferring latch(es) for variable \"r_Master_TX_Byte\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datain 68k_glue.v(128) " "Verilog HDL Always Construct warning at 68k_glue.v(128): inferring latch(es) for variable \"datain\", which holds its previous value in one or more paths through the always construct" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1611316865934 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[0\] 68k_glue.v(128) " "Inferred latch for \"datain\[0\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865935 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[1\] 68k_glue.v(128) " "Inferred latch for \"datain\[1\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865935 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[2\] 68k_glue.v(128) " "Inferred latch for \"datain\[2\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865935 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[3\] 68k_glue.v(128) " "Inferred latch for \"datain\[3\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865935 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[4\] 68k_glue.v(128) " "Inferred latch for \"datain\[4\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865935 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[5\] 68k_glue.v(128) " "Inferred latch for \"datain\[5\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865935 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[6\] 68k_glue.v(128) " "Inferred latch for \"datain\[6\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datain\[7\] 68k_glue.v(128) " "Inferred latch for \"datain\[7\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[0\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[0\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[1\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[1\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[2\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[2\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[3\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[3\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[4\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[4\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[5\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[5\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[6\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[6\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_Master_TX_Byte\[7\] 68k_glue.v(128) " "Inferred latch for \"r_Master_TX_Byte\[7\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[0\] 68k_glue.v(128) " "Inferred latch for \"dataout\[0\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[1\] 68k_glue.v(128) " "Inferred latch for \"dataout\[1\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[2\] 68k_glue.v(128) " "Inferred latch for \"dataout\[2\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[3\] 68k_glue.v(128) " "Inferred latch for \"dataout\[3\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[4\] 68k_glue.v(128) " "Inferred latch for \"dataout\[4\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[5\] 68k_glue.v(128) " "Inferred latch for \"dataout\[5\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[6\] 68k_glue.v(128) " "Inferred latch for \"dataout\[6\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865936 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataout\[7\] 68k_glue.v(128) " "Inferred latch for \"dataout\[7\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] 68k_glue.v(128) " "Inferred latch for \"buffer\[0\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] 68k_glue.v(128) " "Inferred latch for \"buffer\[1\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] 68k_glue.v(128) " "Inferred latch for \"buffer\[2\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] 68k_glue.v(128) " "Inferred latch for \"buffer\[3\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] 68k_glue.v(128) " "Inferred latch for \"buffer\[4\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] 68k_glue.v(128) " "Inferred latch for \"buffer\[5\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] 68k_glue.v(128) " "Inferred latch for \"buffer\[6\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] 68k_glue.v(128) " "Inferred latch for \"buffer\[7\]\" at 68k_glue.v(128)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[1\] 68k_glue.v(188) " "Inferred latch for \"status\[1\]\" at 68k_glue.v(188)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[2\] 68k_glue.v(154) " "Inferred latch for \"status\[2\]\" at 68k_glue.v(154)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[3\] 68k_glue.v(154) " "Inferred latch for \"status\[3\]\" at 68k_glue.v(154)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[4\] 68k_glue.v(154) " "Inferred latch for \"status\[4\]\" at 68k_glue.v(154)" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1611316865937 "|glue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master:SPI_Master_Inst " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master:SPI_Master_Inst\"" {  } { { "68k_glue.v" "SPI_Master_Inst" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316865946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(115) " "Verilog HDL assignment warning at SPI_Master.v(115): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611316865947 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(122) " "Verilog HDL assignment warning at SPI_Master.v(122): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611316865947 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(124) " "Verilog HDL assignment warning at SPI_Master.v(124): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611316865947 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(129) " "Verilog HDL assignment warning at SPI_Master.v(129): truncated value with size 32 to match size of target (5)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611316865947 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(186) " "Verilog HDL assignment warning at SPI_Master.v(186): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611316865947 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(215) " "Verilog HDL assignment warning at SPI_Master.v(215): truncated value with size 32 to match size of target (3)" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1611316865947 "|glue|SPI_Master:SPI_Master_Inst"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "counter_rtl_0 21 " "Inferred lpm_counter megafunction (LPM_WIDTH=21) from the following logic: \"counter_rtl_0\"" {  } {  } 0 19001 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316865989 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1611316865989 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SPI_Master:SPI_Master_Inst\|Add1 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SPI_Master:SPI_Master_Inst\|Add1\"" {  } { { "SPI_Master.v" "Add1" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316865990 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "SPI_Master:SPI_Master_Inst\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"SPI_Master:SPI_Master_Inst\|Add0\"" {  } { { "SPI_Master.v" "Add0" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316865990 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1611316865990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:counter_rtl_0 " "Elaborated megafunction instantiation \"lpm_counter:counter_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:counter_rtl_0 " "Instantiated megafunction \"lpm_counter:counter_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866021 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611316866021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Instantiated megafunction \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866029 ""}  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611316866029 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 191 5 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866038 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\] SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|addcore:adder\|addcore:adder\[0\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866043 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 129 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Instantiated megafunction \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866045 ""}  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1611316866045 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866046 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\] SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\|addcore:adder\|addcore:adder\[0\]\", which is child of megafunction instantiation \"SPI_Master:SPI_Master_Inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "/home/eddie/Applications/intelFPGA_lite/13.0sp1/quartus/libraries/megafunctions/addcore.tdf" 192 10 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 122 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866048 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "12 " "Ignored 12 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1611316866084 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1611316866084 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[2\] r_Master_TX_Byte\[2\] " "Duplicate LATCH primitive \"dataout\[2\]\" merged with LATCH primitive \"r_Master_TX_Byte\[2\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[1\] r_Master_TX_Byte\[1\] " "Duplicate LATCH primitive \"dataout\[1\]\" merged with LATCH primitive \"r_Master_TX_Byte\[1\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[0\] r_Master_TX_Byte\[0\] " "Duplicate LATCH primitive \"dataout\[0\]\" merged with LATCH primitive \"r_Master_TX_Byte\[0\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[3\] r_Master_TX_Byte\[3\] " "Duplicate LATCH primitive \"dataout\[3\]\" merged with LATCH primitive \"r_Master_TX_Byte\[3\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[6\] r_Master_TX_Byte\[6\] " "Duplicate LATCH primitive \"dataout\[6\]\" merged with LATCH primitive \"r_Master_TX_Byte\[6\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[5\] r_Master_TX_Byte\[5\] " "Duplicate LATCH primitive \"dataout\[5\]\" merged with LATCH primitive \"r_Master_TX_Byte\[5\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[4\] r_Master_TX_Byte\[4\] " "Duplicate LATCH primitive \"dataout\[4\]\" merged with LATCH primitive \"r_Master_TX_Byte\[4\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "dataout\[7\] r_Master_TX_Byte\[7\] " "Duplicate LATCH primitive \"dataout\[7\]\" merged with LATCH primitive \"r_Master_TX_Byte\[7\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 128 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1611316866087 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1611316866087 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 174 -1 0 } } { "SPI_Master.v" "" { Text "/home/eddie/work/68000/hardware/cpld/SPI_Master.v" 206 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1611316866090 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[0\] VCC " "Pin \"ipl\[0\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611316866123 "|glue|ipl[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[1\] VCC " "Pin \"ipl\[1\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611316866123 "|glue|ipl[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ipl\[2\] VCC " "Pin \"ipl\[2\]\" is stuck at VCC" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611316866123 "|glue|ipl[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dtack GND " "Pin \"dtack\" is stuck at GND" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1611316866123 "|glue|dtack"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1611316866123 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[8\] " "No output dependent on input pin \"addr\[8\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[9\] " "No output dependent on input pin \"addr\[9\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[10\] " "No output dependent on input pin \"addr\[10\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[11\] " "No output dependent on input pin \"addr\[11\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[12\] " "No output dependent on input pin \"addr\[12\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[13\] " "No output dependent on input pin \"addr\[13\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[14\] " "No output dependent on input pin \"addr\[14\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[15\] " "No output dependent on input pin \"addr\[15\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[16\] " "No output dependent on input pin \"addr\[16\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[17\] " "No output dependent on input pin \"addr\[17\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[18\] " "No output dependent on input pin \"addr\[18\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[19\] " "No output dependent on input pin \"addr\[19\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|addr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[0\] " "No output dependent on input pin \"fc\[0\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|fc[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[1\] " "No output dependent on input pin \"fc\[1\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|fc[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fc\[2\] " "No output dependent on input pin \"fc\[2\]\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|fc[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq1 " "No output dependent on input pin \"irq1\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|irq1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irq2 " "No output dependent on input pin \"irq2\"" {  } { { "68k_glue.v" "" { Text "/home/eddie/work/68000/hardware/cpld/68k_glue.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1611316866321 "|glue|irq2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1611316866321 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1611316866321 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1611316866321 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1611316866321 ""} { "Info" "ICUT_CUT_TM_MCELLS" "125 " "Implemented 125 macrocells" {  } {  } 0 21063 "Implemented %1!d! macrocells" 0 0 "Quartus II" 0 -1 1611316866321 ""} { "Info" "ICUT_CUT_TM_SEXPS" "4 " "Implemented 4 shareable expanders" {  } {  } 0 21073 "Implemented %1!d! shareable expanders" 0 0 "Quartus II" 0 -1 1611316866321 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1611316866321 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eddie/work/68000/hardware/cpld/output_files/68k_glue.map.smsg " "Generated suppressed messages file /home/eddie/work/68000/hardware/cpld/output_files/68k_glue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1611316866359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1611316866367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 22 20:01:06 2021 " "Processing ended: Fri Jan 22 20:01:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1611316866367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1611316866367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1611316866367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1611316866367 ""}
