[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TE0720-04-62I33MA production of TRENZ ELECTRONIC from the text:Online version of this document:\nhttps://wiki.trenz-electronic.de/display/PD/TE0720+TRMTE0720 TRM\nRevision v.93 \nExported on 2021-03-04\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 2 of 34 http://www.trenz-electronic.de1Table of Contents\n1 Table of Contents ..................................................................................................................................................... 2\n2 Table of Figures ........................................................................................................................................................ 4\n3 Table of Tables ......................................................................................................................................................... 5\n4 Overview ................................................................................................................................................................... 6\n4.1 Key Features ............................................................................................................................................................. 6\n4.2 Block Diagram .......................................................................................................................................................... 7\n4.3 Main Components .................................................................................................................................................... 8\n4.4 Initial Delivery State ................................................................................................................................................. 9\n5 Boot Process ........................................................................................................................................................... 10\n6 Signals, Interfaces and Pins ................................................................................................................................... 11\n6.1 Board to Board (B2B) I/Os ..................................................................................................................................... 11\n6.2 JTAG Interface ........................................................................................................................................................ 12\n6.3 System Controller CPLD I/O Pins ........................................................................................................................... 12\n6.4 Quad SPI Interface ................................................................................................................................................. 13\n6.5 eMMC Interface ....................................................................................................................................................... 13\n6.6 Ethernet Interface .................................................................................................................................................. 14\n6.7 USB Interface .......................................................................................................................................................... 15\n6.8 I2C Interface ........................................................................................................................................................... 16\n7 On-board Peripherals ............................................................................................................................................ 18\n7.1 System Controller CPLD ........................................................................................................................................ 18\n7.2 DDR Memory ........................................................................................................................................................... 18\n7.3 Quad SPI Flash Memory ......................................................................................................................................... 18\n7.4 eMMC Flash Memory .............................................................................................................................................. 18\n7.5 Gigabit Ethernet PHY ............................................................................................................................................. 18\n7.6 High-speed USB ULPI PHY ..................................................................................................................................... 19\n7.7 RTC - Real Time Clock ............................................................................................................................................ 19\n7.8 MAC-Address EEPROM ........................................................................................................................................... 19\n7.9 Atmel CryptoAuthentication Chip ......................................................................................................................... 19\n7.10 eCompass module ................................................................................................................................................. 20\n7.11 Oscillators ............................................................................................................................................................... 20\n7.12 On-board LEDs ....................................................................................................................................................... 20\n8 Power and Power-On Sequence ............................................................................................................................ 21\n8.1 Power Supply ......................................................................................................................................................... 21\n8.2 Power-On Sequence .............................................................................................................................................. 21\n8.3 Power Rails ............................................................................................................................................................. 22\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 3 of 34 http://www.trenz-electronic.de8.4 Bank Voltages ......................................................................................................................................................... 23\n9 Board to Board Connectors ................................................................................................................................... 25\n9.1 Connector Mating height ....................................................................................................................................... 25\n9.2 Connector Speed Ratings ...................................................................................................................................... 26\n9.3 Current Rating ........................................................................................................................................................ 26\n9.4 Connector Mechanical Ratings .............................................................................................................................. 26\n10 Variants Currently in Production ........................................................................................................................... 27\n11 Technical Specifications ........................................................................................................................................ 28\n11.1 Absolute Maximum Ratings ................................................................................................................................... 28\n11.2 Recommended Operating Conditions .................................................................................................................. 29\n11.3 Operating Temperature Ranges ............................................................................................................................ 29\n11.4 Physical Dimensions .............................................................................................................................................. 29\n12 Revision History ..................................................................................................................................................... 31\n12.1 Hardware Revision History .................................................................................................................................... 31\n12.2 Document Change History ..................................................................................................................................... 31\n13 Disclaimer ............................................................................................................................................................... 33\n13.1 Data Privacy ............................................................................................................................................................ 33\n13.2 Document Warranty ............................................................................................................................................... 33\n13.3 Limitation of Liability ............................................................................................................................................. 33\n13.4 Copyright Notice .................................................................................................................................................... 33\n13.5 Technology Licenses .............................................................................................................................................. 33\n13.6 Environmental Protection ..................................................................................................................................... 33\n13.7 REACH, RoHS and WEEE ........................................................................................................................................ 33\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 4 of 34 http://www.trenz-electronic.de2Table of Figures\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 5 of 34 http://www.trenz-electronic.de3Table of Tables\nTable 1: Connectors. .......................................................................................................................................................... 25\nTable 2: Speed rating. ........................................................................................................................................................ 26\n1 http:// www.xilinx.com/ support/ documentation/ data_sheets/ ds190- Zynq-7000- Overview.pdf\n2 https:// wiki.trenz- electronic.de/ display/ DRAFT/ TE0720+TRM#TE0720TRM- VariantsCurrentlyinProduction\n3 http://www.latticesemi.com/Products/FPGAandCPLD/MachXO2.aspx\n4 http://www.marvell.com/transceivers/alaska-gbe/\n5 http://ww1.microchip.com/downloads/en/DeviceDoc/22122A.pdf\n6 http://www.microchip.com/wwwproducts/Devices.aspx?product=USB3320\n7 http://www.st.com/web/en/catalog/sense_power/FM89\n8 http://www.intersil.com/content/intersil/en/products/timing-and-digital/rtcs/real-time-clocks/ISL12020M.html\n9 http://www.microchip.com/wwwproducts/en/ATsha204a\n10 http://www.samtec.com/technical-specifications/Default.aspx?SeriesMaster=LSHM\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 6 of 34 http://www.trenz-electronic.de•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•\n•4Overview\nRefer to https:// wiki.trenz- electronic.de/ display/ PD/ TE0720+TRM for online version of this manual and additional \ntechnical documentation of the product. \nThe Trenz Electronic TE0720 is an industrial- grade SoM (System on Module) based on Xilinx Zynq-7000 SoC1\n(XC7Z020 or XC7Z014S) with up to 1 GB of DDR3/ L SDRAM, 32MB of SPI flash memory, Gigabit Ethernet PHY \ntransceiver, a USB PHY transceiver and powerful switching- mode power supplies for all on-board voltages. A large \nnumber of configurable I/Os is provided via rugged high- speed stacking strips. See also Variants Currently in \nProduction2 section.\n4.1 Key Features\nXilinx XC7Z SoC (XC7Z020 or XC7Z014S)\nProcessing system (PS):\nXC7Z020: Dual-core ARM Cortex-A9 MPCore™ with CoreSight™\nXC7Z014S: Single-core ARM Cortex-A9 MPCore™ with CoreSight™\nL1 cache: 32 KByte instruction, 32 KByte data per processor\nL2 cache: Unified 512 KByte\nProgrammable logic (PL): Artix-7 FPGA\nProgrammable logic cells: 85K (XC7Z020), 65K (XC7Z014S)\nBlock RAM: 4.9 MByte (XC7Z020), 3.8 MByte (XC7Z014S)\nDSP slices:\xa0 220 (XC7Z020), 170 (XC7Z014S)\nPeak DSP performance: 276 GMACs (XC7Z020), 187 GMACs (XC7Z014S)\n2x 12 bit, MSPS ADCs with up to 17 differential inputs\n54 multiuse I/O (MIO) pins\n152 High-Range (HR) I/O pins (SelectIO interfaces)\nSystem Controller CPLD ( Lattice LCMXO2-1200HC3)\nUp to 1 GByte DDR3/L SDRAM memory (2 x 256 Mbit x 16, 32-bit wide data bus).\n32 MByte Quad SPI Flash memory\nGigabit Ethernet transceiver PHY ( Marvell 88E15124)\nMAC address serial EEPROM with EUI-48™ node identity ( 11AA02E485)\nHighly integrated full-featured hi-speed USB 2.0 ULPI transceiver ( Microchip USB3320C-EZK6)\n3-axis accelerometer and 3-axis magnetometer ( ST Microelectronics LSM303DTR7) (Optional!) \xa0\nReal time clock with embedded crystal ( Intersil ISL12020M8): ±5ppm accuracy\nAtmel CryptoAuthentication element ( Atmel ATSHA204A9)\nUp to 32 GByte eMMC, usually 4 GByte, depends on module variant and assembly option\nUser LED 1 (Green), user LED 2 (Red), user LED 3 - FPGA DONE (Green)\nOn-board high-efficiency DC-DC converters for all voltages used\nTrenz 4 x 5 module socket connectors (3 x Samtec LSHM series connectors10)\nEvenly spread supply pins for good signal integrity\nRugged for shock and high vibration\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 7 of 34 http://www.trenz-electronic.deAdditional assembly options are available for cost or performance optimization upon request.\n4.2 Block Diagram\nFigure 1: TE0720-03 block diagram.\nComponents and connections marked with dashed lines are optional or may be missing on some module variants, \nplease contact us for additional information.\n\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 8 of 34 http://www.trenz-electronic.de1.\n2.\n3.\n4.\n5.\n6.\n7.\n8.\n9.\n10.\n11.\n12.\n13.\n14.\n15.\n16.\n17.\n18.\n19.\n20.\n21.\n22.\n23.\n24.\n25.\n26.4.3 Main Components\n\xa0  \nFigure 2: Main components of the module.\nXilinx Zynq XC7Z SoC, U5\n4 Gbit DDR3/L SDRAM, U13\n4 Gbit DDR3/L SDRAM, U12\nLow-power RTC with battery backed SRAM, U20\n32 MByte Quad SPI Flash memory, U7\nRed LED (LED2), D5\nGreen LED (LED1), D2\nSystem Controller CPLD, U19\neMMC NAND Flash, U15\n4A high-efficiency PowerSoC DC-DC step-down converter (1V), U1\nGreen LED (DONE), D4\nB2B connector Samtec Razor Beam™ LSHM-130, JM3\nB2B connector Samtec Razor Beam™ LSHM-150, JM1\nB2B connector Samtec Razor Beam™ LSHM-150, JM2\nHi-speed USB 2.0 ULPI transceiver, U18\nGigabit Ethernet (GbE) transceiver, U8\nLow-power programmable oscillator @ 52.000000 MHz (OTG-RCLK), U14\nLow-power programmable oscillator @ 33.333333 MHz (PS-CLK), U6\nLow-dropout regulator (VBATT), U24\nDDR termination regulator, U4\n1.5A PowerSoC DC-DC step-down converter with integrated inductor (1.5V), U2\nAtmel CryptoAuthentication chip, U10\n2Kbit UNI/O® serial EEPROM with EUI-48™ node identity, U17\nLow-power programmable oscillator @ 25.000000 MHz (ETH-CLK), U9\n1.5A PowerSoC DC-DC step-down converter with integrated inductor (1.8V), U3\n3A PFET load switch with configurable slew rate (3.3V), Q1\n\n11 https://shop.trenz-electronic.de/en/Download/?path=Trenz_Electronic/TE0720/REV03/Firmware\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 9 of 34 http://www.trenz-electronic.de4.4 Initial Delivery State\nStorage device name IC Content Notes\nQuad SPI Flash U7 Empty -\neMMC NAND Flash U1\n5Empty -\n11AA02E48T EEPROM U1\n7Pre-programmed globally unique, \n48-bit node address (MAC)-\nSystem Controller \nCPLDU1\n9Standard firmware. Download firmware11\nTable 1: Initial state of programmable devices on delivery of the module.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 10 of 34 http://www.trenz-electronic.de5Boot Process\nBy default the TE-0720 supports QSPI and SD Card boot modes which is controlled by the MODE input signal from \nthe B2B JM1 connector.\nMODE Signal State Boot Mode\nHigh or open QSPI\nLow or connected to the ground SD Card\nTable 14: Boot modes.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 11 of 34 http://www.trenz-electronic.de6Signals, Interfaces and Pins\n6.1 Board to Board (B2B) I/Os\nPL I/O signal connections between Zynq SoC\'s I/O banks and B2B connectors, 152 HR GPIOs total.\nBank Type Voltage B2B I/O Count Notes\n13 HR GPIO VCCIO13 JM2 48 24 LVDS pairs\n13 HR GPIO VCCIO13 JM2 2 B13_IO0 and \nB13_IO25\n33 HR GPIO VCCIO33 JM2 18 9 LVDS pairs\n34 HR GPIO VCCIO34 JM3 36 18 LVDS pairs\n35 HR GPIO VCCIO35 JM1 48 24 LVDS pairs\nTable 2: General PL I/O to B2B connectors information.\nPS MIO bank 500 and 501 signal connections to B2B JM1 connector, 14 PS MIOs total.\nMIO B2B Pin Bank Voltage Notes\n0 JM1-87 500 3.3V\n9 JM1-91 500 3.3V\n10 JM1-95 500 3.3V\n11 JM1-93 500 3.3V\n12 JM1-99 500 3.3V\n13 JM1-97 500 3.3V\n14 JM1-92 500 3.3V Also wired to U19-M4\n15 JM1-85 500 3.3V Also wired to U19-N4\n40 JM1-27 501 1.8V Zynq SoC SD0\n41 JM1-25 501 1.8V Zynq SoC SD0\n42 JM1-23 501 1.8V Zynq SoC SD0\n12 https:// shop.trenz- electronic.de/ en/Download/? path=Trenz_Electronic/ Pinout\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 12 of 34 http://www.trenz-electronic.deMIO B2B Pin Bank Voltage Notes\n43 JM1-21 501 1.8V Zynq SoC SD0\n44 JM1-19 501 1.8V Zynq SoC SD0\n45 JM1-17 501 1.8V Zynq SoC SD0\nTable 3: General PS MIO connections information.\nFor detailed information about the pin- out, please refer to the\xa0 Pin- out tables12.\xa0\n6.2 JTAG Interface\nJTAG access to the Zynq SoC and System Controller CPLD is provided through B2B connector JM2.\nJTAG Signal B2B Connector Pin\nTMS JM2-93\nTDI JM2-95\nTDO JM2-97\nTCK JM2-99\nTable 4: JTAG pins connection.\n6.3 System Controller CPLD I/O Pins\nSpecial purpose pins are connected to System Controller CPLD and have following default configuration:\nPin \nNameMode Function Default Configuration\nRESIN Input Reset input Active low reset input, default mapping forces POR_B \nreset to Zynq PS.JTAGMODE pin 89 in B2B connector JM1 is used to switch access between devices, low selects Zynq SoC, \nhigh selects System Controller CPLD.\uf1b3\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 13 of 34 http://www.trenz-electronic.dePin \nNameMode Function Default Configuration\nPGOO\nDOutput Power good Active high when all on-module power supplies are \nworking properly.\nMODE Input Boot mode Force low for boot from the SD card. Latched at power-on \nonly, not during soft reset!\nEN1 Input Power \nenableHigh enables the DC-DC converters and on-board \nsupplies. Not used if NOSEQ is high.\nNOSEQ Input Power \nsequencingForces the 1.0V and 1.8V DC-DC converters always ON \nwhen high.\nJTAGM\nODEInput JTAG select Keep low for FPGA JTAG access.\nMIO7 Input/\nOutputGPIO Connected to System Controller CPLD pin P11, function \ndepends on firmware\nTable 5: System Controller CPLD special purpose pins description.\n6.4 Quad SPI Interface\nQuad SPI Flash (U7) is connected to the Zynq PS QSPI0 interface via PS MIO bank 500, pins MIO1..6.\nMIO Signal Name U7 Pin\n1 SPI-CS C2\n2 SPI-DQ0/M0 D3\n3 SPI-DQ1/M1 D2\n4 SPI-DQ2/M2 C4\n5 SPI-DQ3/M3 D4\n6 SPI-SCK/M4 B2\nTable 6: Quad SPI interface MIOs and pins.\n6.5 eMMC Interface\nThe TE0720 has on-board eMMC memory device (U15) except TE0720-03-1CR variant. At least three different eMMC \ndevices have been used, please contact Trenz Electronic for more specific information.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 14 of 34 http://www.trenz-electronic.deMIO Signal Name U15 Pin\n46 MMC-D0 H3\n47 MMC-CMD W5\n48 MMC-CLK W6\n49 MMC-D1 H4\n50 MMC-D2 H5\n51 MMC-D3 J2\nTable 7: eMMC interface MIOs and pins.\n6.6 Ethernet  Interface\nThe Marvell Alaska 88E1512 (U8) is a physical layer device containing a single Gigabit Ethernet transceiver and three \nseparate major electrical interfaces: MDI interface to copper cable, SERDES/ SGMII interface and RGMII interface. \nRGMII interface is connected to the Zynq SoC PS bank 501 MIO pins, see tables below.\nSGMII (SFP copper or fiber) pins are routed to the B2B connector JM3 and MDI pins are routed to the B2B connector \nJM1 (see table below).\nEthernet PHY to B2B connections\n\xa0PHY Signal B2B Pin PHY Signal B2B Pin\nSOUT_N JM3-1 PHY_MDI1_P JM1-10\nSOUT_P JM3-3 PHY_MDI1_N JM1-12\nSIN_N JM3-2 PHY_MDI2_P JM1-16\nSIN_P JM3-4 PHY_MDI2_N JM1-18\nPHY_MDI0_P JM1-4 PHY_MDI3_P JM1-22\nPHY_MDI0_N JM1-6 PHY_MDI3_N JM1-24\nTable 8: Ethernet PHY to B2B connections.\nEthernet PHY to Zynq SoC PS MIO ETH0 connections\nPHY Signal SoC MIO PHY Signal SoC MIO\nETH-TXCK 16 ETH-RXCK 22\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 15 of 34 http://www.trenz-electronic.deETH-TXD0 17 ETH-RXD0 23\nETH-TXD1 18 ETH-RXD1 24\nETH-TXD2 19 ETH-RXD2 25\nETH-TXD3 20 ETH-RXD3 26\nETH-TXCTL 21 ETH-RXCTL 27\nETH-MDC 52 ETH-MDIO 53\nTable 9: Ethernet PHY to Zynq SoC connections.\n6.7 USB  Interface\nHi-speed USB ULPI PHY is provided by USB3320 from Microchip (U18). The ULPI interface is connected to the Zynq \nSoC PS USB0 via MIO28..39, bank 501.\nUSB PHY Signal Wired to SoC MIO\nOTG-DATA4 U18-7 28\nOTG-DIR U18-31 29\nOTG-STP U18-29 30\nOTG-NXT U18-2 31\nOTG-DATA0 U18-3 32\nOTG-DATA1 U18-4 33\nOTG-DATA2 U18-5 34\nOTG-DATA3 U18-6 35\nOTG-CLK U18-1 36\nOTG-DATA5 U18-9 37\nOTG-DATA6 U18-10 38\nOTG-DATA7 U18-13 39\nTable 10: USB ULPI PHY to Zynq SoC connections.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 16 of 34 http://www.trenz-electronic.deUSB PHY connection\nUSB PHY \nPinSC CPLD \nPinB2B \nNameNotes\nREFSEL0..2 - - Reference clock frequency select, all set to GND = \n52.000000 MHz.\nRESETB B14, bank \n1- Active low reset.\nCLKOUT - - ULPI output clock connected to Zynq PS MIO36.\nDP, DM OTG-D_P, \nOTG-D_NUSB data lines.\nCPEN VBUS_V_\nENExternal USB power switch active high enable signal.\nVBUS - USB-\nVBUSConnect to USB VBUS via a series of resistors, see \nreference schematic.\nID - OTG-ID For A-device connect to the ground, for B-device \nleave floating.\nSPK_L M5, bank 2 - In USB audio mode a switch connects the DM pin to \nthe SPK_L.\nSPK_R M8, bank 2 - In USB audio mode a switch connects the DP pin to \nthe SPK_R.\nTable 11: USB ULPI PHY connections.\n6.8 I2C Interface\nOn- board I2C devices are connected to the System Controller CPLD which acts as a I2C bus repeater for the Zynq \nSoC. System Controller CPLD signals X1, X3 and X7 are routed to Zynq SoC bank 34. Exact functionality depends on \nthe System Controller CPLD firmware.\nSignal Name SC CPLD Pin SoC Pin Notes\nX1 F1 L16 SCL, I2C clock.\nX5 J1 P22 SDA, I2C data out.\nX7 M1 N22 SDA, I2C data in.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 17 of 34 http://www.trenz-electronic.deTable 12: Zynq SoC to System Controller CPLD I2C bus.\nI2C Device I2C Address IC Notes\nISL12020M RTC 0x6F U20 RTC registers.\nISL12020M SRAM 0x57 U20 Battery backed RAM in RTC IC.\nLSM303D 0x1D U22 Optional, not soldered on current \nproduction variants.\nTable 13: I2C slave device addresses.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 18 of 34 http://www.trenz-electronic.de7On-board Peripherals\n7.1 System Controller CPLD\nThe System Controller CPLD (U19) is provided by Lattice Semiconductor LCMXO2-1200HC (MachXO2 product \nfamily). The System Controller CPLD is the central system management unit where essential control signals are \nlogically linked by the implemented logic in System Controller CPLD firmware, which generates output signals to \ncontrol the system, the on-board peripherals and the interfaces. Also interfaces like JTAG and I2C between the on-\nboard peripherals and to the Zynq SoC are by-passed, forwarded and controlled.\nOther tasks of the System Controller CPLD are monitoring of the power- on sequence and to indicate the \nprogramming state of the Zynq SoC FPGA.\nFor more detailed information, refer to the TE0720 System Controller CPLD firmware page.\n7.2 DDR Memory\nBy default TE0720 module has two DDR3/ L SDRAM chips arranged into 32-bit wide memory bus providing total on-\nboard memory size up to 1 GBytes. Size of memory depends on the module variant, refer to the variants table.\n7.3 Quad SPI Flash Memory\nOn- board 32-MByte QSPI flash memory S25FL256S (U7) is used to store initial FPGA configuration. Besides FPGA \nconfiguration, remaining free flash memory can be used for user application and data storage. All four SPI data lines \nare connected to the FPGA allowing x1, x2 or x4 data bus widths. Maximum data rate depends on the selected bus \nwidth and clock frequency used.\n7.4 eMMC Flash Memory\neMMC Flash memory device(U15) is connected to the Zynq PS MIO bank 501 pins MIO46..MIO51 (see also Variants \nCurrently in Production (see page 27) for options). Depending on the module variant, different make and model of \neMMC chips are available.\n7.5 Gigabit Ethernet  PHY\nOn- board Gigabit Ethernet PHY is provided with Marvell Alaska 88E1512 IC (U8).\xa0The Ethernet PHY RGMII interface is \nconnected to the Zynq Ethernet0 PS GEM0. I/O voltage is fixed at 1.8V for HSTL signalling. The reference clock input \nof the PHY is supplied from an on-board 25.000000 MHz oscillator (U9), the 125MHz output clock signal \nCLK_125MHZ is connected to the pin G13 of the System Controller CPLD chip (U19).SPI Flash QE (Quad Enable) bit must be set to high or FPGA is unable to load its configuration from flash \nduring power- on. By default this bit is set to high at the manufacturing plant.\uf1b3\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 19 of 34 http://www.trenz-electronic.dePHY Signal SC CPLD Pin\nETH-MDC L14\nETH-MDIO K14\nPHY_LED0 F14\nPHY_LED1 D12\nPHY_LED2 C13\nPHY_CONFIG C14\nETH-RST E14\nCLK_125MHZ G13\nTable 15: Ethernet PHY to SC CPLD connections.\n7.6 High-speed USB  ULPI PHY\nHi-speed USB ULPI PHY is provided with USB3320 from Microchip. The ULPI interface is connected to the Zynq PS \nUSB0 via MIO28..39, bank 501 (see also section.\xa0The I/O voltage is fixed at 1.8V and PHY reference clock input is \nsupplied from the on-board 52.000000 MHz oscillator (U14).\n7.7 RTC - Real Time Clock\nTemperature compensated Intersil ISL12020M IC is used for Real Time Clock (U20). Battery voltage must be \nsupplied to the module VBAT_IN pin from the carrier board to use battery backed functionality. Battery backed \nregisters can be accessed over I2C bus at slave address of 0x6F. General purpose RAM is at I2C slave address 0x57. \nRTC IC is supported by Linux so it can be used as hwclock  device. \xa0\n7.8 MAC-Address EEPROM\nA Microchip 2Kbit 11AA02E48 serial EEPROM (U17) is connected to the System Controller CPLD pin M14 via single- I/\nO UNI/ O serial interface and contains pre- programmed globally unique 48-bit node address compatible with \nEUI-48TM specification. Chip is programmed at the factory with a globally unique node address stored in the upper \n1/4 of the memory array and write- protected through the STATUS register. The remaining 1,536 bits are available \nfor application use.\n7.9 Atmel CryptoAuthentication Chip\nThe ATSHA204A Atmel CryptoAuthenticationTM chip (U10) is connected to the System Controller CPLD pin N14 via \nsingle- wire interface providing various security functions and features such as anti- counterfeiting, firmware/ media \nprotection, password validation, secure session key exchanging, secure data storage and more. Refer to the product \ndatasheet for more information.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 20 of 34 http://www.trenz-electronic.de7.10 eCompass module\nOptionally TE0720 module can be fitted with ultra- compact high- performance eCompass device (LSM303D, U22) \nfeaturing 3D accelerometer and 3D magnetometer.\n7.11 Oscillators\nSource Signal Frequency Destination Pin Name Notes\nU6 PS-CLK 33.333333 \nMHzU5 PS_CLK_500 Zynq SoC PS \nsubsystem main \nclock.\nU14 OTG-RCLK 52.000000 \nMHzU18 REFCLK USB3320C PHY \nreference clock.\nU9 ETH-CLK 25.000000 \nMHzU8 XTAL_IN 88E1512 PHY \nreference clock.\nTable 16: Oscillators.\n7.12 On-board LEDs\nLED Color Connected to Description and Notes\nD2 Green LED1 Controlled by System Controller \nCPLD firmware.\nD4 Green DONE\nD5 Red LED2 Controlled by System Controller \nCPLD firmware.\nTable 17: On- board LEDs.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 21 of 34 http://www.trenz-electronic.de8Power and Power-On Sequence\n8.1 Power Supply\nPower supply with minimum current capability of 3A for system startup is recommended.\nPower Consumption\nPower Input Pin Typical Current\nVIN TBD*\n3.3VIN TBD*\nTable 18: Power Consumption.\n\xa0* TBD - To Be Determined.\nPower Distribution Diagram\nFigure 3: Power distribution diagram.\n8.2 Power-On Sequence\nFor highest efficiency of the on-board DC-DC regulators, it is recommended to use single 3.3V power source for both \nVIN and 3.3VIN power rails. Although VIN and 3.3VIN can be powered up in any order, it is recommended to power \nthem up simultaneously.\nIt is important that all carrier board I/Os are 3-stated at power- on until System Controller CPLD sets PGOOD signal \nhigh (B2B connector JM1, pin 30), or 3.3V is present on B2B connector JM2 pins 10 and 12, meaning that all on-\nmodule voltages have become stable and module is properly powered up.\nCurrent rating of \xa0Samtec Razor Beam™ LSHM  B2B connectors is 2.0A per pin (2 adjacent pins powered). \uf1b3\n13 http:// www.xilinx.com/ support/ documentation/ data_sheets/ ds187- XC7Z010- XC7Z020- Data- Sheet.pdf\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 22 of 34 http://www.trenz-electronic.deUse 3.3V or 1.8V output to enable external power supplies or power switches which are used to supply FPGA banks.\nSee also Xilinx datasheet DS18713 for additional information. User should also check related carrier board \ndocumentation when choosing carrier board design for TE0720 module.\nNOSEQ input signal\nNOSEQ input signal from the carrier board can be used to control output of the two DC-DC converters U1 and U3. It \nworks in conjunction with the System Controller CPLD firmware controlled ON_1V0 and ON_1V8 input signals of the \nU21 and U25 gate ICs.\nIf NOSEQ input signal from the carrier board \nis low (logical 0), signals ON_1V0 and ON_1V8 \ncan be driven by System Controller CPLD to \ncontrol outputs of the U1 and U3 DC-DC \nconverters.If NOSEQ input signal from the carrier board \nis high (logical 1), state of the ON_1V0 and \nON_1V8 signals is irrelevant and DC-DC \nconverters U1 and U3 outputs are always \nenabled.\nFigure 4: Power sequencing.\n8.3 Power Rails\nB2B \nNameB2B JM1 \nPinsB2B JM2 \nPinsDirecti\nonNote\nVIN 1, 3, 5 2, 4, 6, 8 Input Supply voltage from carrier board.\nInitial state of the ON_1V0 and ON_1V8 signals and therefore also functionality of the NOSEQ signal \ndepend on the System Controller CPLD firmware.\uf1b3\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 23 of 34 http://www.trenz-electronic.deB2B \nNameB2B JM1 \nPinsB2B JM2 \nPinsDirecti\nonNote\n3.3VIN 13, 15 - Input Supply voltage from carrier board.\nJTAG \nVREF- 91 Output JTAG reference voltage.\nAttention: Net name on schematic is \n"3.3VIN"\nVCCIO35 9, 11 - Input High range bank voltage from carrier \nboard.\nVCCIO33 - 5 Input High range bank voltage from carrier \nboard.\nVCCIO13 - 7, 9 Input High range bank voltage from carrier \nboard.\nVCCIO34 - 1, 3 Input High range bank voltage from carrier \nboard.\nVBAT_IN 79 - Input RTC battery-buffer supply voltage.\n3.3V - 10, 12 Output Internal 3.3V voltage level.\n1.8V 39 - Output Internal 1.8V voltage level.\n1.5V 1) - 19 Output Internal 1.5V voltage level.\nTable 19: Module power rails.\n1) In case of module variant of TE0720-03- L1IF which uses Xilinx Zynq XC7Z020- L1CLG484I chip with lower power \nconsumption, power rails named 1.5V and VCCO_DDR_502 voltage is actually 1.35V. To achieve this, a resistor with \ndifferent value is used for R4 (see schematic of the TE0720-03- L1IF for more information).\n8.4 Bank Voltages\nBank\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 Schematic Name Voltage Notes\n500 3.3V, VCCO_MIO0_500 3.3V\n501 1.8V, VCCO_MIO1_501 1.8V\n502 1.5V, VCCO_DDR_502 1.5V\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 24 of 34 http://www.trenz-electronic.deBank\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0\xa0 Schematic Name Voltage Notes\n0 Config 3.3V 3.3V\n13 HR VCCO13 1.2V to 3.3V Supplied by the carrier board.\n33 HR VCCIO33 1.2V to 3.3V Supplied by the carrier board.\n34 HR VCCIO34 1.25V to 3.3V Supplied by the carrier board.\nThis FPGA Bank Power must be \nsupplied and is not optional.\nMinimum Voltage: B34 signals \nare used for CPLD/FPGA \ncommunication and\xa0 for PG \ngenerated by \n(TPS3805H33DCKR)\n35 HR VCCIO35 1.2V to 3.3V Supplied by the carrier board.\nTable 20: Zynq SoC bank voltages.\n14 https:// www.samtec.com/ technical- specifications/ Default.aspx? SeriesMaster=LSHM\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 25 of 34 http://www.trenz-electronic.de•\n•9Board to Board Connectors\n4 x 5 modules use two or three Samtec Razor Beam LSHM connectors14 on the bottom side.\n2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)\n1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on \nmodule)\n9.1 Connector Mating height\nWhen using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using \nconnectors with a different height\nOrder number Connector on \nbaseboardcompatible to Mating height\n23836 REF-189016-01 LSHM-150-02.5-L-DV-A-\nS-K-TR6.5 mm\nLSHM-150-03.0-L-DV-A-\nS-K-TRLSHM-150-03.0-L-DV-A-\nS-K-TR7.0 mm\n23838 REF-189016-02 LSHM-150-04.0-L-DV-A-\nS-K-TR8.0 mm\nLSHM-150-06.0-L-DV-A-\nS-K-TRLSHM-150-06.0-L-DV-A-\nS-K-TR10.0mm\n26125 REF-189017-01 LSHM-130-02.5-L-DV-A-\nS-K-TR6.5 mm\nLSHM-130-03.0-L-DV-A-\nS-K-TRLSHM-130-03.0-L-DV-A-\nS-K-TR7.0 mm\n24903 REF-189017-02 LSHM-130-04.0-L-DV-A-\nS-K-TR8.0 mm\nLSHM-130-06.0-L-DV-A-\nS-K-TRLSHM-130-06.0-L-DV-A-\nS-K-TR10.0mm\nTable 1: Connectors.\nThe module can be manufactured using other connectors upon request.These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin \nnumbers on the baseboard and vice versa.\uf15a\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 26 of 34 http://www.trenz-electronic.de•\n•9.2 Connector Speed Ratings\nThe LSHM connector speed rating depends on the stacking height; please see the following table:\nStacking height Speed rating\n12 mm, Single-Ended 7.5 GHz / 15 Gbps\n12 mm, Differential 6.5 GHz / 13 Gbps\n5 mm, Single-Ended 11.5 GHz / 23 Gbps\n5 mm, Differential 7.0 GHz / 14 Gbps\nTable 2: Speed rating.\n9.3 Current Rating\nCurrent rating of \xa0Samtec Razor Beam™ LSHM  B2B connectors is 2.0A per pin (2 adjacent pins powered).\n9.4 Connector Mechanical Ratings\nShock: 100G, 6 ms Sine\nVibration: 7.5G random, 2 hours per axis, 3 axes total\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 27 of 34 http://www.trenz-electronic.de10Variants Currently in Production\nModule \nVariantZynq SoC RAM eMMC\nSizeTemperatur\ne\nRangeB2B \nConnector\nHeight\nTE0720-03-2I\nFXC7Z020-2CLG4\n84I1 GByte 4 GByte Industrial 4.0 mm\nTE0720-03-2I\nFC3XC7Z020-2CLG4\n84I1 GByte 4 GByte Industrial 2.5 mm\nTE0720-03-2I\nFC8XC7Z020-2CLG4\n84I1 GByte 32 GByte Industrial 4.0 mm\nTE0720-03-\nL1IF\xa0XC7Z020-\nL1CLG484I512 MByte 4 GByte Industrial 4.0 mm\nTE0720-03-1C\nFXC7Z020-1CLG4\n84C1 GByte 4 GByte Commercial 4.0 mm\nTE0720-03-1C\nRXC7Z020-1CLG4\n84C256 MByte - Commercial 4.0 mm\nTE0720-03-14\nS-1CXC7Z014S-1CLG\n484C1 GByte 4 GByte Commercial 4.0 mm\nTE0720-03-1Q\nFXA7Z020-1CLG4\n84Q1 GByte 4 GByte Automotive 4.0 mm\nTable 21: Module variants currently in production.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 28 of 34 http://www.trenz-electronic.de11Technical Specifications\n11.1 Absolute Maximum Ratings\nParameter Min Max Un\nitsReference Document\nVIN supply voltage -0.3 6.5 V EP53F8QI datasheet.\n3.3VIN supply voltage -0.1 3.75 V TPS27082L and \nLCMXO2-1200HC datasheets.\nSupply voltage for PS MIO \nbanks-0.5 3.6 V See Xilinx DS187 datasheet.\nI/O input voltage for MIO banks -0.4 VCCO_MIO + \n0.55V See Xilinx DS187 datasheet.\n(VCCO_MIO0_500, \nVCCO_MIO1_501)\nSupply voltage for HR I/Os \nbanks-0.5 3.6 V See Xilinx DS187 datasheet.\n(VCCIO13, VCCIO33, VCCIO34, \nVCCIO35)\nI/O input voltage for HR I/O \nbanks-0.4 VCCIO + 0.55 V See Xilinx DS187 datasheet.\nStorage temperature -40 +85 °C -\nStorage temperature without \nthe ISL12020MIRZ, eMMC Flash \nand 88E1512 PHY installed-55 +100 °C NB! Module variants using \nNanya SDRAM chips, max \ntemperature limit is +125 °C.\nTable 22: Module absolute maximum ratings.\nAssembly variants for higher storage temperature range are available on request.\uf1b3\n15 http://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 29 of 34 http://www.trenz-electronic.de•\n•\n•\n•11.2 Recommended Operating Conditions\nParameter Min Max Uni\ntsReference Document\nVIN supply voltage 2.5 5.5 V EN6347QI and EP53F8QI \ndatasheets.\n3.3VIN supply voltage 3.13\n53.465 V 3.3V +/- 5%.\nSupply voltage for PS \nMIO banks1.71 3.465 V See Xilinx DS187 datasheet.\nI/O input voltage for PS \nMIO banks-0.20 VCCO_MIO + \n0.20V See Xilinx DS187 datasheet.\nSupply voltage for HR I/\nOs banks1.14 3.465 V See Xilinx DS187 datasheet.\nI/O input voltage for HR \nI/O banks-0.20 VCCIO + 0.20 V See Xilinx DS187 datasheet.\nTable 23: Recommended operating conditions.\n11.3 Operating Temperature Ranges\nCommercial grade: 0°C to +70°C.\nIndustrial and automotive grade: -40°C to +85°C.\nOperating temperature range depends also on customer design and cooling solution. Please contact us for options.\n11.4 Physical Dimensions\nModule size: 50 mm × 40 mm.\xa0 Please download the assembly diagram for exact numbers.\nMating height with standard connectors: 8 mm.\nPCB thickness: 1.6 mm.\nHighest part on PCB: approx. 2.5 mm. Please download the step model for exact numbers.\n\xa0All dimensions are given in millimeters.Please check Xilinx datasheet DS18715 for complete list of absolute maximum and recommended \noperating ratings.\uf1b3\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 30 of 34 http://www.trenz-electronic.de\xa0\xa0\xa0\xa0 \nFigure 5: TE0720 module physical dimensions.\n\n16 https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/TE0720/REV03\n17 https://shop.trenz-electronic.de/de/Download/?path=Trenz_Electronic/TE0720/REV02\n18 https://wiki.trenz-electronic.de/display/~M.Chamanbaz\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 31 of 34 http://www.trenz-electronic.de•\n•\n•\n•\n•\n•12Revision History\n12.1 Hardware Revision History\nDate Revision Notes PCN Documentation Link\n2015-10-12 03 TE0720-0316\n- 02 TE0720-0217\n- 01 Prototypes\nTable 24: Hardware revision history table.\nThere is no hardware revision number marking on the module PCB.\n12.2 Document Change History\nDate Revision Contributors Description\n2021-01-06 v.93 (see page 6) Mohsen Chamanbaz18 fix typo for LED location on main \ncomponent section\n2019-02-05 v.92 John Hartfiel small document update\n2018-07-05 v.89 John Hartfiel Update power rail section\n2017-11-10 v.85 John Hartfiel Replace B2B connector section\n2017-09-07 v.84 John Hartfiel Correction of Boot Mode section\n2017-08-31 v.83 Jan Kumann Initial document.\n19 https://wiki.trenz-electronic.de/display/~M.Chamanbaz\n20 https://wiki.trenz-electronic.de/display/~j.hartfiel\n21 https://wiki.trenz-electronic.de/display/~j.kumann\n22 https://wiki.trenz-electronic.de/display/~m.rohrmueller\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 32 of 34 http://www.trenz-electronic.de•Date Revision Contributors Description\n-- all Mohsen Chamanbaz19 , \nJohn Hartfiel20 , Jan \nKumann21 , Martin \nRohrmüller22--\nTable 25: Document change history table.\n\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 33 of 34 http://www.trenz-electronic.de13Disclaimer\n13.1 Data Privacy\nPlease also note our data protection declaration at https:// www.trenz- electronic.de/ en/Data- protection- Privacy\n13.2 Document Warranty\nThe material contained in this document is provided “as is” and is subject to being changed at any time without \nnotice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. \nFurther, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either \nexpress or implied, with regard to this document and any information contained herein, including but not limited to \nthe implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual \nproperty. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection \nwith the furnishing, use, or performance of this document or of any information contained herein.\n13.3 Limitation of Liability\nIn no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any \ndamages whatsoever (including, without limitation, those resulting from lost profits, lost data or business \ninterruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to \nthis document, or the materials or information contained at any or all such documents. If your use of the materials \nor information from this document results in the need for servicing, repair or correction of equipment or data, you \nassume all costs thereof.\n13.4 Copyright Notice\nNo part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval \nor translation into a foreign language) without prior agreement and written consent from Trenz Electronic.\n13.5 Technology Licenses\nThe hardware / firmware / software described in this document are furnished under a license and may be used /\nmodified / copied only in accordance with the terms of such license.\n13.6 Environmental Protection\nTo confront directly with the responsibility toward the environment, the global community and eventually also \noneself. Such a resolution should be integral part not only of everybody\'s life. Also enterprises shall be conscious of \ntheir social responsibility and contribute to the preservation of our common living space. That is why Trenz \nElectronic invests in the protection of our Environment.\n13.7 REACH, RoHS and WEEE\nREACH\n23 http:// guidance.echa.europa.eu/\n24 https:// echa.europa.eu/ candidate- list- table\n25 http:// www.echa.europa.eu/\xa0 \nTE0720 TRM Revision: v.93\nCopyright ©\xa0 2021\xa0Trenz Electronic GmbH 34 of 34 http://www.trenz-electronic.deTrenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream \nuser in the sense of REACH23. The products we supply to you are solely non- chemical products (goods). Moreover \nand under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not \nrelease any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet. \nAccording to present knowledge and to best of our knowledge, no SVHC (Substances of Very High Concern) on the \nCandidate List24 are contained in our products. Furthermore, we will immediately and unsolicited inform our \ncustomers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of \n0,1 % weight by weight) will be classified as SVHC by the European Chemicals Agency (ECHA)25.\nRoHS\nTrenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS \ncompliant.\nWEEE\nInformation for users within the European Union in accordance with Directive 2002/96/ EC of the European \nParliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).\nUsers of electrical and electronic equipment in private households are required not to dispose of waste electrical \nand electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic \nequipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing \nfinal holders and distributors to return waste electrical and electronic equipment at least free of charge. Member \nStates shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the \nprecondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is \nnecessary to achieve the chosen level of protection of human health and the environment in the European Union. \nConsumers have to actively contribute to the success of such collection and the return of waste electrical and \nelectronic equipment. Presence of hazardous substances in electrical and electronic equipment results in potential \neffects on the environment and human health. The symbol consisting of the crossed- out wheeled bin indicates \nseparate collection for waste electrical and electronic equipment.\nTrenz Electronic is registered under\xa0WEEE- Reg.- Nr. DE97922676.\n2019-06-07\n'}]
!==============================================================================!
### Component Summary: TE0720-04-62I33MA

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - VIN supply voltage: 2.5V to 5.5V
  - 3.3VIN supply voltage: 3.13V to 3.465V
  - Supply voltage for PS MIO banks: 1.71V to 3.465V
  - Supply voltage for HR I/O banks: 1.14V to 3.465V

- **Current Ratings:**
  - Typical current for VIN: TBD (To Be Determined)
  - Current rating of Samtec Razor Beam™ B2B connectors: 2.0A per pin (2 adjacent pins powered)

- **Power Consumption:**
  - Power input pin: TBD
  - 3.3VIN: TBD

- **Operating Temperature Range:**
  - Commercial grade: 0°C to +70°C
  - Industrial grade: -40°C to +85°C

- **Package Type:**
  - Module size: 50 mm × 40 mm
  - Mating height with standard connectors: 8 mm
  - PCB thickness: 1.6 mm

- **Special Features or Notes:**
  - Based on Xilinx Zynq-7000 SoC (XC7Z020 or XC7Z014S)
  - Up to 1 GB of DDR3/L SDRAM
  - 32 MB of SPI flash memory
  - Gigabit Ethernet PHY transceiver
  - USB PHY transceiver
  - On-board high-efficiency DC-DC converters
  - Rugged design for shock and high vibration

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Not specified in the provided text.

#### Description of the Component:
The TE0720-04-62I33MA is an industrial-grade System on Module (SoM) based on the Xilinx Zynq-7000 System on Chip (SoC). It integrates a dual-core ARM Cortex-A9 processor with programmable logic (FPGA) capabilities, making it suitable for a wide range of applications. The module features a combination of high-speed interfaces, including Gigabit Ethernet, USB, and various I/O options, along with memory components for data storage and processing.

#### Typical Applications:
The TE0720 module is designed for applications in:
- **Embedded Systems:** Ideal for industrial automation, robotics, and control systems.
- **Data Processing:** Suitable for applications requiring real-time data processing and analysis.
- **Networking:** Can be used in networked devices due to its Gigabit Ethernet capabilities.
- **IoT Solutions:** Supports various IoT applications with its integrated communication interfaces.
- **Signal Processing:** The DSP capabilities of the Zynq SoC make it suitable for signal processing tasks.

This module is particularly useful in environments where reliability and performance are critical, such as in industrial settings or automotive applications.