m255
K4
z2
!s11f vlog 2021.2_1 2021.05, May 15 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado
vgtwizard_ultrascale_v1_5_4_bit_synchronizer
Z1 !s110 1689215310
!i10b 1
!s100 gK2NfgZ9zQF:NI8mMB9H]3
IlTO[l0e^aUAIQjOOi1G[S2
R0
Z2 w1665757260
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_bit_synchronizer.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_bit_synchronizer.v
!i122 0
L0 55 34
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2021.2_1;73
r1
!s85 0
31
Z5 !s108 1689215310.000000
!s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_reset_synchronizer.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_bit_synchronizer.v|
Z6 !s90 -64|+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl|-work|gtwizard_ultrascale_v1_5_4|-f|/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/gtwizard_ultrascale_v1_5_4/.cxl.verilog.gtwizard_ultrascale_v1_5_4.gtwizard_ultrascale_v1_5_4.lin64.cmf|
!i113 0
Z7 o-64 -work gtwizard_ultrascale_v1_5_4 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -64 +incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl -work gtwizard_ultrascale_v1_5_4 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
vgtwizard_ultrascale_v1_5_4_gthe3_cpll_cal
R1
!i10b 1
!s100 ?EA^9=Td3UOXNOX;J0oWB0
I8A4:jV3[WinNWnI_kgP2:0
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v
!i122 0
L0 55 694
R3
R4
r1
!s85 0
31
R5
Z10 !s107 /tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_reset_synchronizer.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal.v|/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_bit_synchronizer.v|
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter
R1
!i10b 1
!s100 L1oiY_z3<m@gSlLCg[__<1
I=QD=HZ7XURcIM0J0BTNMe2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gthe3_cpll_cal_freq_counter.v
!i122 0
L0 55 170
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx
R1
!i10b 1
!s100 _P?nJ?0bi;H97j`I2Z5QV2
I9H@O:XR`9=?hTY_8QfBoZ3
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_rx.v
!i122 0
L0 55 191
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx
R1
!i10b 1
!s100 ><H[OEbVzMRfZiQH6LnYz2
In>Bc40CZ[KkzBclNl5LdF3
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_buffbypass_tx.v
!i122 0
L0 55 204
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gtwiz_reset
R1
!i10b 1
!s100 LJbmQ@:n<AWXGm_=?o@<M3
IP8aU<Ge7bO3eo1b_H<iR81
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_reset.v
!i122 0
L0 55 731
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx
R1
!i10b 1
!s100 [P7MP9z99<<fXY?cQkX<P0
I5oF`VnEP@[GHSVG<55<8Y2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_rx.v
!i122 0
Z11 L0 55 79
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx
R1
!i10b 1
!s100 H@dSbPajM@<ZzOd9nR3540
I7F]Z2_TWC?:BMQLTYJ<f52
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userclk_tx.v
!i122 0
R11
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx
R1
!i10b 1
!s100 8[2HVh0Ma`3nEEo;9VEIc3
I:Vn:cmCWC:JGSUOKFkb;B3
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_rx.v
!i122 0
L0 55 165
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx
R1
!i10b 1
!s100 4REXhQ=OjPTG2jR=6biLM1
Ie3o2<>Ghl:4;V9jBD7QkR2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_gtwiz_userdata_tx.v
!i122 0
L0 55 195
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
vgtwizard_ultrascale_v1_5_4_reset_synchronizer
R1
!i10b 1
!s100 <EO;:[]e@>2>C`]m1<Bhk1
IT16ng9JFehHTUH]EIg>QH2
R0
R2
8/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_reset_synchronizer.v
F/tools/Xilinx/Vivado/2022.2/data/ip/xilinx/gtwizard_ultrascale_v1_5/hdl/verilog/gtwizard_ultrascale_v1_5_reset_synchronizer.v
!i122 0
L0 55 44
R3
R4
r1
!s85 0
31
R5
R10
R6
!i113 0
R7
R8
R9
