{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680734673605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680734673605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  5 20:14:33 2023 " "Processing started: Wed Apr  5 20:14:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680734673605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680734673605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680734673605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680734674514 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680734674515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 4 2 " "Found 4 design units, including 2 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686917 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TopLevelTest-rtl " "Found design unit 2: TopLevelTest-rtl" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686917 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686917 ""} { "Info" "ISGN_ENTITY_NAME" "2 TopLevelTest " "Found entity 2: TopLevelTest" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680734686917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-rtl " "Found design unit 1: Counter4-rtl" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter4Test-rtl " "Found design unit 2: Counter4Test-rtl" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686921 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686921 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter4Test " "Found entity 2: Counter4Test" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680734686921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter26.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counter26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter26-rtl " "Found design unit 1: Counter26-rtl" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter26Test-rtl " "Found design unit 2: Counter26Test-rtl" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter26 " "Found entity 1: Counter26" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686925 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter26Test " "Found entity 2: Counter26Test" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680734686925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdecoder7.vhd 4 2 " "Found 4 design units, including 2 entities, in source file segmentdecoder7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentDecoder7-rtl " "Found design unit 1: SegmentDecoder7-rtl" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SegmentDecoder7Test-rtl " "Found design unit 2: SegmentDecoder7Test-rtl" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686928 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentDecoder7 " "Found entity 1: SegmentDecoder7" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686928 ""} { "Info" "ISGN_ENTITY_NAME" "2 SegmentDecoder7Test " "Found entity 2: SegmentDecoder7Test" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680734686928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680734686928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680734686970 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DummyLoadVal TopLevel.vhd(34) " "VHDL Signal Declaration warning at TopLevel.vhd(34): used explicit default value for signal \"DummyLoadVal\" because signal was never assigned a value" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1680734686972 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HrsL_OUT TopLevel.vhd(69) " "VHDL Process Statement warning at TopLevel.vhd(69): signal \"HrsL_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686972 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HrsR_OUT TopLevel.vhd(70) " "VHDL Process Statement warning at TopLevel.vhd(70): signal \"HrsR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686972 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HrsL_OUT TopLevel.vhd(71) " "VHDL Process Statement warning at TopLevel.vhd(71): signal \"HrsL_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686972 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HrsR_OUT TopLevel.vhd(71) " "VHDL Process Statement warning at TopLevel.vhd(71): signal \"HrsR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686972 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MinsL_OUT TopLevel.vhd(80) " "VHDL Process Statement warning at TopLevel.vhd(80): signal \"MinsL_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686972 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MinsR_OUT TopLevel.vhd(81) " "VHDL Process Statement warning at TopLevel.vhd(81): signal \"MinsR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686972 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 Counter4:SecondsR " "Elaborating entity \"Counter4\" for hierarchy \"Counter4:SecondsR\"" {  } { { "TopLevel.vhd" "SecondsR" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680734686973 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LoadInput Counter4.vhd(30) " "VHDL Process Statement warning at Counter4.vhd(30): signal \"LoadInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686974 "|TopLevel|Counter4:SecondsR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter26 Counter26:OneSecCounter " "Elaborating entity \"Counter26\" for hierarchy \"Counter26:OneSecCounter\"" {  } { { "TopLevel.vhd" "OneSecCounter" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680734686978 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LoadInput Counter26.vhd(30) " "VHDL Process Statement warning at Counter26.vhd(30): signal \"LoadInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680734686979 "|TopLevel|Counter26:OneSecCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDecoder7 SegmentDecoder7:SevenSegment0 " "Elaborating entity \"SegmentDecoder7\" for hierarchy \"SegmentDecoder7:SevenSegment0\"" {  } { { "TopLevel.vhd" "SevenSegment0" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680734686980 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsR\|Counter4OutputInt\[0\] Counter4:MinsR\|Counter4OutputInt\[0\]~_emulated Counter4:MinsR\|Counter4OutputInt\[0\]~1 " "Register \"Counter4:MinsR\|Counter4OutputInt\[0\]\" is converted into an equivalent circuit using register \"Counter4:MinsR\|Counter4OutputInt\[0\]~_emulated\" and latch \"Counter4:MinsR\|Counter4OutputInt\[0\]~1\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsR|Counter4OutputInt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsR\|Counter4OutputInt\[3\] Counter4:MinsR\|Counter4OutputInt\[3\]~_emulated Counter4:MinsR\|Counter4OutputInt\[3\]~5 " "Register \"Counter4:MinsR\|Counter4OutputInt\[3\]\" is converted into an equivalent circuit using register \"Counter4:MinsR\|Counter4OutputInt\[3\]~_emulated\" and latch \"Counter4:MinsR\|Counter4OutputInt\[3\]~5\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsR|Counter4OutputInt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsR\|Counter4OutputInt\[2\] Counter4:MinsR\|Counter4OutputInt\[2\]~_emulated Counter4:MinsR\|Counter4OutputInt\[2\]~9 " "Register \"Counter4:MinsR\|Counter4OutputInt\[2\]\" is converted into an equivalent circuit using register \"Counter4:MinsR\|Counter4OutputInt\[2\]~_emulated\" and latch \"Counter4:MinsR\|Counter4OutputInt\[2\]~9\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsR|Counter4OutputInt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsR\|Counter4OutputInt\[1\] Counter4:MinsR\|Counter4OutputInt\[1\]~_emulated Counter4:MinsR\|Counter4OutputInt\[1\]~13 " "Register \"Counter4:MinsR\|Counter4OutputInt\[1\]\" is converted into an equivalent circuit using register \"Counter4:MinsR\|Counter4OutputInt\[1\]~_emulated\" and latch \"Counter4:MinsR\|Counter4OutputInt\[1\]~13\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsR|Counter4OutputInt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsL\|Counter4OutputInt\[0\] Counter4:MinsL\|Counter4OutputInt\[0\]~_emulated Counter4:MinsL\|Counter4OutputInt\[0\]~1 " "Register \"Counter4:MinsL\|Counter4OutputInt\[0\]\" is converted into an equivalent circuit using register \"Counter4:MinsL\|Counter4OutputInt\[0\]~_emulated\" and latch \"Counter4:MinsL\|Counter4OutputInt\[0\]~1\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsL|Counter4OutputInt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsL\|Counter4OutputInt\[3\] Counter4:MinsL\|Counter4OutputInt\[3\]~_emulated Counter4:MinsL\|Counter4OutputInt\[3\]~5 " "Register \"Counter4:MinsL\|Counter4OutputInt\[3\]\" is converted into an equivalent circuit using register \"Counter4:MinsL\|Counter4OutputInt\[3\]~_emulated\" and latch \"Counter4:MinsL\|Counter4OutputInt\[3\]~5\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsL|Counter4OutputInt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsL\|Counter4OutputInt\[2\] Counter4:MinsL\|Counter4OutputInt\[2\]~_emulated Counter4:MinsL\|Counter4OutputInt\[2\]~9 " "Register \"Counter4:MinsL\|Counter4OutputInt\[2\]\" is converted into an equivalent circuit using register \"Counter4:MinsL\|Counter4OutputInt\[2\]~_emulated\" and latch \"Counter4:MinsL\|Counter4OutputInt\[2\]~9\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsL|Counter4OutputInt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:MinsL\|Counter4OutputInt\[1\] Counter4:MinsL\|Counter4OutputInt\[1\]~_emulated Counter4:MinsL\|Counter4OutputInt\[1\]~13 " "Register \"Counter4:MinsL\|Counter4OutputInt\[1\]\" is converted into an equivalent circuit using register \"Counter4:MinsL\|Counter4OutputInt\[1\]~_emulated\" and latch \"Counter4:MinsL\|Counter4OutputInt\[1\]~13\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:MinsL|Counter4OutputInt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsR\|Counter4OutputInt\[0\] Counter4:HrsR\|Counter4OutputInt\[0\]~_emulated Counter4:HrsR\|Counter4OutputInt\[0\]~1 " "Register \"Counter4:HrsR\|Counter4OutputInt\[0\]\" is converted into an equivalent circuit using register \"Counter4:HrsR\|Counter4OutputInt\[0\]~_emulated\" and latch \"Counter4:HrsR\|Counter4OutputInt\[0\]~1\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsR|Counter4OutputInt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsR\|Counter4OutputInt\[3\] Counter4:HrsR\|Counter4OutputInt\[3\]~_emulated Counter4:HrsR\|Counter4OutputInt\[3\]~5 " "Register \"Counter4:HrsR\|Counter4OutputInt\[3\]\" is converted into an equivalent circuit using register \"Counter4:HrsR\|Counter4OutputInt\[3\]~_emulated\" and latch \"Counter4:HrsR\|Counter4OutputInt\[3\]~5\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsR|Counter4OutputInt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsR\|Counter4OutputInt\[2\] Counter4:HrsR\|Counter4OutputInt\[2\]~_emulated Counter4:HrsR\|Counter4OutputInt\[2\]~9 " "Register \"Counter4:HrsR\|Counter4OutputInt\[2\]\" is converted into an equivalent circuit using register \"Counter4:HrsR\|Counter4OutputInt\[2\]~_emulated\" and latch \"Counter4:HrsR\|Counter4OutputInt\[2\]~9\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsR|Counter4OutputInt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsR\|Counter4OutputInt\[1\] Counter4:HrsR\|Counter4OutputInt\[1\]~_emulated Counter4:HrsR\|Counter4OutputInt\[1\]~13 " "Register \"Counter4:HrsR\|Counter4OutputInt\[1\]\" is converted into an equivalent circuit using register \"Counter4:HrsR\|Counter4OutputInt\[1\]~_emulated\" and latch \"Counter4:HrsR\|Counter4OutputInt\[1\]~13\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsR|Counter4OutputInt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsL\|Counter4OutputInt\[0\] Counter4:HrsL\|Counter4OutputInt\[0\]~_emulated Counter4:HrsL\|Counter4OutputInt\[0\]~1 " "Register \"Counter4:HrsL\|Counter4OutputInt\[0\]\" is converted into an equivalent circuit using register \"Counter4:HrsL\|Counter4OutputInt\[0\]~_emulated\" and latch \"Counter4:HrsL\|Counter4OutputInt\[0\]~1\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsL|Counter4OutputInt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsL\|Counter4OutputInt\[3\] Counter4:HrsL\|Counter4OutputInt\[3\]~_emulated Counter4:HrsL\|Counter4OutputInt\[3\]~5 " "Register \"Counter4:HrsL\|Counter4OutputInt\[3\]\" is converted into an equivalent circuit using register \"Counter4:HrsL\|Counter4OutputInt\[3\]~_emulated\" and latch \"Counter4:HrsL\|Counter4OutputInt\[3\]~5\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsL|Counter4OutputInt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsL\|Counter4OutputInt\[2\] Counter4:HrsL\|Counter4OutputInt\[2\]~_emulated Counter4:HrsL\|Counter4OutputInt\[2\]~9 " "Register \"Counter4:HrsL\|Counter4OutputInt\[2\]\" is converted into an equivalent circuit using register \"Counter4:HrsL\|Counter4OutputInt\[2\]~_emulated\" and latch \"Counter4:HrsL\|Counter4OutputInt\[2\]~9\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsL|Counter4OutputInt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Counter4:HrsL\|Counter4OutputInt\[1\] Counter4:HrsL\|Counter4OutputInt\[1\]~_emulated Counter4:HrsL\|Counter4OutputInt\[1\]~13 " "Register \"Counter4:HrsL\|Counter4OutputInt\[1\]\" is converted into an equivalent circuit using register \"Counter4:HrsL\|Counter4OutputInt\[1\]~_emulated\" and latch \"Counter4:HrsL\|Counter4OutputInt\[1\]~13\"" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1680734687651 "|TopLevel|Counter4:HrsL|Counter4OutputInt[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1680734687651 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680734687917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680734688665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680734688665 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680734688747 "|TopLevel|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680734688747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "229 " "Implemented 229 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680734688748 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680734688748 ""} { "Info" "ICUT_CUT_TM_LCELLS" "162 " "Implemented 162 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680734688748 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680734688748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680734688805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  5 20:14:48 2023 " "Processing ended: Wed Apr  5 20:14:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680734688805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680734688805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680734688805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680734688805 ""}
