-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21 : IN STD_LOGIC_VECTOR (5 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45 : IN STD_LOGIC_VECTOR (5 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44 : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (18 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (18 downto 0) );
end;


architecture behav of myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_65 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100101";
    constant ap_const_lv32_66 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100110";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_71 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110001";
    constant ap_const_lv32_72 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110010";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_95 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010101";
    constant ap_const_lv32_96 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010110";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv32_9C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011100";
    constant ap_const_lv32_A1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100001";
    constant ap_const_lv32_A2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100010";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101101";
    constant ap_const_lv32_AE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101110";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_B9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111001";
    constant ap_const_lv32_BA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111010";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000101";
    constant ap_const_lv32_C6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000110";
    constant ap_const_lv32_CB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001011";
    constant ap_const_lv32_CC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001100";
    constant ap_const_lv32_D1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010001";
    constant ap_const_lv32_D2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010010";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011101";
    constant ap_const_lv32_DE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011110";
    constant ap_const_lv32_E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100011";
    constant ap_const_lv32_E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100100";
    constant ap_const_lv32_E9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101001";
    constant ap_const_lv32_EA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101010";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110101";
    constant ap_const_lv32_F6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110110";
    constant ap_const_lv32_FB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111011";
    constant ap_const_lv32_FC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111100";
    constant ap_const_lv32_101 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000001";
    constant ap_const_lv32_102 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000010";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001101";
    constant ap_const_lv32_10E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001110";
    constant ap_const_lv32_113 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010011";
    constant ap_const_lv32_114 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010100";
    constant ap_const_lv32_119 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011001";
    constant ap_const_lv32_11A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011010";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_125 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100101";
    constant ap_const_lv32_126 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100110";
    constant ap_const_lv32_12B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101011";
    constant ap_const_lv32_12C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101100";
    constant ap_const_lv32_131 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110001";
    constant ap_const_lv32_132 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110010";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111101";
    constant ap_const_lv32_13E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111110";
    constant ap_const_lv32_143 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000011";
    constant ap_const_lv32_144 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000100";
    constant ap_const_lv32_149 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001001";
    constant ap_const_lv32_14A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001010";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_155 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010101";
    constant ap_const_lv32_156 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010110";
    constant ap_const_lv32_15B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011011";
    constant ap_const_lv32_15C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011100";
    constant ap_const_lv32_161 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100001";
    constant ap_const_lv32_162 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100010";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101101";
    constant ap_const_lv32_16E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101110";
    constant ap_const_lv32_173 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110011";
    constant ap_const_lv32_174 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110100";
    constant ap_const_lv32_179 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111001";
    constant ap_const_lv32_17A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111010";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_185 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000101";
    constant ap_const_lv32_186 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000110";
    constant ap_const_lv32_18B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001011";
    constant ap_const_lv32_18C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001100";
    constant ap_const_lv32_191 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010001";
    constant ap_const_lv32_192 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010010";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011101";
    constant ap_const_lv32_19E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011110";
    constant ap_const_lv32_1A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100011";
    constant ap_const_lv32_1A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100100";
    constant ap_const_lv32_1A9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101001";
    constant ap_const_lv32_1AA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101010";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110101";
    constant ap_const_lv32_1B6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110110";
    constant ap_const_lv32_1BB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111011";
    constant ap_const_lv32_1BC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111100";
    constant ap_const_lv32_1C1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000001";
    constant ap_const_lv32_1C2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000010";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001101";
    constant ap_const_lv32_1CE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001110";
    constant ap_const_lv32_1D3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010011";
    constant ap_const_lv32_1D4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010100";
    constant ap_const_lv32_1D9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011001";
    constant ap_const_lv32_1DA : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011010";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1E5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100101";
    constant ap_const_lv32_1E6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100110";
    constant ap_const_lv32_1EB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101011";
    constant ap_const_lv32_1EC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101100";
    constant ap_const_lv32_1F1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110001";
    constant ap_const_lv32_1F2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110010";
    constant ap_const_lv32_1F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110111";
    constant ap_const_lv32_1F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111000";
    constant ap_const_lv32_1FD : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111101";
    constant ap_const_lv32_1FE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111110";
    constant ap_const_lv32_203 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000011";
    constant ap_const_lv32_204 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000100";
    constant ap_const_lv32_209 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001001";
    constant ap_const_lv32_20A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001010";
    constant ap_const_lv32_20F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001111";
    constant ap_const_lv32_210 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000010000";
    constant ap_const_lv32_215 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000010101";
    constant ap_const_lv32_216 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000010110";
    constant ap_const_lv32_218 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln46_fu_1985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal w11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal w11_q0 : STD_LOGIC_VECTOR (536 downto 0);
    signal do_init_reg_509 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_index3_reg_525 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 : STD_LOGIC_VECTOR (5 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 : STD_LOGIC_VECTOR (5 downto 0);
    signal conv_i_i22_149_i14_reg_1710 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i22_2910_i12_reg_1724 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i22_4411_i10_reg_1738 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i22_5912_i8_reg_1752 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i22_7413_i6_reg_1766 : STD_LOGIC_VECTOR (16 downto 0);
    signal conv_i_i22_8914_i4_reg_1780 : STD_LOGIC_VECTOR (16 downto 0);
    signal w_index_fu_1979_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal w_index_reg_5331 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln46_reg_5336 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_5336_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_284_fu_2651_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_284_reg_5340 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_291_fu_2689_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_291_reg_5345 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_299_fu_2997_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_299_reg_5350 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_306_fu_3035_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_306_reg_5355 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_314_fu_3343_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_314_reg_5360 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_321_fu_3381_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_321_reg_5365 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_329_fu_3689_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_329_reg_5370 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_336_fu_3727_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_336_reg_5375 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_344_fu_4035_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_344_reg_5380 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_351_fu_4073_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_351_reg_5385 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_359_fu_4381_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_359_reg_5390 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_366_fu_4419_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_366_reg_5395 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_fu_4475_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal empty_92_fu_4505_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_93_fu_4535_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_94_fu_4565_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_95_fu_4595_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln46_fu_4625_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_do_init_phi_fu_513_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_w_index3_phi_fu_529_p6 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln46_fu_1974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal w11_ce0_local : STD_LOGIC;
    signal a_fu_1991_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_1991_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_fu_2011_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_55_fu_2023_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_55_fu_2023_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_276_fu_2043_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_280_fu_2061_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_58_fu_2053_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_280_fu_2061_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal a_56_fu_2071_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_56_fu_2071_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_277_fu_2091_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_57_fu_2109_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_57_fu_2109_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_278_fu_2129_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_282_fu_2147_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_60_fu_2139_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_282_fu_2147_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal a_58_fu_2157_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_58_fu_2157_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_279_fu_2177_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_59_fu_2195_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_59_fu_2195_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_280_fu_2215_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_284_fu_2233_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_62_fu_2225_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_284_fu_2233_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal a_60_fu_2243_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_60_fu_2243_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_281_fu_2263_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_61_fu_2281_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_61_fu_2281_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_282_fu_2301_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_286_fu_2319_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_64_fu_2311_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_286_fu_2319_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal a_62_fu_2329_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_62_fu_2329_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_283_fu_2349_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_63_fu_2367_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_63_fu_2367_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_284_fu_2387_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_288_fu_2405_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_66_fu_2397_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_288_fu_2405_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal a_64_fu_2415_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_64_fu_2415_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_285_fu_2435_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_65_fu_2453_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_65_fu_2453_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_286_fu_2473_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_290_fu_2491_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_68_fu_2483_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_290_fu_2491_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal a_66_fu_2501_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_66_fu_2501_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_287_fu_2521_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_67_fu_2539_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_67_fu_2539_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_288_fu_2559_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_292_fu_2577_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_70_fu_2569_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_292_fu_2577_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal a_68_fu_2587_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_68_fu_2587_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_289_fu_2607_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4678_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4669_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4687_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4696_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_282_fu_2638_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_281_fu_2635_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_283_fu_2641_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_283_fu_2647_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_280_fu_2632_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4705_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4714_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_286_fu_2660_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_285_fu_2657_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_287_fu_2663_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4723_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4732_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_289_fu_2676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_288_fu_2673_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_290_fu_2679_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_290_fu_2685_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_287_fu_2669_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w_290_fu_2695_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_291_fu_2709_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_295_fu_2723_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_295_fu_2723_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_292_fu_2733_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_293_fu_2747_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_297_fu_2761_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_297_fu_2761_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_294_fu_2771_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_295_fu_2785_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_299_fu_2799_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_299_fu_2799_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_296_fu_2809_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_297_fu_2823_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_301_fu_2837_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_301_fu_2837_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_298_fu_2847_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_299_fu_2861_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_303_fu_2875_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_303_fu_2875_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_300_fu_2885_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_301_fu_2899_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_305_fu_2913_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_305_fu_2913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_302_fu_2923_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_303_fu_2937_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_307_fu_2951_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_307_fu_2951_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_304_fu_2961_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4750_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4741_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4759_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4768_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_297_fu_2984_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_296_fu_2981_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_298_fu_2987_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_298_fu_2993_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_295_fu_2978_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4777_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4786_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_301_fu_3006_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_300_fu_3003_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_302_fu_3009_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4795_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4804_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_304_fu_3022_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_303_fu_3019_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_305_fu_3025_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_305_fu_3031_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_302_fu_3015_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w_305_fu_3041_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_306_fu_3055_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_310_fu_3069_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_310_fu_3069_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_307_fu_3079_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_308_fu_3093_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_312_fu_3107_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_312_fu_3107_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_309_fu_3117_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_310_fu_3131_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_314_fu_3145_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_314_fu_3145_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_311_fu_3155_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_312_fu_3169_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_316_fu_3183_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_316_fu_3183_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_313_fu_3193_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_314_fu_3207_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_318_fu_3221_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_318_fu_3221_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_315_fu_3231_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_316_fu_3245_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_320_fu_3259_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_320_fu_3259_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_317_fu_3269_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_318_fu_3283_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_322_fu_3297_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_322_fu_3297_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_319_fu_3307_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4822_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4813_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4831_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4840_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_312_fu_3330_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_311_fu_3327_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_313_fu_3333_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_313_fu_3339_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_310_fu_3324_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4849_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4858_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_316_fu_3352_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_315_fu_3349_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_317_fu_3355_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4867_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4876_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_319_fu_3368_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_318_fu_3365_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_320_fu_3371_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_320_fu_3377_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_317_fu_3361_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w_320_fu_3387_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_321_fu_3401_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_325_fu_3415_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_325_fu_3415_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_322_fu_3425_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_323_fu_3439_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_327_fu_3453_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_327_fu_3453_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_324_fu_3463_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_325_fu_3477_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_329_fu_3491_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_329_fu_3491_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_326_fu_3501_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_327_fu_3515_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_331_fu_3529_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_331_fu_3529_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_328_fu_3539_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_329_fu_3553_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_333_fu_3567_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_333_fu_3567_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_330_fu_3577_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_331_fu_3591_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_335_fu_3605_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_335_fu_3605_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_332_fu_3615_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_333_fu_3629_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_337_fu_3643_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_337_fu_3643_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_334_fu_3653_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4894_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4885_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4903_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4912_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_327_fu_3676_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_326_fu_3673_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_328_fu_3679_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_328_fu_3685_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_325_fu_3670_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4921_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4930_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_331_fu_3698_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_330_fu_3695_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_332_fu_3701_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4939_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4948_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_334_fu_3714_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_333_fu_3711_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_335_fu_3717_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_335_fu_3723_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_332_fu_3707_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w_335_fu_3733_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_336_fu_3747_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_340_fu_3761_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_340_fu_3761_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_337_fu_3771_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_338_fu_3785_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_342_fu_3799_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_342_fu_3799_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_339_fu_3809_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_340_fu_3823_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_344_fu_3837_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_344_fu_3837_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_341_fu_3847_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_342_fu_3861_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_346_fu_3875_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_346_fu_3875_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_343_fu_3885_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_344_fu_3899_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_348_fu_3913_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_348_fu_3913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_345_fu_3923_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_346_fu_3937_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_350_fu_3951_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_350_fu_3951_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_347_fu_3961_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_348_fu_3975_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_352_fu_3989_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_352_fu_3989_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_349_fu_3999_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4966_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4957_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_4975_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_4984_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_342_fu_4022_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_341_fu_4019_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_343_fu_4025_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_343_fu_4031_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_340_fu_4016_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_4993_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_5002_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_346_fu_4044_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_345_fu_4041_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_347_fu_4047_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5011_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_5020_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_349_fu_4060_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_348_fu_4057_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_350_fu_4063_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_350_fu_4069_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_347_fu_4053_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal w_350_fu_4079_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_351_fu_4093_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_355_fu_4107_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_355_fu_4107_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_352_fu_4117_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_353_fu_4131_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_357_fu_4145_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_357_fu_4145_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_354_fu_4155_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_355_fu_4169_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_359_fu_4183_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_359_fu_4183_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_356_fu_4193_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_357_fu_4207_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_361_fu_4221_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_361_fu_4221_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_358_fu_4231_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_359_fu_4245_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_363_fu_4259_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_363_fu_4259_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_360_fu_4269_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_361_fu_4283_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_365_fu_4297_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_365_fu_4297_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal w_362_fu_4307_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_363_fu_4321_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_367_fu_4335_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln73_367_fu_4335_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_4345_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_5038_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_5029_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5047_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_5056_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_357_fu_4368_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_356_fu_4365_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_358_fu_4371_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_358_fu_4377_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_355_fu_4362_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_5065_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_5074_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_361_fu_4390_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_360_fu_4387_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_362_fu_4393_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5083_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_5092_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_364_fu_4406_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_363_fu_4403_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_365_fu_4409_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_365_fu_4415_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_362_fu_4399_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_291_fu_4452_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_284_fu_4449_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_292_fu_4455_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_13_fu_4445_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_292_fu_4461_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_293_fu_4465_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_306_fu_4482_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_299_fu_4479_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_307_fu_4485_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_12_fu_4441_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_307_fu_4491_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_308_fu_4495_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_321_fu_4512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_314_fu_4509_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_322_fu_4515_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_11_fu_4437_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_322_fu_4521_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_323_fu_4525_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_336_fu_4542_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_329_fu_4539_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_337_fu_4545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_10_fu_4433_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_337_fu_4551_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_338_fu_4555_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_351_fu_4572_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_344_fu_4569_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_352_fu_4575_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_9_fu_4429_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_352_fu_4581_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_353_fu_4585_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_366_fu_4602_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_359_fu_4599_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_367_fu_4605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln46_fu_4425_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_367_fu_4611_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_368_fu_4615_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_293_cast30_fu_4471_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln58_308_cast45_fu_4501_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln58_323_cast60_fu_4531_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln58_338_cast75_fu_4561_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln58_353_cast90_fu_4591_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln46_14_fu_4621_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_4669_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_fu_2015_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4678_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_59_fu_2101_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4687_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_61_fu_2187_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4696_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_63_fu_2273_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4705_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_65_fu_2359_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4714_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_67_fu_2445_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4723_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_69_fu_2531_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4732_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_71_fu_2617_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_4741_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4750_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4759_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4768_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4777_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4786_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4795_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4804_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4813_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4822_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4831_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4840_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4849_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4858_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4867_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4876_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4885_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4894_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4903_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4912_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4921_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4930_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4939_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4948_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4957_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4966_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4975_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4984_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4993_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5002_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5011_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5020_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5029_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5038_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5047_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5056_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5065_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5074_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5083_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_5092_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_5092_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_453 : BOOLEAN;
    signal ap_condition_37 : BOOLEAN;
    signal ap_condition_447 : BOOLEAN;
    signal a_fu_1991_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_fu_1991_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_fu_1991_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_55_fu_2023_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_55_fu_2023_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_55_fu_2023_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_56_fu_2071_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_56_fu_2071_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_56_fu_2071_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_57_fu_2109_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_57_fu_2109_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_57_fu_2109_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_58_fu_2157_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_58_fu_2157_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_58_fu_2157_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_59_fu_2195_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_59_fu_2195_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_59_fu_2195_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_60_fu_2243_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_60_fu_2243_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_60_fu_2243_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_61_fu_2281_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_61_fu_2281_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_61_fu_2281_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_62_fu_2329_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_62_fu_2329_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_62_fu_2329_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_63_fu_2367_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_63_fu_2367_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_63_fu_2367_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_64_fu_2415_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_64_fu_2415_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_64_fu_2415_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_65_fu_2453_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_65_fu_2453_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_65_fu_2453_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_66_fu_2501_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_66_fu_2501_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_66_fu_2501_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_67_fu_2539_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_67_fu_2539_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_67_fu_2539_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_68_fu_2587_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_68_fu_2587_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_68_fu_2587_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_sparsemux_7_2_6_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        def : IN STD_LOGIC_VECTOR (5 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component myproject_mul_6s_6ns_12_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component myproject_mac_muladd_6s_6ns_13s_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component myproject_mac_muladd_6s_6ns_12s_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_mac_muladd_6ns_3s_12s_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (536 downto 0) );
    end component;



begin
    w11_U : component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW
    generic map (
        DataWidth => 537,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w11_address0,
        ce0 => w11_ce0_local,
        q0 => w11_q0);

    sparsemux_7_2_6_1_1_U664 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4,
        def => a_fu_1991_p7,
        sel => w_index3_reg_525,
        dout => a_fu_1991_p9);

    sparsemux_7_2_6_1_1_U665 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4,
        def => a_55_fu_2023_p7,
        sel => w_index3_reg_525,
        dout => a_55_fu_2023_p9);

    mul_6s_6ns_12_1_1_U666 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_276_fu_2043_p4,
        din1 => mul_ln73_280_fu_2061_p1,
        dout => mul_ln73_280_fu_2061_p2);

    sparsemux_7_2_6_1_1_U667 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4,
        din1 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4,
        din2 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4,
        def => a_56_fu_2071_p7,
        sel => w_index3_reg_525,
        dout => a_56_fu_2071_p9);

    sparsemux_7_2_6_1_1_U668 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4,
        def => a_57_fu_2109_p7,
        sel => w_index3_reg_525,
        dout => a_57_fu_2109_p9);

    mul_6s_6ns_12_1_1_U669 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_278_fu_2129_p4,
        din1 => mul_ln73_282_fu_2147_p1,
        dout => mul_ln73_282_fu_2147_p2);

    sparsemux_7_2_6_1_1_U670 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4,
        def => a_58_fu_2157_p7,
        sel => w_index3_reg_525,
        dout => a_58_fu_2157_p9);

    sparsemux_7_2_6_1_1_U671 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4,
        def => a_59_fu_2195_p7,
        sel => w_index3_reg_525,
        dout => a_59_fu_2195_p9);

    mul_6s_6ns_12_1_1_U672 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_280_fu_2215_p4,
        din1 => mul_ln73_284_fu_2233_p1,
        dout => mul_ln73_284_fu_2233_p2);

    sparsemux_7_2_6_1_1_U673 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4,
        def => a_60_fu_2243_p7,
        sel => w_index3_reg_525,
        dout => a_60_fu_2243_p9);

    sparsemux_7_2_6_1_1_U674 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4,
        def => a_61_fu_2281_p7,
        sel => w_index3_reg_525,
        dout => a_61_fu_2281_p9);

    mul_6s_6ns_12_1_1_U675 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_282_fu_2301_p4,
        din1 => mul_ln73_286_fu_2319_p1,
        dout => mul_ln73_286_fu_2319_p2);

    sparsemux_7_2_6_1_1_U676 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4,
        def => a_62_fu_2329_p7,
        sel => w_index3_reg_525,
        dout => a_62_fu_2329_p9);

    sparsemux_7_2_6_1_1_U677 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4,
        def => a_63_fu_2367_p7,
        sel => w_index3_reg_525,
        dout => a_63_fu_2367_p9);

    mul_6s_6ns_12_1_1_U678 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_284_fu_2387_p4,
        din1 => mul_ln73_288_fu_2405_p1,
        dout => mul_ln73_288_fu_2405_p2);

    sparsemux_7_2_6_1_1_U679 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4,
        def => a_64_fu_2415_p7,
        sel => w_index3_reg_525,
        dout => a_64_fu_2415_p9);

    sparsemux_7_2_6_1_1_U680 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4,
        def => a_65_fu_2453_p7,
        sel => w_index3_reg_525,
        dout => a_65_fu_2453_p9);

    mul_6s_6ns_12_1_1_U681 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_286_fu_2473_p4,
        din1 => mul_ln73_290_fu_2491_p1,
        dout => mul_ln73_290_fu_2491_p2);

    sparsemux_7_2_6_1_1_U682 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4,
        def => a_66_fu_2501_p7,
        sel => w_index3_reg_525,
        dout => a_66_fu_2501_p9);

    sparsemux_7_2_6_1_1_U683 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4,
        def => a_67_fu_2539_p7,
        sel => w_index3_reg_525,
        dout => a_67_fu_2539_p9);

    mul_6s_6ns_12_1_1_U684 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_288_fu_2559_p4,
        din1 => mul_ln73_292_fu_2577_p1,
        dout => mul_ln73_292_fu_2577_p2);

    sparsemux_7_2_6_1_1_U685 : component myproject_sparsemux_7_2_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 6,
        CASE1 => "01",
        din1_WIDTH => 6,
        CASE2 => "10",
        din2_WIDTH => 6,
        def_WIDTH => 6,
        sel_WIDTH => 2,
        dout_WIDTH => 6)
    port map (
        din0 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4,
        din1 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4,
        din2 => ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4,
        def => a_68_fu_2587_p7,
        sel => w_index3_reg_525,
        dout => a_68_fu_2587_p9);

    mul_6s_6ns_12_1_1_U686 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_291_fu_2709_p4,
        din1 => mul_ln73_295_fu_2723_p1,
        dout => mul_ln73_295_fu_2723_p2);

    mul_6s_6ns_12_1_1_U687 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_293_fu_2747_p4,
        din1 => mul_ln73_297_fu_2761_p1,
        dout => mul_ln73_297_fu_2761_p2);

    mul_6s_6ns_12_1_1_U688 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_295_fu_2785_p4,
        din1 => mul_ln73_299_fu_2799_p1,
        dout => mul_ln73_299_fu_2799_p2);

    mul_6s_6ns_12_1_1_U689 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_297_fu_2823_p4,
        din1 => mul_ln73_301_fu_2837_p1,
        dout => mul_ln73_301_fu_2837_p2);

    mul_6s_6ns_12_1_1_U690 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_299_fu_2861_p4,
        din1 => mul_ln73_303_fu_2875_p1,
        dout => mul_ln73_303_fu_2875_p2);

    mul_6s_6ns_12_1_1_U691 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_301_fu_2899_p4,
        din1 => mul_ln73_305_fu_2913_p1,
        dout => mul_ln73_305_fu_2913_p2);

    mul_6s_6ns_12_1_1_U692 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_303_fu_2937_p4,
        din1 => mul_ln73_307_fu_2951_p1,
        dout => mul_ln73_307_fu_2951_p2);

    mul_6s_6ns_12_1_1_U693 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_306_fu_3055_p4,
        din1 => mul_ln73_310_fu_3069_p1,
        dout => mul_ln73_310_fu_3069_p2);

    mul_6s_6ns_12_1_1_U694 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_308_fu_3093_p4,
        din1 => mul_ln73_312_fu_3107_p1,
        dout => mul_ln73_312_fu_3107_p2);

    mul_6s_6ns_12_1_1_U695 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_310_fu_3131_p4,
        din1 => mul_ln73_314_fu_3145_p1,
        dout => mul_ln73_314_fu_3145_p2);

    mul_6s_6ns_12_1_1_U696 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_312_fu_3169_p4,
        din1 => mul_ln73_316_fu_3183_p1,
        dout => mul_ln73_316_fu_3183_p2);

    mul_6s_6ns_12_1_1_U697 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_314_fu_3207_p4,
        din1 => mul_ln73_318_fu_3221_p1,
        dout => mul_ln73_318_fu_3221_p2);

    mul_6s_6ns_12_1_1_U698 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_316_fu_3245_p4,
        din1 => mul_ln73_320_fu_3259_p1,
        dout => mul_ln73_320_fu_3259_p2);

    mul_6s_6ns_12_1_1_U699 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_318_fu_3283_p4,
        din1 => mul_ln73_322_fu_3297_p1,
        dout => mul_ln73_322_fu_3297_p2);

    mul_6s_6ns_12_1_1_U700 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_321_fu_3401_p4,
        din1 => mul_ln73_325_fu_3415_p1,
        dout => mul_ln73_325_fu_3415_p2);

    mul_6s_6ns_12_1_1_U701 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_323_fu_3439_p4,
        din1 => mul_ln73_327_fu_3453_p1,
        dout => mul_ln73_327_fu_3453_p2);

    mul_6s_6ns_12_1_1_U702 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_325_fu_3477_p4,
        din1 => mul_ln73_329_fu_3491_p1,
        dout => mul_ln73_329_fu_3491_p2);

    mul_6s_6ns_12_1_1_U703 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_327_fu_3515_p4,
        din1 => mul_ln73_331_fu_3529_p1,
        dout => mul_ln73_331_fu_3529_p2);

    mul_6s_6ns_12_1_1_U704 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_329_fu_3553_p4,
        din1 => mul_ln73_333_fu_3567_p1,
        dout => mul_ln73_333_fu_3567_p2);

    mul_6s_6ns_12_1_1_U705 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_331_fu_3591_p4,
        din1 => mul_ln73_335_fu_3605_p1,
        dout => mul_ln73_335_fu_3605_p2);

    mul_6s_6ns_12_1_1_U706 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_333_fu_3629_p4,
        din1 => mul_ln73_337_fu_3643_p1,
        dout => mul_ln73_337_fu_3643_p2);

    mul_6s_6ns_12_1_1_U707 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_336_fu_3747_p4,
        din1 => mul_ln73_340_fu_3761_p1,
        dout => mul_ln73_340_fu_3761_p2);

    mul_6s_6ns_12_1_1_U708 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_338_fu_3785_p4,
        din1 => mul_ln73_342_fu_3799_p1,
        dout => mul_ln73_342_fu_3799_p2);

    mul_6s_6ns_12_1_1_U709 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_340_fu_3823_p4,
        din1 => mul_ln73_344_fu_3837_p1,
        dout => mul_ln73_344_fu_3837_p2);

    mul_6s_6ns_12_1_1_U710 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_342_fu_3861_p4,
        din1 => mul_ln73_346_fu_3875_p1,
        dout => mul_ln73_346_fu_3875_p2);

    mul_6s_6ns_12_1_1_U711 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_344_fu_3899_p4,
        din1 => mul_ln73_348_fu_3913_p1,
        dout => mul_ln73_348_fu_3913_p2);

    mul_6s_6ns_12_1_1_U712 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_346_fu_3937_p4,
        din1 => mul_ln73_350_fu_3951_p1,
        dout => mul_ln73_350_fu_3951_p2);

    mul_6s_6ns_12_1_1_U713 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_348_fu_3975_p4,
        din1 => mul_ln73_352_fu_3989_p1,
        dout => mul_ln73_352_fu_3989_p2);

    mul_6s_6ns_12_1_1_U714 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_351_fu_4093_p4,
        din1 => mul_ln73_355_fu_4107_p1,
        dout => mul_ln73_355_fu_4107_p2);

    mul_6s_6ns_12_1_1_U715 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_353_fu_4131_p4,
        din1 => mul_ln73_357_fu_4145_p1,
        dout => mul_ln73_357_fu_4145_p2);

    mul_6s_6ns_12_1_1_U716 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_355_fu_4169_p4,
        din1 => mul_ln73_359_fu_4183_p1,
        dout => mul_ln73_359_fu_4183_p2);

    mul_6s_6ns_12_1_1_U717 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_357_fu_4207_p4,
        din1 => mul_ln73_361_fu_4221_p1,
        dout => mul_ln73_361_fu_4221_p2);

    mul_6s_6ns_12_1_1_U718 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_359_fu_4245_p4,
        din1 => mul_ln73_363_fu_4259_p1,
        dout => mul_ln73_363_fu_4259_p2);

    mul_6s_6ns_12_1_1_U719 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_361_fu_4283_p4,
        din1 => mul_ln73_365_fu_4297_p1,
        dout => mul_ln73_365_fu_4297_p2);

    mul_6s_6ns_12_1_1_U720 : component myproject_mul_6s_6ns_12_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        dout_WIDTH => 12)
    port map (
        din0 => w_363_fu_4321_p4,
        din1 => mul_ln73_367_fu_4335_p1,
        dout => mul_ln73_367_fu_4335_p2);

    mac_muladd_6s_6ns_13s_14_1_1_U721 : component myproject_mac_muladd_6s_6ns_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => w_fu_2011_p1,
        din1 => grp_fu_4669_p1,
        din2 => grp_fu_4678_p3,
        dout => grp_fu_4669_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U722 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_277_fu_2091_p4,
        din1 => grp_fu_4678_p1,
        din2 => mul_ln73_280_fu_2061_p2,
        dout => grp_fu_4678_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U723 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_279_fu_2177_p4,
        din1 => grp_fu_4687_p1,
        din2 => mul_ln73_282_fu_2147_p2,
        dout => grp_fu_4687_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U724 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_281_fu_2263_p4,
        din1 => grp_fu_4696_p1,
        din2 => mul_ln73_284_fu_2233_p2,
        dout => grp_fu_4696_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U725 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_283_fu_2349_p4,
        din1 => grp_fu_4705_p1,
        din2 => mul_ln73_286_fu_2319_p2,
        dout => grp_fu_4705_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U726 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_285_fu_2435_p4,
        din1 => grp_fu_4714_p1,
        din2 => mul_ln73_288_fu_2405_p2,
        dout => grp_fu_4714_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U727 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_287_fu_2521_p4,
        din1 => grp_fu_4723_p1,
        din2 => mul_ln73_290_fu_2491_p2,
        dout => grp_fu_4723_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U728 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_289_fu_2607_p4,
        din1 => grp_fu_4732_p1,
        din2 => mul_ln73_292_fu_2577_p2,
        dout => grp_fu_4732_p3);

    mac_muladd_6s_6ns_13s_14_1_1_U729 : component myproject_mac_muladd_6s_6ns_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => w_290_fu_2695_p4,
        din1 => grp_fu_4741_p1,
        din2 => grp_fu_4750_p3,
        dout => grp_fu_4741_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U730 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_292_fu_2733_p4,
        din1 => grp_fu_4750_p1,
        din2 => mul_ln73_295_fu_2723_p2,
        dout => grp_fu_4750_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U731 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_294_fu_2771_p4,
        din1 => grp_fu_4759_p1,
        din2 => mul_ln73_297_fu_2761_p2,
        dout => grp_fu_4759_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U732 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_296_fu_2809_p4,
        din1 => grp_fu_4768_p1,
        din2 => mul_ln73_299_fu_2799_p2,
        dout => grp_fu_4768_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U733 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_298_fu_2847_p4,
        din1 => grp_fu_4777_p1,
        din2 => mul_ln73_301_fu_2837_p2,
        dout => grp_fu_4777_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U734 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_300_fu_2885_p4,
        din1 => grp_fu_4786_p1,
        din2 => mul_ln73_303_fu_2875_p2,
        dout => grp_fu_4786_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U735 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_302_fu_2923_p4,
        din1 => grp_fu_4795_p1,
        din2 => mul_ln73_305_fu_2913_p2,
        dout => grp_fu_4795_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U736 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_304_fu_2961_p4,
        din1 => grp_fu_4804_p1,
        din2 => mul_ln73_307_fu_2951_p2,
        dout => grp_fu_4804_p3);

    mac_muladd_6s_6ns_13s_14_1_1_U737 : component myproject_mac_muladd_6s_6ns_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => w_305_fu_3041_p4,
        din1 => grp_fu_4813_p1,
        din2 => grp_fu_4822_p3,
        dout => grp_fu_4813_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U738 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_307_fu_3079_p4,
        din1 => grp_fu_4822_p1,
        din2 => mul_ln73_310_fu_3069_p2,
        dout => grp_fu_4822_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U739 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_309_fu_3117_p4,
        din1 => grp_fu_4831_p1,
        din2 => mul_ln73_312_fu_3107_p2,
        dout => grp_fu_4831_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U740 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_311_fu_3155_p4,
        din1 => grp_fu_4840_p1,
        din2 => mul_ln73_314_fu_3145_p2,
        dout => grp_fu_4840_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U741 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_313_fu_3193_p4,
        din1 => grp_fu_4849_p1,
        din2 => mul_ln73_316_fu_3183_p2,
        dout => grp_fu_4849_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U742 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_315_fu_3231_p4,
        din1 => grp_fu_4858_p1,
        din2 => mul_ln73_318_fu_3221_p2,
        dout => grp_fu_4858_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U743 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_317_fu_3269_p4,
        din1 => grp_fu_4867_p1,
        din2 => mul_ln73_320_fu_3259_p2,
        dout => grp_fu_4867_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U744 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_319_fu_3307_p4,
        din1 => grp_fu_4876_p1,
        din2 => mul_ln73_322_fu_3297_p2,
        dout => grp_fu_4876_p3);

    mac_muladd_6s_6ns_13s_14_1_1_U745 : component myproject_mac_muladd_6s_6ns_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => w_320_fu_3387_p4,
        din1 => grp_fu_4885_p1,
        din2 => grp_fu_4894_p3,
        dout => grp_fu_4885_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U746 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_322_fu_3425_p4,
        din1 => grp_fu_4894_p1,
        din2 => mul_ln73_325_fu_3415_p2,
        dout => grp_fu_4894_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U747 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_324_fu_3463_p4,
        din1 => grp_fu_4903_p1,
        din2 => mul_ln73_327_fu_3453_p2,
        dout => grp_fu_4903_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U748 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_326_fu_3501_p4,
        din1 => grp_fu_4912_p1,
        din2 => mul_ln73_329_fu_3491_p2,
        dout => grp_fu_4912_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U749 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_328_fu_3539_p4,
        din1 => grp_fu_4921_p1,
        din2 => mul_ln73_331_fu_3529_p2,
        dout => grp_fu_4921_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U750 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_330_fu_3577_p4,
        din1 => grp_fu_4930_p1,
        din2 => mul_ln73_333_fu_3567_p2,
        dout => grp_fu_4930_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U751 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_332_fu_3615_p4,
        din1 => grp_fu_4939_p1,
        din2 => mul_ln73_335_fu_3605_p2,
        dout => grp_fu_4939_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U752 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_334_fu_3653_p4,
        din1 => grp_fu_4948_p1,
        din2 => mul_ln73_337_fu_3643_p2,
        dout => grp_fu_4948_p3);

    mac_muladd_6s_6ns_13s_14_1_1_U753 : component myproject_mac_muladd_6s_6ns_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => w_335_fu_3733_p4,
        din1 => grp_fu_4957_p1,
        din2 => grp_fu_4966_p3,
        dout => grp_fu_4957_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U754 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_337_fu_3771_p4,
        din1 => grp_fu_4966_p1,
        din2 => mul_ln73_340_fu_3761_p2,
        dout => grp_fu_4966_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U755 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_339_fu_3809_p4,
        din1 => grp_fu_4975_p1,
        din2 => mul_ln73_342_fu_3799_p2,
        dout => grp_fu_4975_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U756 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_341_fu_3847_p4,
        din1 => grp_fu_4984_p1,
        din2 => mul_ln73_344_fu_3837_p2,
        dout => grp_fu_4984_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U757 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_343_fu_3885_p4,
        din1 => grp_fu_4993_p1,
        din2 => mul_ln73_346_fu_3875_p2,
        dout => grp_fu_4993_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U758 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_345_fu_3923_p4,
        din1 => grp_fu_5002_p1,
        din2 => mul_ln73_348_fu_3913_p2,
        dout => grp_fu_5002_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U759 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_347_fu_3961_p4,
        din1 => grp_fu_5011_p1,
        din2 => mul_ln73_350_fu_3951_p2,
        dout => grp_fu_5011_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U760 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_349_fu_3999_p4,
        din1 => grp_fu_5020_p1,
        din2 => mul_ln73_352_fu_3989_p2,
        dout => grp_fu_5020_p3);

    mac_muladd_6s_6ns_13s_14_1_1_U761 : component myproject_mac_muladd_6s_6ns_13s_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 13,
        dout_WIDTH => 14)
    port map (
        din0 => w_350_fu_4079_p4,
        din1 => grp_fu_5029_p1,
        din2 => grp_fu_5038_p3,
        dout => grp_fu_5029_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U762 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_352_fu_4117_p4,
        din1 => grp_fu_5038_p1,
        din2 => mul_ln73_355_fu_4107_p2,
        dout => grp_fu_5038_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U763 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_354_fu_4155_p4,
        din1 => grp_fu_5047_p1,
        din2 => mul_ln73_357_fu_4145_p2,
        dout => grp_fu_5047_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U764 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_356_fu_4193_p4,
        din1 => grp_fu_5056_p1,
        din2 => mul_ln73_359_fu_4183_p2,
        dout => grp_fu_5056_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U765 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_358_fu_4231_p4,
        din1 => grp_fu_5065_p1,
        din2 => mul_ln73_361_fu_4221_p2,
        dout => grp_fu_5065_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U766 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_360_fu_4269_p4,
        din1 => grp_fu_5074_p1,
        din2 => mul_ln73_363_fu_4259_p2,
        dout => grp_fu_5074_p3);

    mac_muladd_6s_6ns_12s_13_1_1_U767 : component myproject_mac_muladd_6s_6ns_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 6,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => w_362_fu_4307_p4,
        din1 => grp_fu_5083_p1,
        din2 => mul_ln73_365_fu_4297_p2,
        dout => grp_fu_5083_p3);

    mac_muladd_6ns_3s_12s_13_1_1_U768 : component myproject_mac_muladd_6ns_3s_12s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 6,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        din0 => grp_fu_5092_p0,
        din1 => tmp_fu_4345_p4,
        din2 => mul_ln73_367_fu_4335_p2,
        dout => grp_fu_5092_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv19_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_0_preg <= add_ln58_293_cast30_fu_4471_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv19_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_1_preg <= add_ln58_308_cast45_fu_4501_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv19_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_2_preg <= add_ln58_323_cast60_fu_4531_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv19_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_3_preg <= add_ln58_338_cast75_fu_4561_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv19_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_4_preg <= add_ln58_353_cast90_fu_4591_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv19_0;
            else
                if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_5_preg <= sext_ln46_14_fu_4621_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_37)) then
                if ((ap_phi_mux_do_init_phi_fu_513_p6 = ap_const_lv1_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
                end if;
            end if; 
        end if;
    end process;

    conv_i_i22_149_i14_reg_1710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                conv_i_i22_149_i14_reg_1710 <= empty_fu_4475_p1;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                conv_i_i22_149_i14_reg_1710 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    conv_i_i22_2910_i12_reg_1724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                conv_i_i22_2910_i12_reg_1724 <= empty_92_fu_4505_p1;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                conv_i_i22_2910_i12_reg_1724 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    conv_i_i22_4411_i10_reg_1738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                conv_i_i22_4411_i10_reg_1738 <= empty_93_fu_4535_p1;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                conv_i_i22_4411_i10_reg_1738 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    conv_i_i22_5912_i8_reg_1752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                conv_i_i22_5912_i8_reg_1752 <= empty_94_fu_4565_p1;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                conv_i_i22_5912_i8_reg_1752 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    conv_i_i22_7413_i6_reg_1766_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                conv_i_i22_7413_i6_reg_1766 <= empty_95_fu_4595_p1;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                conv_i_i22_7413_i6_reg_1766 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    conv_i_i22_8914_i4_reg_1780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                conv_i_i22_8914_i4_reg_1780 <= trunc_ln46_fu_4625_p1;
            elsif ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                conv_i_i22_8914_i4_reg_1780 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    do_init_reg_509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_5336 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_509 <= ap_const_lv1_0;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_5336 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_509 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
                end if;
            end if; 
        end if;
    end process;

    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
                end if;
            end if; 
        end if;
    end process;

    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_447)) then
                if ((do_init_reg_509 = ap_const_lv1_0)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
                end if;
            end if; 
        end if;
    end process;

    w_index3_reg_525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_5336 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                w_index3_reg_525 <= w_index_reg_5331;
            elsif ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln46_reg_5336 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                w_index3_reg_525 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln58_284_reg_5340 <= add_ln58_284_fu_2651_p2;
                add_ln58_291_reg_5345 <= add_ln58_291_fu_2689_p2;
                add_ln58_299_reg_5350 <= add_ln58_299_fu_2997_p2;
                add_ln58_306_reg_5355 <= add_ln58_306_fu_3035_p2;
                add_ln58_314_reg_5360 <= add_ln58_314_fu_3343_p2;
                add_ln58_321_reg_5365 <= add_ln58_321_fu_3381_p2;
                add_ln58_329_reg_5370 <= add_ln58_329_fu_3689_p2;
                add_ln58_336_reg_5375 <= add_ln58_336_fu_3727_p2;
                add_ln58_344_reg_5380 <= add_ln58_344_fu_4035_p2;
                add_ln58_351_reg_5385 <= add_ln58_351_fu_4073_p2;
                add_ln58_359_reg_5390 <= add_ln58_359_fu_4381_p2;
                add_ln58_366_reg_5395 <= add_ln58_366_fu_4419_p2;
                icmp_ln46_reg_5336 <= icmp_ln46_fu_1985_p2;
                icmp_ln46_reg_5336_pp0_iter1_reg <= icmp_ln46_reg_5336;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                w_index_reg_5331 <= w_index_fu_1979_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    a_55_fu_2023_p7 <= "XXXXXX";
    a_56_fu_2071_p7 <= "XXXXXX";
    a_57_fu_2109_p7 <= "XXXXXX";
    a_58_fu_2157_p7 <= "XXXXXX";
    a_59_fu_2195_p7 <= "XXXXXX";
    a_60_fu_2243_p7 <= "XXXXXX";
    a_61_fu_2281_p7 <= "XXXXXX";
    a_62_fu_2329_p7 <= "XXXXXX";
    a_63_fu_2367_p7 <= "XXXXXX";
    a_64_fu_2415_p7 <= "XXXXXX";
    a_65_fu_2453_p7 <= "XXXXXX";
    a_66_fu_2501_p7 <= "XXXXXX";
    a_67_fu_2539_p7 <= "XXXXXX";
    a_68_fu_2587_p7 <= "XXXXXX";
    a_fu_1991_p7 <= "XXXXXX";
    add_ln58_283_fu_2641_p2 <= std_logic_vector(signed(sext_ln58_282_fu_2638_p1) + signed(sext_ln58_281_fu_2635_p1));
    add_ln58_284_fu_2651_p2 <= std_logic_vector(signed(sext_ln58_283_fu_2647_p1) + signed(sext_ln58_280_fu_2632_p1));
    add_ln58_287_fu_2663_p2 <= std_logic_vector(signed(sext_ln58_286_fu_2660_p1) + signed(sext_ln58_285_fu_2657_p1));
    add_ln58_290_fu_2679_p2 <= std_logic_vector(signed(sext_ln58_289_fu_2676_p1) + signed(sext_ln58_288_fu_2673_p1));
    add_ln58_291_fu_2689_p2 <= std_logic_vector(signed(sext_ln58_290_fu_2685_p1) + signed(sext_ln58_287_fu_2669_p1));
    add_ln58_292_fu_4455_p2 <= std_logic_vector(signed(sext_ln58_291_fu_4452_p1) + signed(sext_ln58_284_fu_4449_p1));
        add_ln58_293_cast30_fu_4471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_293_fu_4465_p2),19));

    add_ln58_293_fu_4465_p2 <= std_logic_vector(signed(sext_ln46_13_fu_4445_p1) + signed(sext_ln58_292_fu_4461_p1));
    add_ln58_298_fu_2987_p2 <= std_logic_vector(signed(sext_ln58_297_fu_2984_p1) + signed(sext_ln58_296_fu_2981_p1));
    add_ln58_299_fu_2997_p2 <= std_logic_vector(signed(sext_ln58_298_fu_2993_p1) + signed(sext_ln58_295_fu_2978_p1));
    add_ln58_302_fu_3009_p2 <= std_logic_vector(signed(sext_ln58_301_fu_3006_p1) + signed(sext_ln58_300_fu_3003_p1));
    add_ln58_305_fu_3025_p2 <= std_logic_vector(signed(sext_ln58_304_fu_3022_p1) + signed(sext_ln58_303_fu_3019_p1));
    add_ln58_306_fu_3035_p2 <= std_logic_vector(signed(sext_ln58_305_fu_3031_p1) + signed(sext_ln58_302_fu_3015_p1));
    add_ln58_307_fu_4485_p2 <= std_logic_vector(signed(sext_ln58_306_fu_4482_p1) + signed(sext_ln58_299_fu_4479_p1));
        add_ln58_308_cast45_fu_4501_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_308_fu_4495_p2),19));

    add_ln58_308_fu_4495_p2 <= std_logic_vector(signed(sext_ln46_12_fu_4441_p1) + signed(sext_ln58_307_fu_4491_p1));
    add_ln58_313_fu_3333_p2 <= std_logic_vector(signed(sext_ln58_312_fu_3330_p1) + signed(sext_ln58_311_fu_3327_p1));
    add_ln58_314_fu_3343_p2 <= std_logic_vector(signed(sext_ln58_313_fu_3339_p1) + signed(sext_ln58_310_fu_3324_p1));
    add_ln58_317_fu_3355_p2 <= std_logic_vector(signed(sext_ln58_316_fu_3352_p1) + signed(sext_ln58_315_fu_3349_p1));
    add_ln58_320_fu_3371_p2 <= std_logic_vector(signed(sext_ln58_319_fu_3368_p1) + signed(sext_ln58_318_fu_3365_p1));
    add_ln58_321_fu_3381_p2 <= std_logic_vector(signed(sext_ln58_320_fu_3377_p1) + signed(sext_ln58_317_fu_3361_p1));
    add_ln58_322_fu_4515_p2 <= std_logic_vector(signed(sext_ln58_321_fu_4512_p1) + signed(sext_ln58_314_fu_4509_p1));
        add_ln58_323_cast60_fu_4531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_323_fu_4525_p2),19));

    add_ln58_323_fu_4525_p2 <= std_logic_vector(signed(sext_ln46_11_fu_4437_p1) + signed(sext_ln58_322_fu_4521_p1));
    add_ln58_328_fu_3679_p2 <= std_logic_vector(signed(sext_ln58_327_fu_3676_p1) + signed(sext_ln58_326_fu_3673_p1));
    add_ln58_329_fu_3689_p2 <= std_logic_vector(signed(sext_ln58_328_fu_3685_p1) + signed(sext_ln58_325_fu_3670_p1));
    add_ln58_332_fu_3701_p2 <= std_logic_vector(signed(sext_ln58_331_fu_3698_p1) + signed(sext_ln58_330_fu_3695_p1));
    add_ln58_335_fu_3717_p2 <= std_logic_vector(signed(sext_ln58_334_fu_3714_p1) + signed(sext_ln58_333_fu_3711_p1));
    add_ln58_336_fu_3727_p2 <= std_logic_vector(signed(sext_ln58_335_fu_3723_p1) + signed(sext_ln58_332_fu_3707_p1));
    add_ln58_337_fu_4545_p2 <= std_logic_vector(signed(sext_ln58_336_fu_4542_p1) + signed(sext_ln58_329_fu_4539_p1));
        add_ln58_338_cast75_fu_4561_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_338_fu_4555_p2),19));

    add_ln58_338_fu_4555_p2 <= std_logic_vector(signed(sext_ln46_10_fu_4433_p1) + signed(sext_ln58_337_fu_4551_p1));
    add_ln58_343_fu_4025_p2 <= std_logic_vector(signed(sext_ln58_342_fu_4022_p1) + signed(sext_ln58_341_fu_4019_p1));
    add_ln58_344_fu_4035_p2 <= std_logic_vector(signed(sext_ln58_343_fu_4031_p1) + signed(sext_ln58_340_fu_4016_p1));
    add_ln58_347_fu_4047_p2 <= std_logic_vector(signed(sext_ln58_346_fu_4044_p1) + signed(sext_ln58_345_fu_4041_p1));
    add_ln58_350_fu_4063_p2 <= std_logic_vector(signed(sext_ln58_349_fu_4060_p1) + signed(sext_ln58_348_fu_4057_p1));
    add_ln58_351_fu_4073_p2 <= std_logic_vector(signed(sext_ln58_350_fu_4069_p1) + signed(sext_ln58_347_fu_4053_p1));
    add_ln58_352_fu_4575_p2 <= std_logic_vector(signed(sext_ln58_351_fu_4572_p1) + signed(sext_ln58_344_fu_4569_p1));
        add_ln58_353_cast90_fu_4591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_353_fu_4585_p2),19));

    add_ln58_353_fu_4585_p2 <= std_logic_vector(signed(sext_ln46_9_fu_4429_p1) + signed(sext_ln58_352_fu_4581_p1));
    add_ln58_358_fu_4371_p2 <= std_logic_vector(signed(sext_ln58_357_fu_4368_p1) + signed(sext_ln58_356_fu_4365_p1));
    add_ln58_359_fu_4381_p2 <= std_logic_vector(signed(sext_ln58_358_fu_4377_p1) + signed(sext_ln58_355_fu_4362_p1));
    add_ln58_362_fu_4393_p2 <= std_logic_vector(signed(sext_ln58_361_fu_4390_p1) + signed(sext_ln58_360_fu_4387_p1));
    add_ln58_365_fu_4409_p2 <= std_logic_vector(signed(sext_ln58_364_fu_4406_p1) + signed(sext_ln58_363_fu_4403_p1));
    add_ln58_366_fu_4419_p2 <= std_logic_vector(signed(sext_ln58_365_fu_4415_p1) + signed(sext_ln58_362_fu_4399_p1));
    add_ln58_367_fu_4605_p2 <= std_logic_vector(signed(sext_ln58_366_fu_4602_p1) + signed(sext_ln58_359_fu_4599_p1));
    add_ln58_368_fu_4615_p2 <= std_logic_vector(signed(sext_ln46_fu_4425_p1) + signed(sext_ln58_367_fu_4611_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_37_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_37 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_447_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_447 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_453_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_453 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_block_pp0_stage0_11001, icmp_ln46_reg_5336_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_513_p6_assign_proc : process(do_init_reg_509, icmp_ln46_reg_5336, ap_condition_453)
    begin
        if ((ap_const_boolean_1 = ap_condition_453)) then
            if ((icmp_ln46_reg_5336 = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_513_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln46_reg_5336 = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_513_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_513_p6 <= do_init_reg_509;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_513_p6 <= do_init_reg_509;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_phi_fu_1174_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_phi_fu_1186_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_phi_fu_1198_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_phi_fu_1210_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_phi_fu_1222_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_phi_fu_1234_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_phi_fu_1246_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_phi_fu_1258_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_phi_fu_1270_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_phi_fu_1282_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_phi_fu_1294_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_phi_fu_1306_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_phi_fu_1318_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_phi_fu_1330_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_phi_fu_1342_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_phi_fu_1354_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_phi_fu_1366_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_phi_fu_1378_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_phi_fu_1390_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_phi_fu_1402_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_phi_fu_1414_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_phi_fu_1426_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_phi_fu_1438_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_phi_fu_1450_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_phi_fu_1462_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_phi_fu_1474_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_phi_fu_1486_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_phi_fu_1498_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_phi_fu_1510_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_phi_fu_1522_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_phi_fu_1534_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_phi_fu_1546_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_phi_fu_1558_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_phi_fu_1570_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566;
        end if; 
    end process;


    ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4_assign_proc : process(do_init_reg_509, p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578, ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
        else 
            ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_phi_fu_1582_p4 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_phi_fu_1594_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_phi_fu_1606_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_phi_fu_1618_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_phi_fu_1630_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_phi_fu_1642_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_phi_fu_1654_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_phi_fu_1666_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_phi_fu_1678_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_phi_fu_1690_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686;
        end if; 
    end process;


    ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4_assign_proc : process(do_init_reg_509, void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698, ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698)
    begin
        if ((do_init_reg_509 = ap_const_lv1_0)) then 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
        else 
            ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_phi_fu_1702_p4 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698;
        end if; 
    end process;


    ap_phi_mux_w_index3_phi_fu_529_p6_assign_proc : process(w_index3_reg_525, w_index_reg_5331, icmp_ln46_reg_5336, ap_condition_453)
    begin
        if ((ap_const_boolean_1 = ap_condition_453)) then
            if ((icmp_ln46_reg_5336 = ap_const_lv1_1)) then 
                ap_phi_mux_w_index3_phi_fu_529_p6 <= ap_const_lv2_0;
            elsif ((icmp_ln46_reg_5336 = ap_const_lv1_0)) then 
                ap_phi_mux_w_index3_phi_fu_529_p6 <= w_index_reg_5331;
            else 
                ap_phi_mux_w_index3_phi_fu_529_p6 <= w_index3_reg_525;
            end if;
        else 
            ap_phi_mux_w_index3_phi_fu_529_p6 <= w_index3_reg_525;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1002_reg_1170 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1003_reg_1182 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1004_reg_1194 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1005_reg_1206 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1006_reg_1218 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1007_reg_1230 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1008_reg_1242 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1009_reg_1254 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1010_reg_1266 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1011_reg_1278 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1012_reg_1290 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1013_reg_1302 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1014_reg_1314 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1015_reg_1326 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1016_reg_1338 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1017_reg_1350 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1018_reg_1362 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1019_reg_1374 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1020_reg_1386 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1021_reg_1398 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1022_reg_1410 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1023_reg_1422 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1024_reg_1434 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1025_reg_1446 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1026_reg_1458 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1027_reg_1470 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1028_reg_1482 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1029_reg_1494 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1030_reg_1506 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1031_reg_1518 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1032_reg_1530 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1033_reg_1542 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1034_reg_1554 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1035_reg_1566 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1036_reg_1578 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_201_reg_1590 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_202_reg_1602 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_203_reg_1614 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_204_reg_1626 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_205_reg_1638 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_206_reg_1650 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_207_reg_1662 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_208_reg_1674 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_209_reg_1686 <= "XXXXXX";
    ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_210_reg_1698 <= "XXXXXX";

    ap_ready_assign_proc : process(icmp_ln46_fu_1985_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln46_fu_1985_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_5336_pp0_iter1_reg, ap_enable_reg_pp0_iter2, add_ln58_293_cast30_fu_4471_p1, ap_return_0_preg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_0 <= add_ln58_293_cast30_fu_4471_p1;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_5336_pp0_iter1_reg, ap_enable_reg_pp0_iter2, add_ln58_308_cast45_fu_4501_p1, ap_return_1_preg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_1 <= add_ln58_308_cast45_fu_4501_p1;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_5336_pp0_iter1_reg, ap_enable_reg_pp0_iter2, add_ln58_323_cast60_fu_4531_p1, ap_return_2_preg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_2 <= add_ln58_323_cast60_fu_4531_p1;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_5336_pp0_iter1_reg, ap_enable_reg_pp0_iter2, add_ln58_338_cast75_fu_4561_p1, ap_return_3_preg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_3 <= add_ln58_338_cast75_fu_4561_p1;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_5336_pp0_iter1_reg, ap_enable_reg_pp0_iter2, add_ln58_353_cast90_fu_4591_p1, ap_return_4_preg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_4 <= add_ln58_353_cast90_fu_4591_p1;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_5336_pp0_iter1_reg, ap_enable_reg_pp0_iter2, sext_ln46_14_fu_4621_p1, ap_return_5_preg)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln46_reg_5336_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_return_5 <= sext_ln46_14_fu_4621_p1;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;

    empty_92_fu_4505_p1 <= add_ln58_308_fu_4495_p2(17 - 1 downto 0);
    empty_93_fu_4535_p1 <= add_ln58_323_fu_4525_p2(17 - 1 downto 0);
    empty_94_fu_4565_p1 <= add_ln58_338_fu_4555_p2(17 - 1 downto 0);
    empty_95_fu_4595_p1 <= add_ln58_353_fu_4585_p2(17 - 1 downto 0);
    empty_fu_4475_p1 <= add_ln58_293_fu_4465_p2(17 - 1 downto 0);
    grp_fu_4669_p1 <= zext_ln73_fu_2015_p1(6 - 1 downto 0);
    grp_fu_4678_p1 <= zext_ln73_59_fu_2101_p1(6 - 1 downto 0);
    grp_fu_4687_p1 <= zext_ln73_61_fu_2187_p1(6 - 1 downto 0);
    grp_fu_4696_p1 <= zext_ln73_63_fu_2273_p1(6 - 1 downto 0);
    grp_fu_4705_p1 <= zext_ln73_65_fu_2359_p1(6 - 1 downto 0);
    grp_fu_4714_p1 <= zext_ln73_67_fu_2445_p1(6 - 1 downto 0);
    grp_fu_4723_p1 <= zext_ln73_69_fu_2531_p1(6 - 1 downto 0);
    grp_fu_4732_p1 <= zext_ln73_71_fu_2617_p1(6 - 1 downto 0);
    grp_fu_4741_p1 <= zext_ln73_fu_2015_p1(6 - 1 downto 0);
    grp_fu_4750_p1 <= zext_ln73_59_fu_2101_p1(6 - 1 downto 0);
    grp_fu_4759_p1 <= zext_ln73_61_fu_2187_p1(6 - 1 downto 0);
    grp_fu_4768_p1 <= zext_ln73_63_fu_2273_p1(6 - 1 downto 0);
    grp_fu_4777_p1 <= zext_ln73_65_fu_2359_p1(6 - 1 downto 0);
    grp_fu_4786_p1 <= zext_ln73_67_fu_2445_p1(6 - 1 downto 0);
    grp_fu_4795_p1 <= zext_ln73_69_fu_2531_p1(6 - 1 downto 0);
    grp_fu_4804_p1 <= zext_ln73_71_fu_2617_p1(6 - 1 downto 0);
    grp_fu_4813_p1 <= zext_ln73_fu_2015_p1(6 - 1 downto 0);
    grp_fu_4822_p1 <= zext_ln73_59_fu_2101_p1(6 - 1 downto 0);
    grp_fu_4831_p1 <= zext_ln73_61_fu_2187_p1(6 - 1 downto 0);
    grp_fu_4840_p1 <= zext_ln73_63_fu_2273_p1(6 - 1 downto 0);
    grp_fu_4849_p1 <= zext_ln73_65_fu_2359_p1(6 - 1 downto 0);
    grp_fu_4858_p1 <= zext_ln73_67_fu_2445_p1(6 - 1 downto 0);
    grp_fu_4867_p1 <= zext_ln73_69_fu_2531_p1(6 - 1 downto 0);
    grp_fu_4876_p1 <= zext_ln73_71_fu_2617_p1(6 - 1 downto 0);
    grp_fu_4885_p1 <= zext_ln73_fu_2015_p1(6 - 1 downto 0);
    grp_fu_4894_p1 <= zext_ln73_59_fu_2101_p1(6 - 1 downto 0);
    grp_fu_4903_p1 <= zext_ln73_61_fu_2187_p1(6 - 1 downto 0);
    grp_fu_4912_p1 <= zext_ln73_63_fu_2273_p1(6 - 1 downto 0);
    grp_fu_4921_p1 <= zext_ln73_65_fu_2359_p1(6 - 1 downto 0);
    grp_fu_4930_p1 <= zext_ln73_67_fu_2445_p1(6 - 1 downto 0);
    grp_fu_4939_p1 <= zext_ln73_69_fu_2531_p1(6 - 1 downto 0);
    grp_fu_4948_p1 <= zext_ln73_71_fu_2617_p1(6 - 1 downto 0);
    grp_fu_4957_p1 <= zext_ln73_fu_2015_p1(6 - 1 downto 0);
    grp_fu_4966_p1 <= zext_ln73_59_fu_2101_p1(6 - 1 downto 0);
    grp_fu_4975_p1 <= zext_ln73_61_fu_2187_p1(6 - 1 downto 0);
    grp_fu_4984_p1 <= zext_ln73_63_fu_2273_p1(6 - 1 downto 0);
    grp_fu_4993_p1 <= zext_ln73_65_fu_2359_p1(6 - 1 downto 0);
    grp_fu_5002_p1 <= zext_ln73_67_fu_2445_p1(6 - 1 downto 0);
    grp_fu_5011_p1 <= zext_ln73_69_fu_2531_p1(6 - 1 downto 0);
    grp_fu_5020_p1 <= zext_ln73_71_fu_2617_p1(6 - 1 downto 0);
    grp_fu_5029_p1 <= zext_ln73_fu_2015_p1(6 - 1 downto 0);
    grp_fu_5038_p1 <= zext_ln73_59_fu_2101_p1(6 - 1 downto 0);
    grp_fu_5047_p1 <= zext_ln73_61_fu_2187_p1(6 - 1 downto 0);
    grp_fu_5056_p1 <= zext_ln73_63_fu_2273_p1(6 - 1 downto 0);
    grp_fu_5065_p1 <= zext_ln73_65_fu_2359_p1(6 - 1 downto 0);
    grp_fu_5074_p1 <= zext_ln73_67_fu_2445_p1(6 - 1 downto 0);
    grp_fu_5083_p1 <= zext_ln73_69_fu_2531_p1(6 - 1 downto 0);
    grp_fu_5092_p0 <= grp_fu_5092_p00(6 - 1 downto 0);
    grp_fu_5092_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_68_fu_2587_p9),9));
    icmp_ln46_fu_1985_p2 <= "1" when (ap_phi_mux_w_index3_phi_fu_529_p6 = ap_const_lv2_2) else "0";
    mul_ln73_280_fu_2061_p1 <= zext_ln73_58_fu_2053_p1(6 - 1 downto 0);
    mul_ln73_282_fu_2147_p1 <= zext_ln73_60_fu_2139_p1(6 - 1 downto 0);
    mul_ln73_284_fu_2233_p1 <= zext_ln73_62_fu_2225_p1(6 - 1 downto 0);
    mul_ln73_286_fu_2319_p1 <= zext_ln73_64_fu_2311_p1(6 - 1 downto 0);
    mul_ln73_288_fu_2405_p1 <= zext_ln73_66_fu_2397_p1(6 - 1 downto 0);
    mul_ln73_290_fu_2491_p1 <= zext_ln73_68_fu_2483_p1(6 - 1 downto 0);
    mul_ln73_292_fu_2577_p1 <= zext_ln73_70_fu_2569_p1(6 - 1 downto 0);
    mul_ln73_295_fu_2723_p1 <= zext_ln73_58_fu_2053_p1(6 - 1 downto 0);
    mul_ln73_297_fu_2761_p1 <= zext_ln73_60_fu_2139_p1(6 - 1 downto 0);
    mul_ln73_299_fu_2799_p1 <= zext_ln73_62_fu_2225_p1(6 - 1 downto 0);
    mul_ln73_301_fu_2837_p1 <= zext_ln73_64_fu_2311_p1(6 - 1 downto 0);
    mul_ln73_303_fu_2875_p1 <= zext_ln73_66_fu_2397_p1(6 - 1 downto 0);
    mul_ln73_305_fu_2913_p1 <= zext_ln73_68_fu_2483_p1(6 - 1 downto 0);
    mul_ln73_307_fu_2951_p1 <= zext_ln73_70_fu_2569_p1(6 - 1 downto 0);
    mul_ln73_310_fu_3069_p1 <= zext_ln73_58_fu_2053_p1(6 - 1 downto 0);
    mul_ln73_312_fu_3107_p1 <= zext_ln73_60_fu_2139_p1(6 - 1 downto 0);
    mul_ln73_314_fu_3145_p1 <= zext_ln73_62_fu_2225_p1(6 - 1 downto 0);
    mul_ln73_316_fu_3183_p1 <= zext_ln73_64_fu_2311_p1(6 - 1 downto 0);
    mul_ln73_318_fu_3221_p1 <= zext_ln73_66_fu_2397_p1(6 - 1 downto 0);
    mul_ln73_320_fu_3259_p1 <= zext_ln73_68_fu_2483_p1(6 - 1 downto 0);
    mul_ln73_322_fu_3297_p1 <= zext_ln73_70_fu_2569_p1(6 - 1 downto 0);
    mul_ln73_325_fu_3415_p1 <= zext_ln73_58_fu_2053_p1(6 - 1 downto 0);
    mul_ln73_327_fu_3453_p1 <= zext_ln73_60_fu_2139_p1(6 - 1 downto 0);
    mul_ln73_329_fu_3491_p1 <= zext_ln73_62_fu_2225_p1(6 - 1 downto 0);
    mul_ln73_331_fu_3529_p1 <= zext_ln73_64_fu_2311_p1(6 - 1 downto 0);
    mul_ln73_333_fu_3567_p1 <= zext_ln73_66_fu_2397_p1(6 - 1 downto 0);
    mul_ln73_335_fu_3605_p1 <= zext_ln73_68_fu_2483_p1(6 - 1 downto 0);
    mul_ln73_337_fu_3643_p1 <= zext_ln73_70_fu_2569_p1(6 - 1 downto 0);
    mul_ln73_340_fu_3761_p1 <= zext_ln73_58_fu_2053_p1(6 - 1 downto 0);
    mul_ln73_342_fu_3799_p1 <= zext_ln73_60_fu_2139_p1(6 - 1 downto 0);
    mul_ln73_344_fu_3837_p1 <= zext_ln73_62_fu_2225_p1(6 - 1 downto 0);
    mul_ln73_346_fu_3875_p1 <= zext_ln73_64_fu_2311_p1(6 - 1 downto 0);
    mul_ln73_348_fu_3913_p1 <= zext_ln73_66_fu_2397_p1(6 - 1 downto 0);
    mul_ln73_350_fu_3951_p1 <= zext_ln73_68_fu_2483_p1(6 - 1 downto 0);
    mul_ln73_352_fu_3989_p1 <= zext_ln73_70_fu_2569_p1(6 - 1 downto 0);
    mul_ln73_355_fu_4107_p1 <= zext_ln73_58_fu_2053_p1(6 - 1 downto 0);
    mul_ln73_357_fu_4145_p1 <= zext_ln73_60_fu_2139_p1(6 - 1 downto 0);
    mul_ln73_359_fu_4183_p1 <= zext_ln73_62_fu_2225_p1(6 - 1 downto 0);
    mul_ln73_361_fu_4221_p1 <= zext_ln73_64_fu_2311_p1(6 - 1 downto 0);
    mul_ln73_363_fu_4259_p1 <= zext_ln73_66_fu_2397_p1(6 - 1 downto 0);
    mul_ln73_365_fu_4297_p1 <= zext_ln73_68_fu_2483_p1(6 - 1 downto 0);
    mul_ln73_367_fu_4335_p1 <= zext_ln73_70_fu_2569_p1(6 - 1 downto 0);
        sext_ln46_10_fu_4433_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i22_5912_i8_reg_1752),18));

        sext_ln46_11_fu_4437_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i22_4411_i10_reg_1738),18));

        sext_ln46_12_fu_4441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i22_2910_i12_reg_1724),18));

        sext_ln46_13_fu_4445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i22_149_i14_reg_1710),18));

        sext_ln46_14_fu_4621_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_368_fu_4615_p2),19));

        sext_ln46_9_fu_4429_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i22_7413_i6_reg_1766),18));

        sext_ln46_fu_4425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(conv_i_i22_8914_i4_reg_1780),18));

        sext_ln58_280_fu_2632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4669_p3),15));

        sext_ln58_281_fu_2635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4687_p3),14));

        sext_ln58_282_fu_2638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4696_p3),14));

        sext_ln58_283_fu_2647_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_283_fu_2641_p2),15));

        sext_ln58_284_fu_4449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_284_reg_5340),16));

        sext_ln58_285_fu_2657_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4705_p3),14));

        sext_ln58_286_fu_2660_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4714_p3),14));

        sext_ln58_287_fu_2669_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_287_fu_2663_p2),15));

        sext_ln58_288_fu_2673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4723_p3),14));

        sext_ln58_289_fu_2676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4732_p3),14));

        sext_ln58_290_fu_2685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_290_fu_2679_p2),15));

        sext_ln58_291_fu_4452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_291_reg_5345),16));

        sext_ln58_292_fu_4461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_292_fu_4455_p2),18));

        sext_ln58_295_fu_2978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4741_p3),15));

        sext_ln58_296_fu_2981_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4759_p3),14));

        sext_ln58_297_fu_2984_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4768_p3),14));

        sext_ln58_298_fu_2993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_298_fu_2987_p2),15));

        sext_ln58_299_fu_4479_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_299_reg_5350),16));

        sext_ln58_300_fu_3003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4777_p3),14));

        sext_ln58_301_fu_3006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4786_p3),14));

        sext_ln58_302_fu_3015_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_302_fu_3009_p2),15));

        sext_ln58_303_fu_3019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4795_p3),14));

        sext_ln58_304_fu_3022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4804_p3),14));

        sext_ln58_305_fu_3031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_305_fu_3025_p2),15));

        sext_ln58_306_fu_4482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_306_reg_5355),16));

        sext_ln58_307_fu_4491_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_307_fu_4485_p2),18));

        sext_ln58_310_fu_3324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4813_p3),15));

        sext_ln58_311_fu_3327_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4831_p3),14));

        sext_ln58_312_fu_3330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4840_p3),14));

        sext_ln58_313_fu_3339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_313_fu_3333_p2),15));

        sext_ln58_314_fu_4509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_314_reg_5360),16));

        sext_ln58_315_fu_3349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4849_p3),14));

        sext_ln58_316_fu_3352_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4858_p3),14));

        sext_ln58_317_fu_3361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_317_fu_3355_p2),15));

        sext_ln58_318_fu_3365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4867_p3),14));

        sext_ln58_319_fu_3368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4876_p3),14));

        sext_ln58_320_fu_3377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_320_fu_3371_p2),15));

        sext_ln58_321_fu_4512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_321_reg_5365),16));

        sext_ln58_322_fu_4521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_322_fu_4515_p2),18));

        sext_ln58_325_fu_3670_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4885_p3),15));

        sext_ln58_326_fu_3673_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4903_p3),14));

        sext_ln58_327_fu_3676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4912_p3),14));

        sext_ln58_328_fu_3685_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_328_fu_3679_p2),15));

        sext_ln58_329_fu_4539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_329_reg_5370),16));

        sext_ln58_330_fu_3695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4921_p3),14));

        sext_ln58_331_fu_3698_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4930_p3),14));

        sext_ln58_332_fu_3707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_332_fu_3701_p2),15));

        sext_ln58_333_fu_3711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4939_p3),14));

        sext_ln58_334_fu_3714_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4948_p3),14));

        sext_ln58_335_fu_3723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_335_fu_3717_p2),15));

        sext_ln58_336_fu_4542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_336_reg_5375),16));

        sext_ln58_337_fu_4551_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_337_fu_4545_p2),18));

        sext_ln58_340_fu_4016_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4957_p3),15));

        sext_ln58_341_fu_4019_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4975_p3),14));

        sext_ln58_342_fu_4022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4984_p3),14));

        sext_ln58_343_fu_4031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_343_fu_4025_p2),15));

        sext_ln58_344_fu_4569_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_344_reg_5380),16));

        sext_ln58_345_fu_4041_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_4993_p3),14));

        sext_ln58_346_fu_4044_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5002_p3),14));

        sext_ln58_347_fu_4053_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_347_fu_4047_p2),15));

        sext_ln58_348_fu_4057_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5011_p3),14));

        sext_ln58_349_fu_4060_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5020_p3),14));

        sext_ln58_350_fu_4069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_350_fu_4063_p2),15));

        sext_ln58_351_fu_4572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_351_reg_5385),16));

        sext_ln58_352_fu_4581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_352_fu_4575_p2),18));

        sext_ln58_355_fu_4362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5029_p3),15));

        sext_ln58_356_fu_4365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5047_p3),14));

        sext_ln58_357_fu_4368_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5056_p3),14));

        sext_ln58_358_fu_4377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_358_fu_4371_p2),15));

        sext_ln58_359_fu_4599_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_359_reg_5390),16));

        sext_ln58_360_fu_4387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5065_p3),14));

        sext_ln58_361_fu_4390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5074_p3),14));

        sext_ln58_362_fu_4399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_362_fu_4393_p2),15));

        sext_ln58_363_fu_4403_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5083_p3),14));

        sext_ln58_364_fu_4406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_5092_p3),14));

        sext_ln58_365_fu_4415_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_365_fu_4409_p2),15));

        sext_ln58_366_fu_4602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_366_reg_5395),16));

        sext_ln58_367_fu_4611_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_367_fu_4605_p2),18));

    tmp_fu_4345_p4 <= w11_q0(536 downto 534);
    trunc_ln46_fu_4625_p1 <= add_ln58_368_fu_4615_p2(17 - 1 downto 0);
    w11_address0 <= zext_ln46_fu_1974_p1(2 - 1 downto 0);

    w11_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w11_ce0_local <= ap_const_logic_1;
        else 
            w11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    w_276_fu_2043_p4 <= w11_q0(11 downto 6);
    w_277_fu_2091_p4 <= w11_q0(17 downto 12);
    w_278_fu_2129_p4 <= w11_q0(23 downto 18);
    w_279_fu_2177_p4 <= w11_q0(29 downto 24);
    w_280_fu_2215_p4 <= w11_q0(35 downto 30);
    w_281_fu_2263_p4 <= w11_q0(41 downto 36);
    w_282_fu_2301_p4 <= w11_q0(47 downto 42);
    w_283_fu_2349_p4 <= w11_q0(53 downto 48);
    w_284_fu_2387_p4 <= w11_q0(59 downto 54);
    w_285_fu_2435_p4 <= w11_q0(65 downto 60);
    w_286_fu_2473_p4 <= w11_q0(71 downto 66);
    w_287_fu_2521_p4 <= w11_q0(77 downto 72);
    w_288_fu_2559_p4 <= w11_q0(83 downto 78);
    w_289_fu_2607_p4 <= w11_q0(89 downto 84);
    w_290_fu_2695_p4 <= w11_q0(95 downto 90);
    w_291_fu_2709_p4 <= w11_q0(101 downto 96);
    w_292_fu_2733_p4 <= w11_q0(107 downto 102);
    w_293_fu_2747_p4 <= w11_q0(113 downto 108);
    w_294_fu_2771_p4 <= w11_q0(119 downto 114);
    w_295_fu_2785_p4 <= w11_q0(125 downto 120);
    w_296_fu_2809_p4 <= w11_q0(131 downto 126);
    w_297_fu_2823_p4 <= w11_q0(137 downto 132);
    w_298_fu_2847_p4 <= w11_q0(143 downto 138);
    w_299_fu_2861_p4 <= w11_q0(149 downto 144);
    w_300_fu_2885_p4 <= w11_q0(155 downto 150);
    w_301_fu_2899_p4 <= w11_q0(161 downto 156);
    w_302_fu_2923_p4 <= w11_q0(167 downto 162);
    w_303_fu_2937_p4 <= w11_q0(173 downto 168);
    w_304_fu_2961_p4 <= w11_q0(179 downto 174);
    w_305_fu_3041_p4 <= w11_q0(185 downto 180);
    w_306_fu_3055_p4 <= w11_q0(191 downto 186);
    w_307_fu_3079_p4 <= w11_q0(197 downto 192);
    w_308_fu_3093_p4 <= w11_q0(203 downto 198);
    w_309_fu_3117_p4 <= w11_q0(209 downto 204);
    w_310_fu_3131_p4 <= w11_q0(215 downto 210);
    w_311_fu_3155_p4 <= w11_q0(221 downto 216);
    w_312_fu_3169_p4 <= w11_q0(227 downto 222);
    w_313_fu_3193_p4 <= w11_q0(233 downto 228);
    w_314_fu_3207_p4 <= w11_q0(239 downto 234);
    w_315_fu_3231_p4 <= w11_q0(245 downto 240);
    w_316_fu_3245_p4 <= w11_q0(251 downto 246);
    w_317_fu_3269_p4 <= w11_q0(257 downto 252);
    w_318_fu_3283_p4 <= w11_q0(263 downto 258);
    w_319_fu_3307_p4 <= w11_q0(269 downto 264);
    w_320_fu_3387_p4 <= w11_q0(275 downto 270);
    w_321_fu_3401_p4 <= w11_q0(281 downto 276);
    w_322_fu_3425_p4 <= w11_q0(287 downto 282);
    w_323_fu_3439_p4 <= w11_q0(293 downto 288);
    w_324_fu_3463_p4 <= w11_q0(299 downto 294);
    w_325_fu_3477_p4 <= w11_q0(305 downto 300);
    w_326_fu_3501_p4 <= w11_q0(311 downto 306);
    w_327_fu_3515_p4 <= w11_q0(317 downto 312);
    w_328_fu_3539_p4 <= w11_q0(323 downto 318);
    w_329_fu_3553_p4 <= w11_q0(329 downto 324);
    w_330_fu_3577_p4 <= w11_q0(335 downto 330);
    w_331_fu_3591_p4 <= w11_q0(341 downto 336);
    w_332_fu_3615_p4 <= w11_q0(347 downto 342);
    w_333_fu_3629_p4 <= w11_q0(353 downto 348);
    w_334_fu_3653_p4 <= w11_q0(359 downto 354);
    w_335_fu_3733_p4 <= w11_q0(365 downto 360);
    w_336_fu_3747_p4 <= w11_q0(371 downto 366);
    w_337_fu_3771_p4 <= w11_q0(377 downto 372);
    w_338_fu_3785_p4 <= w11_q0(383 downto 378);
    w_339_fu_3809_p4 <= w11_q0(389 downto 384);
    w_340_fu_3823_p4 <= w11_q0(395 downto 390);
    w_341_fu_3847_p4 <= w11_q0(401 downto 396);
    w_342_fu_3861_p4 <= w11_q0(407 downto 402);
    w_343_fu_3885_p4 <= w11_q0(413 downto 408);
    w_344_fu_3899_p4 <= w11_q0(419 downto 414);
    w_345_fu_3923_p4 <= w11_q0(425 downto 420);
    w_346_fu_3937_p4 <= w11_q0(431 downto 426);
    w_347_fu_3961_p4 <= w11_q0(437 downto 432);
    w_348_fu_3975_p4 <= w11_q0(443 downto 438);
    w_349_fu_3999_p4 <= w11_q0(449 downto 444);
    w_350_fu_4079_p4 <= w11_q0(455 downto 450);
    w_351_fu_4093_p4 <= w11_q0(461 downto 456);
    w_352_fu_4117_p4 <= w11_q0(467 downto 462);
    w_353_fu_4131_p4 <= w11_q0(473 downto 468);
    w_354_fu_4155_p4 <= w11_q0(479 downto 474);
    w_355_fu_4169_p4 <= w11_q0(485 downto 480);
    w_356_fu_4193_p4 <= w11_q0(491 downto 486);
    w_357_fu_4207_p4 <= w11_q0(497 downto 492);
    w_358_fu_4231_p4 <= w11_q0(503 downto 498);
    w_359_fu_4245_p4 <= w11_q0(509 downto 504);
    w_360_fu_4269_p4 <= w11_q0(515 downto 510);
    w_361_fu_4283_p4 <= w11_q0(521 downto 516);
    w_362_fu_4307_p4 <= w11_q0(527 downto 522);
    w_363_fu_4321_p4 <= w11_q0(533 downto 528);
    w_fu_2011_p1 <= w11_q0(6 - 1 downto 0);
    w_index_fu_1979_p2 <= std_logic_vector(unsigned(ap_phi_mux_w_index3_phi_fu_529_p6) + unsigned(ap_const_lv2_1));
    zext_ln46_fu_1974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_w_index3_phi_fu_529_p6),64));
    zext_ln73_58_fu_2053_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_55_fu_2023_p9),12));
    zext_ln73_59_fu_2101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_56_fu_2071_p9),12));
    zext_ln73_60_fu_2139_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_57_fu_2109_p9),12));
    zext_ln73_61_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_58_fu_2157_p9),12));
    zext_ln73_62_fu_2225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_59_fu_2195_p9),12));
    zext_ln73_63_fu_2273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_60_fu_2243_p9),12));
    zext_ln73_64_fu_2311_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_61_fu_2281_p9),12));
    zext_ln73_65_fu_2359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_62_fu_2329_p9),12));
    zext_ln73_66_fu_2397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_63_fu_2367_p9),12));
    zext_ln73_67_fu_2445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_64_fu_2415_p9),12));
    zext_ln73_68_fu_2483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_65_fu_2453_p9),12));
    zext_ln73_69_fu_2531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_66_fu_2501_p9),12));
    zext_ln73_70_fu_2569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_67_fu_2539_p9),12));
    zext_ln73_71_fu_2617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_68_fu_2587_p9),12));
    zext_ln73_fu_2015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_fu_1991_p9),12));
end behav;
