; ModuleID = 'C:/Users/Misca/beuth_ws1920/ModellbasierterEntwurf/Versuch6_moments_calculate/HLS/moments/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-w64-mingw32"

@moments_str = internal unnamed_addr constant [8 x i8] c"moments\00"
@llvm_global_ctors_1 = appending global [3 x void ()*] [void ()* @_GLOBAL__I_a, void ()* @_GLOBAL__I_a1955, void ()* @_GLOBAL__I_a1948]
@llvm_global_ctors_0 = appending global [3 x i32] [i32 65535, i32 65535, i32 65535]
@img_1_OC_data_stream_LF_2_NF_s = internal unnamed_addr constant [23 x i8] c"img_1.data_stream[2].V\00"
@img_1_OC_data_stream_LF_1_NF_s = internal unnamed_addr constant [23 x i8] c"img_1.data_stream[1].V\00"
@img_1_OC_data_stream_LF_0_NF_s = internal unnamed_addr constant [23 x i8] c"img_1.data_stream[0].V\00"
@img_0_OC_data_stream_LF_2_NF_s = internal unnamed_addr constant [23 x i8] c"img_0.data_stream[2].V\00"
@img_0_OC_data_stream_LF_1_NF_s = internal unnamed_addr constant [23 x i8] c"img_0.data_stream[1].V\00"
@img_0_OC_data_stream_LF_0_NF_s = internal unnamed_addr constant [23 x i8] c"img_0.data_stream[0].V\00"
@hls_KD_KD_cordic_KD_KD_addsu_2 = internal unnamed_addr constant [142 x i8] c"hls::cordic::addsub<0, 0, ap_fixed<87, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<87, 2, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<1> >.region\00"
@hls_KD_KD_cordic_KD_KD_addsu_1 = internal unnamed_addr constant [142 x i8] c"hls::cordic::addsub<0, 0, ap_fixed<87, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<87, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region\00"
@hls_KD_KD_cordic_KD_KD_addsu = internal unnamed_addr constant [135 x i8] c"hls::cordic::addsub<0, 0, ap_fixed<87, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<87, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, bool>.region\00"
@hls_cordic_ctab_table_128_V = internal unnamed_addr constant [128 x i126] [i126 -18256305226174194124613628535325128908, i126 39442776452007029438581988151662170528, i126 20840479833484141535907734465581556094, i126 10578952970703094087978879161197675639, i126 5310005101453174985675347574176397365, i126 2657591115466887314119419599185582276, i126 1329119838776566165767415771090515808, i126 664600476781209930782809735563259991, i126 332305308760902745757206114308150239, i126 166153288198498015084967484089993543, i126 83076723327184848864159991914295098, i126 41538371567105655170464436460279954, i126 20769187021492645509723191025817333, i126 10384593665488820748005411471848144, i126 5192296852087223271663992833358155, i126 2596148428461463268305855343910053, i126 1298074214532963088845478733246034, i126 649037107304260476279099458567081, i126 324518553656852604622213216067037, i126 162259276829016598121458871234286, i126 81129638414582086037024072497015, i126 40564819207300266390548884732859, i126 20282409603651286116779049016797, i126 10141204801825787173577600358126, i126 5070602400912911601187309660855, i126 2535301200456458052393468515669, i126 1267650600228229307671710968490, i126 633825300114114689020227573077, i126 316912650057057348908160297642, i126 158456325028528675003835962709, i126 79228162514264337570637458090, i126 39614081257132168793908663637, i126 19807040628566084398028073642, i126 9903520314283042199148254549, i126 4951760157141521099590904490, i126 2475880078570760549797549397, i126 1237940039285380274899036842, i126 618970019642690137449551189, i126 309485009821345068724779690, i126 154742504910672534362390357, i126 77371252455336267181195242, i126 38685626227668133590597629, i126 19342813113834066795298815, i126 9671406556917033397649407, i126 4835703278458516698824703, i126 2417851639229258349412351, i126 1208925819614629174706175, i126 604462909807314587353087, i126 302231454903657293676543, i126 151115727451828646838271, i126 75557863725914323419135, i126 37778931862957161709567, i126 18889465931478580854783, i126 9444732965739290427391, i126 4722366482869645213695, i126 2361183241434822606847, i126 1180591620717411303423, i126 590295810358705651711, i126 295147905179352825855, i126 147573952589676412927, i126 73786976294838206463, i126 36893488147419103231, i126 18446744073709551615, i126 9223372036854775807, i126 4611686018427387903, i126 2305843009213693951, i126 1152921504606846975, i126 576460752303423487, i126 288230376151711743, i126 144115188075855871, i126 72057594037927935, i126 36028797018963967, i126 18014398509481983, i126 9007199254740991, i126 4503599627370495, i126 2251799813685247, i126 1125899906842623, i126 562949953421311, i126 281474976710655, i126 140737488355327, i126 70368744177663, i126 35184372088831, i126 17592186044415, i126 8796093022207, i126 4398046511103, i126 2199023255551, i126 1099511627775, i126 549755813887, i126 274877906943, i126 137438953471, i126 68719476735, i126 34359738367, i126 17179869183, i126 8589934591, i126 4294967295, i126 2147483647, i126 1073741823, i126 536870911, i126 268435455, i126 134217727, i126 67108863, i126 33554431, i126 16777215, i126 8388607, i126 4194303, i126 2097151, i126 1048575, i126 524287, i126 262143, i126 131071, i126 65535, i126 32767, i126 16383, i126 8191, i126 4095, i126 2047, i126 1023, i126 511, i126 255, i126 127, i126 63, i126 31, i126 15, i126 7, i126 3, i126 1, i126 0, i126 0]
@ap_fifo_str = internal unnamed_addr constant [8 x i8] c"ap_fifo\00"
@p_str1830 = private unnamed_addr constant [25 x i8] c"atan2_range_redux_cordic\00", align 1
@p_str1827 = private unnamed_addr constant [13 x i8] c"hls_label_17\00", align 1
@p_str1825 = private unnamed_addr constant [13 x i8] c"hls_label_20\00", align 1
@p_str1822 = private unnamed_addr constant [18 x i8] c"loop_wait_for_eol\00", align 1
@p_str1821 = private unnamed_addr constant [20 x i8] c"loop_wait_for_start\00", align 1
@p_str1817 = private unnamed_addr constant [11 x i8] c"loop_width\00", align 1
@p_str1816 = private unnamed_addr constant [12 x i8] c"loop_height\00", align 1
@p_str1810 = private unnamed_addr constant [8 x i8] c"control\00", align 1
@p_str1809 = private unnamed_addr constant [10 x i8] c"s_axilite\00", align 1
@p_str1808 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str1807 = private unnamed_addr constant [6 x i8] c"L_col\00", align 1
@p_str1806 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str1805 = private unnamed_addr constant [6 x i8] c"L_row\00", align 1
@p_str = internal unnamed_addr constant [1 x i8] zeroinitializer
@moments_atan2_range_redux_cordic.str = internal unnamed_addr constant [33 x i8] c"moments_atan2_range_redux_cordic\00"

define void @moments(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, i32* %x, i32* %y, double* %angle) {
  call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_data_V_data_V), !map !7
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_keep_V), !map !13
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_data_V_strb_V), !map !17
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_user_V), !map !21
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_last_V), !map !25
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_id_V), !map !29
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_data_V_dest_V), !map !33
  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V_data_V), !map !37
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_keep_V), !map !41
  call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_data_V_strb_V), !map !45
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_user_V), !map !49
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_last_V), !map !53
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_id_V), !map !57
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_data_V_dest_V), !map !61
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %x), !map !65
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !69
  call void (...)* @_ssdm_op_SpecBitsMap(double* %angle), !map !73
  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @moments_str) nounwind
  %img_0_data_stream_0_V = alloca i8, align 1
  %empty = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_0_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %img_0_data_stream_1_V = alloca i8, align 1
  %empty_18 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_1_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %img_0_data_stream_2_V = alloca i8, align 1
  %empty_19 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_0_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_0_data_stream_2_V, i8* %img_0_data_stream_2_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %img_1_data_stream_0_V = alloca i8, align 1
  %empty_20 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_0_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_0_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %img_1_data_stream_1_V = alloca i8, align 1
  %empty_21 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_1_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_1_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  %img_1_data_stream_2_V = alloca i8, align 1
  %empty_22 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @img_1_OC_data_stream_LF_2_NF_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i8* %img_1_data_stream_2_V, i8* %img_1_data_stream_2_V)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V, [5 x i8]* @p_str1808, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %x, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %y, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecInterface(double* %angle, [10 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @p_str1810, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  call fastcc void @moments_AXIvideo2Mat(i24* %in_data_V_data_V, i3* %in_data_V_keep_V, i3* %in_data_V_strb_V, i1* %in_data_V_user_V, i1* %in_data_V_last_V, i1* %in_data_V_id_V, i1* %in_data_V_dest_V, i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V)
  %calc_ret = call fastcc { i21, i21, i86, i45 } @moments_calc(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V)
  %x_center_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 0
  %y_center_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 1
  %mult86_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 2
  %sub45_V = extractvalue { i21, i21, i86, i45 } %calc_ret, 3
  %tmp = trunc i86 %mult86_V to i64
  %multi = uitofp i64 %tmp to double
  %subtr2 = sext i45 %sub45_V to i64
  %subtr = sitofp i64 %subtr2 to double
  %tmp_1 = zext i21 %x_center_V to i32
  call void @_ssdm_op_Write.s_axilite.i32P(i32* %x, i32 %tmp_1)
  %tmp_2 = zext i21 %y_center_V to i32
  call void @_ssdm_op_Write.s_axilite.i32P(i32* %y, i32 %tmp_2)
  %tmp_i_i = call fastcc double @"moments_atan2_cordic<double>"(double %multi, double %subtr) nounwind
  %tmp_4 = fmul double %tmp_i_i, 5.000000e-01
  call void @_ssdm_op_Write.s_axilite.doubleP(double* %angle, double %tmp_4)
  call fastcc void @moments_Mat2AXIvideo(i8* %img_1_data_stream_0_V, i8* %img_1_data_stream_1_V, i8* %img_1_data_stream_2_V, i24* %out_data_V_data_V, i3* %out_data_V_keep_V, i3* %out_data_V_strb_V, i1* %out_data_V_user_V, i1* %out_data_V_last_V, i1* %out_data_V_id_V, i1* %out_data_V_dest_V)
  ret void
}

declare i64 @llvm.part.set.i64.i24(i64, i24, i32, i32) nounwind readnone

declare i88 @llvm.part.select.i88(i88, i32, i32) nounwind readnone

declare i87 @llvm.part.select.i87(i87, i32, i32) nounwind readnone

declare i64 @llvm.part.select.i64(i64, i32, i32) nounwind readnone

declare i24 @llvm.part.select.i24(i24, i32, i32) nounwind readnone

declare i126 @llvm.part.select.i126(i126, i32, i32) nounwind readnone

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

declare void @llvm.dbg.declare(metadata, metadata) nounwind readnone

declare i64 @llvm.ctlz.i64(i64, i1) nounwind readnone

define internal fastcc { i21, i21, i86, i45 } @moments_calc(i8* %img_in_data_stream_0_V, i8* %img_in_data_stream_1_V, i8* %img_in_data_stream_2_V, i8* %img_out_data_stream_0_V, i8* %img_out_data_stream_1_V, i8* %img_out_data_stream_2_V) {
  %m20_V_2 = alloca i42
  %m02_V_2 = alloca i42
  %m11_V_2 = alloca i42
  %m10_V_2 = alloca i32
  %m01_V_2 = alloca i32
  %m00_V_2 = alloca i21
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  store i21 0, i21* %m00_V_2
  store i32 0, i32* %m01_V_2
  store i32 0, i32* %m10_V_2
  store i42 0, i42* %m11_V_2
  store i42 0, i42* %m02_V_2
  store i42 0, i42* %m20_V_2
  br label %1

; <label>:1                                       ; preds = %4, %0
  %op2_assign_1 = phi i11 [ 0, %0 ], [ %row, %4 ]
  %op2_assign_1_cast = zext i11 %op2_assign_1 to i32
  %op2_assign_1_cast1 = zext i11 %op2_assign_1 to i22
  %op2_assign_1_cast1_cast = zext i11 %op2_assign_1 to i21
  %exitcond5 = icmp eq i11 %op2_assign_1, -968
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)
  %row = add i11 %op2_assign_1, 1
  br i1 %exitcond5, label %5, label %2

; <label>:2                                       ; preds = %1
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1805) nounwind
  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1805)
  %op2_assign_4 = mul i22 %op2_assign_1_cast1, %op2_assign_1_cast1
  %tmp_3 = zext i22 %op2_assign_4 to i42
  br label %3

; <label>:3                                       ; preds = %"operator>>.exit_ifconv", %2
  %op2_assign = phi i11 [ 0, %2 ], [ %col, %"operator>>.exit_ifconv" ]
  %phi_mul = phi i21 [ 0, %2 ], [ %next_mul, %"operator>>.exit_ifconv" ]
  %op2_assign_cast = zext i11 %op2_assign to i22
  %op2_assign_cast1 = zext i11 %op2_assign to i32
  %exitcond = icmp eq i11 %op2_assign, -128
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)
  %col = add i11 %op2_assign, 1
  br i1 %exitcond, label %4, label %"operator>>.exit_ifconv"

"operator>>.exit_ifconv":                         ; preds = %3
  %m20_V_2_load_1 = load i42* %m20_V_2
  %m02_V_2_load_1 = load i42* %m02_V_2
  %m11_V_2_load_1 = load i42* %m11_V_2
  %m10_V_2_load_1 = load i32* %m10_V_2
  %m01_V_2_load_1 = load i32* %m01_V_2
  %m00_V_2_load_1 = load i21* %m00_V_2
  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1807) nounwind
  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1827)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_17 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_0_V)
  %tmp_18 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_1_V)
  %tmp_16 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in_data_stream_2_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1827, i32 %tmp_7)
  %tmp_8 = icmp ugt i8 %tmp_17, -128
  %tmp_9 = icmp ugt i8 %tmp_18, -128
  %tmp_s = icmp ugt i8 %tmp_16, -128
  %m00_V = add i21 1, %m00_V_2_load_1
  %m01_V = add i32 %op2_assign_cast1, %m01_V_2_load_1
  %m10_V = add i32 %m10_V_2_load_1, %op2_assign_1_cast
  %next_mul = add i21 %op2_assign_1_cast1_cast, %phi_mul
  %tmp_10 = zext i21 %phi_mul to i42
  %m11_V = add i42 %tmp_10, %m11_V_2_load_1
  %op2_assign_3 = mul i22 %op2_assign_cast, %op2_assign_cast
  %tmp_11 = zext i22 %op2_assign_3 to i42
  %m02_V = add i42 %tmp_11, %m02_V_2_load_1
  %m20_V = add i42 %tmp_3, %m20_V_2_load_1
  %tmp5 = or i1 %tmp_s, %tmp_8
  %sel_tmp = or i1 %tmp5, %tmp_9
  %tmp_6 = select i1 %sel_tmp, i8 -1, i8 0
  %m00_V_1 = select i1 %sel_tmp, i21 %m00_V, i21 %m00_V_2_load_1
  %m01_V_1 = select i1 %sel_tmp, i32 %m01_V, i32 %m01_V_2_load_1
  %m10_V_1 = select i1 %sel_tmp, i32 %m10_V, i32 %m10_V_2_load_1
  %m11_V_1 = select i1 %sel_tmp, i42 %m11_V, i42 %m11_V_2_load_1
  %m02_V_1 = select i1 %sel_tmp, i42 %m02_V, i42 %m02_V_2_load_1
  %m20_V_1 = select i1 %sel_tmp, i42 %m20_V, i42 %m20_V_2_load_1
  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1825)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_0_V, i8 %tmp_6)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_1_V, i8 %tmp_6)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_2_V, i8 %tmp_6)
  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1825, i32 %tmp_12)
  store i21 %m00_V_1, i21* %m00_V_2
  store i32 %m01_V_1, i32* %m01_V_2
  store i32 %m10_V_1, i32* %m10_V_2
  store i42 %m11_V_1, i42* %m11_V_2
  store i42 %m02_V_1, i42* %m02_V_2
  store i42 %m20_V_1, i42* %m20_V_2
  br label %3

; <label>:4                                       ; preds = %3
  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1805, i32 %tmp_2)
  br label %1

; <label>:5                                       ; preds = %1
  %m20_V_2_load = load i42* %m20_V_2
  %m02_V_2_load = load i42* %m02_V_2
  %m11_V_2_load = load i42* %m11_V_2
  %m10_V_2_load = load i32* %m10_V_2
  %m01_V_2_load = load i32* %m01_V_2
  %m00_V_2_load = load i21* %m00_V_2
  %tmp = zext i21 %m00_V_2_load to i32
  %r_V = udiv i32 %m10_V_2_load, %tmp
  %tmp_4 = trunc i32 %r_V to i21
  %r_V_1 = udiv i32 %m01_V_2_load, %tmp
  %tmp_5 = trunc i32 %r_V_1 to i21
  %lhs_V_7 = zext i21 %tmp_4 to i42
  %rhs_V_7 = zext i21 %tmp_5 to i42
  %r_V_13 = mul i42 %rhs_V_7, %lhs_V_7
  %r_V_14 = mul i42 %lhs_V_7, %lhs_V_7
  %r_V_15 = mul i42 %rhs_V_7, %rhs_V_7
  %tmp_1 = zext i21 %m00_V_2_load to i42
  %r_V_5 = udiv i42 %m11_V_2_load, %tmp_1
  %lhs_V = zext i42 %r_V_5 to i43
  %rhs_V = zext i42 %r_V_13 to i43
  %r_V_16 = sub nsw i43 %lhs_V, %rhs_V
  %r_V_7 = udiv i42 %m02_V_2_load, %tmp_1
  %lhs_V_2 = zext i42 %r_V_7 to i43
  %rhs_V_2 = zext i42 %r_V_15 to i43
  %r_V_17 = sub nsw i43 %lhs_V_2, %rhs_V_2
  %r_V_9 = udiv i42 %m20_V_2_load, %tmp_1
  %lhs_V_3 = zext i42 %r_V_9 to i43
  %rhs_V_3 = zext i42 %r_V_14 to i43
  %r_V_18 = sub nsw i43 %lhs_V_3, %rhs_V_3
  %lhs_V_8 = zext i43 %r_V_16 to i86
  %r_V_11 = mul i86 %lhs_V_8, %lhs_V_8
  %lhs_V_5 = zext i43 %r_V_18 to i44
  %rhs_V_5 = zext i43 %r_V_17 to i44
  %r_V_12 = sub nsw i44 %lhs_V_5, %rhs_V_5
  %ssdm_int_V_write_assign_1 = sext i44 %r_V_12 to i45
  %mrv = insertvalue { i21, i21, i86, i45 } undef, i21 %tmp_4, 0
  %mrv_1 = insertvalue { i21, i21, i86, i45 } %mrv, i21 %tmp_5, 1
  %mrv_2 = insertvalue { i21, i21, i86, i45 } %mrv_1, i86 %r_V_11, 2
  %mrv_3 = insertvalue { i21, i21, i86, i45 } %mrv_2, i45 %ssdm_int_V_write_assign_1, 3
  ret { i21, i21, i86, i45 } %mrv_3
}

define internal fastcc double @moments_atan2_range_redux_cordic(double %y_in, double %x_in) nounwind uwtable readnone {
  %x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind
  %y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind
  %p_Val2_1 = bitcast double %x_in_read to i64
  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62)
  %loc_V_1 = trunc i64 %p_Val2_1 to i52
  %p_Val2_4 = bitcast double %y_in_read to i64
  %loc_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_4, i32 52, i32 62)
  %loc_V_3 = trunc i64 %p_Val2_4 to i52
  %rhs_V = zext i11 %loc_V_2 to i12
  %r_V = add i12 26, %rhs_V
  %lhs_V = zext i11 %loc_V to i12
  %tmp_5 = icmp ult i12 %r_V, %lhs_V
  br i1 %tmp_5, label %1, label %_ifconv1

; <label>:1                                       ; preds = %0
  %tmp_6 = fdiv double %y_in_read, %x_in_read
  br label %to_double.exit

_ifconv1:                                         ; preds = %0
  %r_V_1 = sub i12 %lhs_V, %rhs_V
  %p_Result_s = call i87 @_ssdm_op_BitConcatenate.i87.i5.i52.i30(i5 1, i52 %loc_V_3, i30 0)
  %p_Result_12 = call i87 @_ssdm_op_BitConcatenate.i87.i5.i52.i30(i5 1, i52 %loc_V_1, i30 0)
  %tmp_s = icmp eq i11 %loc_V, %loc_V_2
  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %r_V_1, i32 11)
  %tmp_1 = sub i12 0, %r_V_1
  %sh_assign = select i1 %isNeg, i12 %tmp_1, i12 %r_V_1
  %sh_assign_1_cast = sext i12 %sh_assign to i32
  %tmp_2 = zext i32 %sh_assign_1_cast to i87
  %tmp_3 = shl i87 %p_Result_s, %tmp_2
  %tmp_7 = ashr i87 %p_Result_s, %tmp_2
  %sel_tmp = select i1 %tmp_s, i87 %p_Result_s, i87 %tmp_7
  %sel_tmp2 = xor i1 %tmp_s, true
  %sel_tmp3 = and i1 %isNeg, %sel_tmp2
  %p_Val2_2_ph = select i1 %sel_tmp3, i87 %tmp_3, i87 %sel_tmp
  br label %"operator>>=.exit"

"operator>>=.exit":                               ; preds = %_ifconv, %_ifconv1
  %p_Val2_3 = phi i87 [ %tz_V, %_ifconv ], [ 0, %_ifconv1 ]
  %p_Val2_2 = phi i87 [ %ty_V, %_ifconv ], [ %p_Val2_2_ph, %_ifconv1 ]
  %p_Val2_5 = phi i87 [ %tx_V, %_ifconv ], [ %p_Result_12, %_ifconv1 ]
  %sh_assign_1 = phi i7 [ %k, %_ifconv ], [ 0, %_ifconv1 ]
  %exitcond_i = icmp eq i7 %sh_assign_1, -41
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 87, i64 87, i64 87)
  %k = add i7 %sh_assign_1, 1
  br i1 %exitcond_i, label %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit", label %_ifconv

_ifconv:                                          ; preds = %"operator>>=.exit"
  %tmp = call i1 @_ssdm_op_BitSelect.i1.i87.i32(i87 %p_Val2_2, i32 86)
  %tmp_4 = zext i7 %sh_assign_1 to i87
  %y_s_V = ashr i87 %p_Val2_2, %tmp_4
  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_1) nounwind
  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %p_Val2_i = sub i87 0, %y_s_V
  %p_Val2_6 = select i1 %tmp, i87 %p_Val2_i, i87 %y_s_V
  %tx_V = add i87 %p_Val2_5, %p_Val2_6
  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_1, i32 %rbegin) nounwind
  %x_s_V = ashr i87 %p_Val2_5, %tmp_4
  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @hls_KD_KD_cordic_KD_KD_addsu) nounwind
  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %p_Val2_i1 = sub i87 0, %x_s_V
  %p_Val2_7 = select i1 %tmp, i87 %x_s_V, i87 %p_Val2_i1
  %ty_V = add i87 %p_Val2_2, %p_Val2_7
  %rend27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @hls_KD_KD_cordic_KD_KD_addsu, i32 %rbegin1) nounwind
  %tmp_13 = zext i7 %sh_assign_1 to i64
  %hls_cordic_ctab_table_128_V_a = getelementptr [128 x i126]* @hls_cordic_ctab_table_128_V, i64 0, i64 %tmp_13
  %p_Val2_8 = load i126* %hls_cordic_ctab_table_128_V_a, align 16
  %p_Val2_8_cast = call i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126 %p_Val2_8, i32 41, i32 125)
  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_8, i32 40)
  %tmp_25_cast = zext i1 %tmp_19 to i85
  %p_Val2_11 = add i85 %tmp_25_cast, %p_Val2_8_cast
  %p_Val2_12_cast = zext i85 %p_Val2_11 to i86
  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_2) nounwind
  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %p_Val2_i2 = sub i86 0, %p_Val2_12_cast
  %p_Val2_s = select i1 %tmp, i86 %p_Val2_i2, i86 %p_Val2_12_cast
  %p_Val2_cast = sext i86 %p_Val2_s to i87
  %tz_V = add i87 %p_Val2_3, %p_Val2_cast
  %rend33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([142 x i8]* @hls_KD_KD_cordic_KD_KD_addsu_2, i32 %rbegin2) nounwind
  br label %"operator>>=.exit"

"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit": ; preds = %"operator>>=.exit"
  %tmp_8 = icmp eq i87 %p_Val2_3, 0
  br i1 %tmp_8, label %to_double.exit, label %._crit_edge117.i_ifconv

._crit_edge117.i_ifconv:                          ; preds = %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit"
  %isneg = call i1 @_ssdm_op_BitSelect.i1.i87.i32(i87 %p_Val2_3, i32 86)
  %tmp_10 = sub nsw i87 0, %p_Val2_3
  %tmp_16_s = select i1 %isneg, i87 %tmp_10, i87 %p_Val2_3
  %tmp_V = sext i87 %tmp_16_s to i88
  %tmp_11 = call i63 @_ssdm_op_PartSelect.i63.i87.i32.i32(i87 %tmp_16_s, i32 24, i32 86)
  %p_Result_7 = sext i63 %tmp_11 to i64
  %tmp_14 = call i64 @llvm.ctlz.i64(i64 %p_Result_7, i1 true) nounwind
  %tmp_30 = trunc i64 %tmp_14 to i32
  %tmp_15 = icmp eq i63 %tmp_11, 0
  %p_Result_5 = call i24 @_ssdm_op_PartSelect.i24.i87.i32.i32(i87 %tmp_16_s, i32 23, i32 0)
  %p_Result_13 = call i64 @llvm.part.set.i64.i24(i64 -1, i24 %p_Result_5, i32 63, i32 40)
  %tmp_16 = call i64 @llvm.ctlz.i64(i64 %p_Result_13, i1 true) nounwind
  %tmp_31 = trunc i64 %tmp_16 to i32
  %NZeros = add nsw i32 %tmp_30, %tmp_31
  %NZeros_i_1_i = select i1 %tmp_15, i32 %NZeros, i32 %tmp_30
  %j = sub nsw i32 87, %NZeros_i_1_i
  %tmp_32 = trunc i32 %NZeros_i_1_i to i11
  %p_Repl2_9_trunc = sub i11 -1023, %tmp_32
  %tmp_17 = icmp eq i32 %NZeros_i_1_i, 87
  %p_Result_14 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_9_trunc, i52 0)
  %tmp_18 = icmp sgt i32 %j, 52
  %tmp_20 = add nsw i32 -52, %j
  %tmp_21 = select i1 %tmp_18, i32 %tmp_20, i32 0
  %tmp_22 = add nsw i32 -1, %j
  %tmp_33 = icmp ugt i32 %tmp_21, %tmp_22
  %tmp_34 = trunc i32 %tmp_21 to i7
  %tmp_35 = trunc i32 %tmp_22 to i7
  %tmp_36 = call i88 @llvm.part.select.i88(i88 %tmp_V, i32 87, i32 0)
  %tmp_37 = sub i7 %tmp_34, %tmp_35
  %tmp_38 = sub i7 -41, %tmp_34
  %tmp_39 = sub i7 %tmp_35, %tmp_34
  %tmp_40 = select i1 %tmp_33, i7 %tmp_37, i7 %tmp_39
  %tmp_41 = select i1 %tmp_33, i88 %tmp_36, i88 %tmp_V
  %tmp_42 = select i1 %tmp_33, i7 %tmp_38, i7 %tmp_34
  %tmp_43 = sub i7 -41, %tmp_40
  %tmp_44 = zext i7 %tmp_42 to i88
  %tmp_45 = zext i7 %tmp_43 to i88
  %tmp_46 = lshr i88 %tmp_41, %tmp_44
  %tmp_47 = lshr i88 -1, %tmp_45
  %p_Result_10 = and i88 %tmp_46, %tmp_47
  %man_V = trunc i88 %p_Result_10 to i52
  %tmp_23 = icmp slt i32 %j, 52
  %tmp_24 = sub nsw i32 52, %j
  %tmp_25 = select i1 %tmp_23, i32 %tmp_24, i32 0
  %tmp_26 = zext i32 %tmp_25 to i52
  %man_V_2 = shl i52 %man_V, %tmp_26
  %p_Result_15 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %isneg, i11 %p_Repl2_9_trunc, i52 %man_V_2)
  %res_V = select i1 %tmp_17, i64 %p_Result_14, i64 %p_Result_15
  %dp = bitcast i64 %res_V to double
  br label %to_double.exit

to_double.exit:                                   ; preds = %._crit_edge117.i_ifconv, %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit", %1
  %p_s = phi double [ %tmp_6, %1 ], [ %dp, %._crit_edge117.i_ifconv ], [ 0.000000e+00, %"cordic_circ_v1<87, 1, 0, 0, 87, 2, 87, 2>.exit" ]
  ret double %p_s
}

define internal fastcc double @"moments_atan2_cordic<double>"(double %y_in, double %x_in) nounwind uwtable readnone {
  %x_in_read = call double @_ssdm_op_Read.ap_auto.double(double %x_in) nounwind
  %y_in_read = call double @_ssdm_op_Read.ap_auto.double(double %y_in) nounwind
  %p_Val2_s = bitcast double %x_in_read to i64
  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)
  %loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)
  %p_Val2_16 = bitcast double %y_in_read to i64
  %p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_16, i32 63)
  %loc_V_4 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_16, i32 52, i32 62)
  %loc_V_5 = trunc i64 %p_Val2_16 to i52
  %tmp_i = icmp eq i11 %loc_V_4, -1
  %tmp_i_25 = icmp ne i52 %loc_V_5, 0
  %tmp_demorgan = and i1 %tmp_i, %tmp_i_25
  br i1 %tmp_demorgan, label %._crit_edge, label %1

; <label>:1                                       ; preds = %0
  %loc_V_6 = trunc i64 %p_Val2_s to i52
  %tmp_i1 = icmp eq i11 %loc_V, -1
  %tmp_i1_26 = icmp ne i52 %loc_V_6, 0
  %tmp_44_demorgan = and i1 %tmp_i1, %tmp_i1_26
  br i1 %tmp_44_demorgan, label %._crit_edge, label %2

._crit_edge:                                      ; preds = %1, %0
  br label %._crit_edge24

; <label>:2                                       ; preds = %1
  %tmp_s = zext i1 %p_Result_17 to i32
  %m = call i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32 %tmp_s, i32 1, i1 %p_Result_s)
  %tmp_27 = icmp eq i11 %loc_V_4, 0
  br i1 %tmp_27, label %3, label %7

; <label>:3                                       ; preds = %2
  switch i32 %m, label %._crit_edge16 [
    i32 0, label %._crit_edge24
    i32 1, label %4
    i32 2, label %5
    i32 3, label %6
  ]

; <label>:4                                       ; preds = %3
  br label %._crit_edge24

; <label>:5                                       ; preds = %3
  br label %._crit_edge24

; <label>:6                                       ; preds = %3
  br label %._crit_edge24

; <label>:7                                       ; preds = %2
  %tmp_28 = icmp eq i11 %loc_V, 0
  br i1 %tmp_28, label %8, label %9

; <label>:8                                       ; preds = %7
  %p_1 = select i1 %p_Result_17, double 0xBFF921FB54442D18, double 0x3FF921FB54442D18
  br label %UnifiedReturnBlock

; <label>:9                                       ; preds = %7
  %tmp_i2 = icmp eq i52 %loc_V_6, 0
  %tmp_56_demorgan = and i1 %tmp_i1, %tmp_i2
  %tmp_i3 = icmp eq i52 %loc_V_5, 0
  %tmp_61_demorgan = and i1 %tmp_i, %tmp_i3
  br i1 %tmp_56_demorgan, label %10, label %.critedge

; <label>:10                                      ; preds = %9
  br i1 %tmp_61_demorgan, label %11, label %._crit_edge18

; <label>:11                                      ; preds = %10
  switch i32 %m, label %._crit_edge17 [
    i32 0, label %._crit_edge24
    i32 1, label %12
    i32 2, label %13
    i32 3, label %14
  ]

; <label>:12                                      ; preds = %11
  br label %._crit_edge24

; <label>:13                                      ; preds = %11
  br label %._crit_edge24

; <label>:14                                      ; preds = %11
  br label %._crit_edge24

._crit_edge18:                                    ; preds = %10
  switch i32 %m, label %._crit_edge21 [
    i32 0, label %._crit_edge24
    i32 1, label %15
    i32 2, label %16
    i32 3, label %17
  ]

; <label>:15                                      ; preds = %._crit_edge18
  br label %._crit_edge24

; <label>:16                                      ; preds = %._crit_edge18
  br label %._crit_edge24

; <label>:17                                      ; preds = %._crit_edge18
  br label %._crit_edge24

.critedge:                                        ; preds = %9
  br i1 %tmp_61_demorgan, label %18, label %19

; <label>:18                                      ; preds = %.critedge
  %p_2 = select i1 %p_Result_17, double 0xBFF921FB54442D18, double 0x3FF921FB54442D18
  br label %._crit_edge24

; <label>:19                                      ; preds = %.critedge
  %tmp = trunc i64 %p_Val2_16 to i63
  %p_Result_41 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp)
  %a = bitcast i64 %p_Result_41 to double
  %tmp_50 = trunc i64 %p_Val2_s to i63
  %p_Result_42 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1 false, i63 %tmp_50)
  %b = bitcast i64 %p_Result_42 to double
  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [33 x i8]* @moments_atan2_range_redux_cordic.str, [1 x i8]* @p_str1806) nounwind
  %tmp_i2_27 = icmp eq i64 %p_Result_42, %p_Result_41
  br i1 %tmp_i2_27, label %"atan2_cordic_floatdouble<double>.exit", label %20

; <label>:20                                      ; preds = %19
  %notlhs = icmp ne i11 %loc_V_4, -1
  %tmp_6 = or i1 %tmp_i3, %notlhs
  %notlhs1 = icmp ne i11 %loc_V, -1
  %tmp_7 = or i1 %tmp_i2, %notlhs1
  %tmp_8 = and i1 %tmp_6, %tmp_7
  %tmp_9 = fcmp ogt double %a, %b
  %tmp_10 = and i1 %tmp_8, %tmp_9
  br i1 %tmp_10, label %21, label %22

; <label>:21                                      ; preds = %20
  %tmp_40_i = call fastcc double @moments_atan2_range_redux_cordic(double %b, double %a) nounwind
  %tmp_41_i = fsub double 0x3FF921FB54442D18, %tmp_40_i
  br label %"atan2_cordic_floatdouble<double>.exit"

; <label>:22                                      ; preds = %20
  %tmp_42_i = call fastcc double @moments_atan2_range_redux_cordic(double %a, double %b) nounwind
  br label %"atan2_cordic_floatdouble<double>.exit"

"atan2_cordic_floatdouble<double>.exit":          ; preds = %22, %21, %19
  %c = phi double [ %tmp_41_i, %21 ], [ %tmp_42_i, %22 ], [ 0x3FE921FB54442D18, %19 ]
  %d = fsub double 0x400921FB54442D18, %c
  switch i32 %m, label %._crit_edge21 [
    i32 0, label %._crit_edge24
    i32 1, label %23
    i32 2, label %24
    i32 3, label %25
  ]

; <label>:23                                      ; preds = %"atan2_cordic_floatdouble<double>.exit"
  %tmp_84_to_int = bitcast double %c to i64
  %tmp_84_neg = xor i64 %tmp_84_to_int, -9223372036854775808
  %tmp_29 = bitcast i64 %tmp_84_neg to double
  br label %._crit_edge24

; <label>:24                                      ; preds = %"atan2_cordic_floatdouble<double>.exit"
  br label %._crit_edge24

; <label>:25                                      ; preds = %"atan2_cordic_floatdouble<double>.exit"
  %tmp_85_to_int = bitcast double %d to i64
  %tmp_85_neg = xor i64 %tmp_85_to_int, -9223372036854775808
  %tmp_30 = bitcast i64 %tmp_85_neg to double
  br label %._crit_edge24

._crit_edge21:                                    ; preds = %"atan2_cordic_floatdouble<double>.exit", %._crit_edge18
  br label %._crit_edge17

._crit_edge17:                                    ; preds = %11, %._crit_edge21
  br label %._crit_edge16

._crit_edge16:                                    ; preds = %._crit_edge17, %3
  br label %._crit_edge24

._crit_edge24:                                    ; preds = %18, %._crit_edge16, %25, %24, %23, %"atan2_cordic_floatdouble<double>.exit", %17, %16, %15, %._crit_edge18, %14, %13, %12, %11, %6, %5, %4, %3, %._crit_edge
  %p_s = phi double [ 0x7FFFFFFFFFFFFFFF, %._crit_edge ], [ 0.000000e+00, %._crit_edge16 ], [ 0xC00921FB54442D18, %6 ], [ 0x400921FB54442D18, %5 ], [ -0.000000e+00, %4 ], [ 0xC002D97C7F3321D2, %14 ], [ 0x4002D97C7F3321D2, %13 ], [ 0xBFE921FB54442D18, %12 ], [ 0xC00921FB54442D18, %17 ], [ 0x400921FB54442D18, %16 ], [ -0.000000e+00, %15 ], [ %tmp_30, %25 ], [ %d, %24 ], [ %tmp_29, %23 ], [ %c, %"atan2_cordic_floatdouble<double>.exit" ], [ 0.000000e+00, %3 ], [ 0x3FE921FB54442D18, %11 ], [ 0.000000e+00, %._crit_edge18 ], [ %p_2, %18 ]
  br label %UnifiedReturnBlock

UnifiedReturnBlock:                               ; preds = %._crit_edge24, %8
  %UnifiedRetVal = phi double [ %p_1, %8 ], [ %p_s, %._crit_edge24 ]
  ret double %UnifiedRetVal
}

define weak void @_ssdm_op_Write.s_axilite.i32P(i32*, i32) {
entry:
  store i32 %1, i32* %0
  ret void
}

define weak void @_ssdm_op_Write.s_axilite.doubleP(double*, double) {
entry:
  store double %1, double* %0
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24*, i3*, i3*, i1*, i1*, i1*, i1*, i24, i3, i3, i1, i1, i1, i1) {
entry:
  store i24 %7, i24* %0
  store i3 %8, i3* %1
  store i3 %9, i3* %2
  store i1 %10, i1* %3
  store i1 %11, i1* %4
  store i1 %12, i1* %5
  store i1 %13, i1* %6
  ret void
}

define weak void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8*, i8) {
entry:
  %empty = call i8 @_autotb_FifoWrite_i8(i8* %0, i8 %1)
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecResourceLimit(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecRegionEnd(...) {
entry:
  ret i32 0
}

define weak i32 @_ssdm_op_SpecRegionBegin(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecProtocol(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecLoopTripCount(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecLoopName(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecLatency(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak i32 @_ssdm_op_SpecChannel(...) {
entry:
  ret i32 0
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24*, i3*, i3*, i1*, i1*, i1*, i1*) {
entry:
  %empty = load i24* %0
  %empty_28 = load i3* %1
  %empty_29 = load i3* %2
  %empty_30 = load i1* %3
  %empty_31 = load i1* %4
  %empty_32 = load i1* %5
  %empty_33 = load i1* %6
  %mrv_0 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } undef, i24 %empty, 0
  %mrv1 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv_0, i3 %empty_28, 1
  %mrv2 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv1, i3 %empty_29, 2
  %mrv3 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv2, i1 %empty_30, 3
  %mrv4 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv3, i1 %empty_31, 4
  %mrv5 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv4, i1 %empty_32, 5
  %mrv6 = insertvalue { i24, i3, i3, i1, i1, i1, i1 } %mrv5, i1 %empty_33, 6
  ret { i24, i3, i3, i1, i1, i1, i1 } %mrv6
}

define weak i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8*) {
entry:
  %empty = call i8 @_autotb_FifoRead_i8(i8* %0)
  ret i8 %empty
}

define weak double @_ssdm_op_Read.ap_auto.double(double) {
entry:
  ret double %0
}

define weak i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126, i32, i32) nounwind readnone {
entry:
  %empty = call i126 @llvm.part.select.i126(i126 %0, i32 %1, i32 %2)
  %empty_34 = trunc i126 %empty to i85
  ret i85 %empty_34
}

define weak i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24, i32, i32) nounwind readnone {
entry:
  %empty = call i24 @llvm.part.select.i24(i24 %0, i32 %1, i32 %2)
  %empty_35 = trunc i24 %empty to i8
  ret i8 %empty_35
}

declare i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32, i32, i32) nounwind readnone

declare i64 @_ssdm_op_PartSelect.i64.i86.i32.i32(i86, i32, i32) nounwind readnone

define weak i63 @_ssdm_op_PartSelect.i63.i87.i32.i32(i87, i32, i32) nounwind readnone {
entry:
  %empty = call i87 @llvm.part.select.i87(i87 %0, i32 %1, i32 %2)
  %empty_36 = trunc i87 %empty to i63
  ret i63 %empty_36
}

declare i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64, i32, i32) nounwind readnone

declare i52 @_ssdm_op_PartSelect.i52.i88.i32.i32(i88, i32, i32) nounwind readnone

declare i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64, i32, i32) nounwind readnone

declare i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64, i32, i32) nounwind readnone

define weak i24 @_ssdm_op_PartSelect.i24.i87.i32.i32(i87, i32, i32) nounwind readnone {
entry:
  %empty = call i87 @llvm.part.select.i87(i87 %0, i32 %1, i32 %2)
  %empty_37 = trunc i87 %empty to i24
  ret i24 %empty_37
}

declare i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64, i32, i32) nounwind readnone {
entry:
  %empty = call i64 @llvm.part.select.i64(i64 %0, i32 %1, i32 %2)
  %empty_38 = trunc i64 %empty to i11
  ret i11 %empty_38
}

declare i11 @_ssdm_op_PartSelect.i11.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i32 @_ssdm_op_BitSet.i32.i32.i32.i1(i32, i32, i1) nounwind readnone {
entry:
  %empty = icmp ne i1 %2, false
  %empty_39 = zext i1 %empty to i32
  %empty_40 = bitcast i32 %1 to i32
  %empty_41 = shl i32 %empty_39, %empty_40
  %empty_42 = shl i32 1, %empty_40
  %empty_43 = xor i32 %empty_42, -1
  %empty_44 = and i32 %empty_43, %0
  %empty_45 = or i32 %empty_41, %empty_44
  ret i32 %empty_45
}

define weak i1 @_ssdm_op_BitSelect.i1.i87.i32(i87, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i87
  %empty_46 = shl i87 1, %empty
  %empty_47 = and i87 %0, %empty_46
  %empty_48 = icmp ne i87 %empty_47, 0
  ret i1 %empty_48
}

define weak i1 @_ssdm_op_BitSelect.i1.i64.i32(i64, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i64
  %empty_49 = shl i64 1, %empty
  %empty_50 = and i64 %0, %empty_49
  %empty_51 = icmp ne i64 %empty_50, 0
  ret i1 %empty_51
}

define weak i1 @_ssdm_op_BitSelect.i1.i126.i32(i126, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i126
  %empty_52 = shl i126 1, %empty
  %empty_53 = and i126 %0, %empty_52
  %empty_54 = icmp ne i126 %empty_53, 0
  ret i1 %empty_54
}

define weak i1 @_ssdm_op_BitSelect.i1.i12.i32(i12, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i12
  %empty_55 = shl i12 1, %empty
  %empty_56 = and i12 %0, %empty_55
  %empty_57 = icmp ne i12 %empty_56, 0
  ret i1 %empty_57
}

define weak i87 @_ssdm_op_BitConcatenate.i87.i5.i52.i30(i5, i52, i30) nounwind readnone {
entry:
  %empty = zext i52 %1 to i82
  %empty_58 = zext i30 %2 to i82
  %empty_59 = shl i82 %empty, 30
  %empty_60 = or i82 %empty_59, %empty_58
  %empty_61 = zext i5 %0 to i87
  %empty_62 = zext i82 %empty_60 to i87
  %empty_63 = shl i87 %empty_61, 82
  %empty_64 = or i87 %empty_63, %empty_62
  ret i87 %empty_64
}

define weak i64 @_ssdm_op_BitConcatenate.i64.i1.i63(i1, i63) nounwind readnone {
entry:
  %empty = zext i1 %0 to i64
  %empty_65 = zext i63 %1 to i64
  %empty_66 = shl i64 %empty, 63
  %empty_67 = or i64 %empty_66, %empty_65
  ret i64 %empty_67
}

define weak i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1, i11, i52) nounwind readnone {
entry:
  %empty = zext i11 %1 to i63
  %empty_68 = zext i52 %2 to i63
  %empty_69 = shl i63 %empty, 52
  %empty_70 = or i63 %empty_69, %empty_68
  %empty_71 = zext i1 %0 to i64
  %empty_72 = zext i63 %empty_70 to i64
  %empty_73 = shl i64 %empty_71, 63
  %empty_74 = or i64 %empty_73, %empty_72
  ret i64 %empty_74
}

define weak i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8, i8, i8) nounwind readnone {
entry:
  %empty = zext i8 %1 to i16
  %empty_75 = zext i8 %2 to i16
  %empty_76 = shl i16 %empty, 8
  %empty_77 = or i16 %empty_76, %empty_75
  %empty_78 = zext i8 %0 to i24
  %empty_79 = zext i16 %empty_77 to i24
  %empty_80 = shl i24 %empty_78, 16
  %empty_81 = or i24 %empty_80, %empty_79
  ret i24 %empty_81
}

declare i8 @_autotb_FifoWrite_i8(i8*, i8)

declare i8 @_autotb_FifoRead_i8(i8*)

declare void @_GLOBAL__I_a1955() nounwind

declare void @_GLOBAL__I_a1948() nounwind

declare void @_GLOBAL__I_a() nounwind

define internal fastcc void @moments_Mat2AXIvideo(i8* %img_data_stream_0_V, i8* %img_data_stream_1_V, i8* %img_data_stream_2_V, i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V) {
._crit_edge:
  %tmp_user_V = alloca i1
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  store i1 true, i1* %tmp_user_V
  br label %0

; <label>:0                                       ; preds = %3, %._crit_edge
  %p_s = phi i11 [ 0, %._crit_edge ], [ %i_V, %3 ]
  %exitcond1 = icmp eq i11 %p_s, -968
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)
  %i_V = add i11 %p_s, 1
  br i1 %exitcond1, label %4, label %1

; <label>:1                                       ; preds = %0
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1816) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816)
  br label %2

; <label>:2                                       ; preds = %"operator>>.exit", %1
  %p_1 = phi i11 [ 0, %1 ], [ %j_V, %"operator>>.exit" ]
  %exitcond2 = icmp eq i11 %p_1, -128
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)
  %j_V = add i11 %p_1, 1
  br i1 %exitcond2, label %3, label %"operator>>.exit"

"operator>>.exit":                                ; preds = %2
  %tmp_user_V_load = load i1* %tmp_user_V
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1817) nounwind
  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1817)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %axi_last_V = icmp eq i11 %p_1, -129
  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1827)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  %tmp_54 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)
  %tmp_55 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)
  %tmp_53 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)
  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1827, i32 %tmp_24)
  %tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_53, i8 %tmp_55, i8 %tmp_54)
  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)
  %empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1817, i32 %tmp_23)
  store i1 false, i1* %tmp_user_V
  br label %2

; <label>:3                                       ; preds = %2
  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp)
  br label %0

; <label>:4                                       ; preds = %0
  ret void
}

define internal fastcc void @moments_AXIvideo2Mat(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i8* %img_data_stream_0_V, i8* %img_data_stream_1_V, i8* %img_data_stream_2_V) {
._crit_edge:
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)
  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  br label %._crit_edge188

._crit_edge188:                                   ; preds = %._crit_edge188, %._crit_edge
  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1821) nounwind
  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1821)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %empty = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)
  %tmp_data_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 0
  %tmp_user_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 3
  %tmp_last_V = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty, 4
  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1821, i32 %tmp)
  br i1 %tmp_user_V, label %.preheader187.preheader, label %._crit_edge188

.preheader187.preheader:                          ; preds = %._crit_edge188
  %sof_1 = alloca i1
  store i1 true, i1* %sof_1
  br label %.preheader187

.preheader187:                                    ; preds = %.preheader187.preheader, %5
  %axi_last_V1 = phi i1 [ %axi_last_V_3, %5 ], [ %tmp_last_V, %.preheader187.preheader ]
  %axi_data_V1 = phi i24 [ %axi_data_V_3, %5 ], [ %tmp_data_V, %.preheader187.preheader ]
  %p_s = phi i11 [ %i_V, %5 ], [ 0, %.preheader187.preheader ]
  %exitcond3 = icmp eq i11 %p_s, -968
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)
  %i_V = add i11 %p_s, 1
  br i1 %exitcond3, label %6, label %0

; <label>:0                                       ; preds = %.preheader187
  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1816) nounwind
  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1816)
  br label %1

; <label>:1                                       ; preds = %._crit_edge189, %0
  %eol_1 = phi i1 [ %axi_last_V1, %0 ], [ %axi_last_V_2, %._crit_edge189 ]
  %axi_data_V_1 = phi i24 [ %axi_data_V1, %0 ], [ %p_Val2_s, %._crit_edge189 ]
  %p_3 = phi i11 [ 0, %0 ], [ %j_V, %._crit_edge189 ]
  %eol = phi i1 [ false, %0 ], [ %axi_last_V_2, %._crit_edge189 ]
  %exitcond4 = icmp eq i11 %p_3, -128
  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)
  %j_V = add i11 %p_3, 1
  br i1 %exitcond4, label %.preheader, label %2

; <label>:2                                       ; preds = %1
  %sof_1_load = load i1* %sof_1
  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1817) nounwind
  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1817)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  %brmerge = or i1 %sof_1_load, %eol
  br i1 %brmerge, label %._crit_edge189, label %3

; <label>:3                                       ; preds = %2
  %empty_85 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)
  %tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_85, 0
  %tmp_last_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_85, 4
  br label %._crit_edge189

._crit_edge189:                                   ; preds = %3, %2
  %axi_last_V_2 = phi i1 [ %tmp_last_V_1, %3 ], [ %eol_1, %2 ]
  %p_Val2_s = phi i24 [ %tmp_data_V_1, %3 ], [ %axi_data_V_1, %2 ]
  %tmp_56 = trunc i24 %p_Val2_s to i8
  %tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 8, i32 15)
  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_Val2_s, i32 16, i32 23)
  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1825)
  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V, i8 %tmp_56)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V, i8 %tmp_4)
  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V, i8 %tmp_5)
  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1825, i32 %tmp_s)
  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1817, i32 %tmp_32)
  store i1 false, i1* %sof_1
  br label %1

.preheader:                                       ; preds = %1, %4
  %axi_last_V_3 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol_1, %1 ]
  %axi_data_V_3 = phi i24 [ %tmp_data_V_2, %4 ], [ %axi_data_V_1, %1 ]
  %eol_2 = phi i1 [ %tmp_last_V_2, %4 ], [ %eol, %1 ]
  br i1 %eol_2, label %5, label %4

; <label>:4                                       ; preds = %.preheader
  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1822) nounwind
  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1822)
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind
  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str1806) nounwind
  %empty_88 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V)
  %tmp_data_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_88, 0
  %tmp_last_V_2 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_88, 4
  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1822, i32 %tmp_33)
  br label %.preheader

; <label>:5                                       ; preds = %.preheader
  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1816, i32 %tmp_31)
  br label %.preheader187

; <label>:6                                       ; preds = %.preheader187
  ret void
}

!hls.encrypted.func = !{}
!llvm.map.gv = !{!0}

!0 = metadata !{metadata !1, [3 x i32]* @llvm_global_ctors_0}
!1 = metadata !{metadata !2}
!2 = metadata !{i32 0, i32 31, metadata !3}
!3 = metadata !{metadata !4}
!4 = metadata !{metadata !"llvm.global_ctors.0", metadata !5, metadata !"", i32 0, i32 31}
!5 = metadata !{metadata !6}
!6 = metadata !{i32 0, i32 2, i32 1}
!7 = metadata !{metadata !8}
!8 = metadata !{i32 0, i32 23, metadata !9}
!9 = metadata !{metadata !10}
!10 = metadata !{metadata !"in_data.V.data.V", metadata !11, metadata !"uint24", i32 0, i32 23}
!11 = metadata !{metadata !12}
!12 = metadata !{i32 0, i32 0, i32 1}
!13 = metadata !{metadata !14}
!14 = metadata !{i32 0, i32 2, metadata !15}
!15 = metadata !{metadata !16}
!16 = metadata !{metadata !"in_data.V.keep.V", metadata !11, metadata !"uint3", i32 0, i32 2}
!17 = metadata !{metadata !18}
!18 = metadata !{i32 0, i32 2, metadata !19}
!19 = metadata !{metadata !20}
!20 = metadata !{metadata !"in_data.V.strb.V", metadata !11, metadata !"uint3", i32 0, i32 2}
!21 = metadata !{metadata !22}
!22 = metadata !{i32 0, i32 0, metadata !23}
!23 = metadata !{metadata !24}
!24 = metadata !{metadata !"in_data.V.user.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!25 = metadata !{metadata !26}
!26 = metadata !{i32 0, i32 0, metadata !27}
!27 = metadata !{metadata !28}
!28 = metadata !{metadata !"in_data.V.last.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!29 = metadata !{metadata !30}
!30 = metadata !{i32 0, i32 0, metadata !31}
!31 = metadata !{metadata !32}
!32 = metadata !{metadata !"in_data.V.id.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!33 = metadata !{metadata !34}
!34 = metadata !{i32 0, i32 0, metadata !35}
!35 = metadata !{metadata !36}
!36 = metadata !{metadata !"in_data.V.dest.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!37 = metadata !{metadata !38}
!38 = metadata !{i32 0, i32 23, metadata !39}
!39 = metadata !{metadata !40}
!40 = metadata !{metadata !"out_data.V.data.V", metadata !11, metadata !"uint24", i32 0, i32 23}
!41 = metadata !{metadata !42}
!42 = metadata !{i32 0, i32 2, metadata !43}
!43 = metadata !{metadata !44}
!44 = metadata !{metadata !"out_data.V.keep.V", metadata !11, metadata !"uint3", i32 0, i32 2}
!45 = metadata !{metadata !46}
!46 = metadata !{i32 0, i32 2, metadata !47}
!47 = metadata !{metadata !48}
!48 = metadata !{metadata !"out_data.V.strb.V", metadata !11, metadata !"uint3", i32 0, i32 2}
!49 = metadata !{metadata !50}
!50 = metadata !{i32 0, i32 0, metadata !51}
!51 = metadata !{metadata !52}
!52 = metadata !{metadata !"out_data.V.user.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!53 = metadata !{metadata !54}
!54 = metadata !{i32 0, i32 0, metadata !55}
!55 = metadata !{metadata !56}
!56 = metadata !{metadata !"out_data.V.last.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!57 = metadata !{metadata !58}
!58 = metadata !{i32 0, i32 0, metadata !59}
!59 = metadata !{metadata !60}
!60 = metadata !{metadata !"out_data.V.id.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!61 = metadata !{metadata !62}
!62 = metadata !{i32 0, i32 0, metadata !63}
!63 = metadata !{metadata !64}
!64 = metadata !{metadata !"out_data.V.dest.V", metadata !11, metadata !"uint1", i32 0, i32 0}
!65 = metadata !{metadata !66}
!66 = metadata !{i32 0, i32 31, metadata !67}
!67 = metadata !{metadata !68}
!68 = metadata !{metadata !"x", metadata !11, metadata !"int", i32 0, i32 31}
!69 = metadata !{metadata !70}
!70 = metadata !{i32 0, i32 31, metadata !71}
!71 = metadata !{metadata !72}
!72 = metadata !{metadata !"y", metadata !11, metadata !"int", i32 0, i32 31}
!73 = metadata !{metadata !74}
!74 = metadata !{i32 0, i32 63, metadata !75}
!75 = metadata !{metadata !76}
!76 = metadata !{metadata !"angle", metadata !11, metadata !"double", i32 0, i32 63}
