INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/or_gate/rtl/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/or_gate/prj/or_gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
