# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/RUNNING_AVG.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sim_1/new/RUNNING_AVG_TB.vhd"

# Do not sort compile order
nosort
