#ifndef _I2CKBD_CONSTANTS_H_
#define _I2CKBD_CONSTANTS_H_

enum kbd_inevents {
	QKBD_IN_KEYPRESS        = 1,
	QKBD_IN_KEYRELEASE      = 0,
	QKBD_IN_MXKYEVTS        = 256
};

enum kbd_constants {
	QKBD_PHYSLEN		= 128,
	QKYBD_DEBOUNCE_TIME	= 128,
	QCVENDOR_ID		= 0x5143,
	NUM_KPC_DATA_BYTE_REG	= 5,
	SCREEN_PORTRAIT		= 1,
	SCREEN_LANDSCAPE	= 0,
};

enum stmpe1601_power_state {
	STMPE1601_NORMAL_MODE,
	STMPE1601_SLEEP_MODE,
	STMPE1601_HIBERNATE_MODE,
};

enum {
	BTN_CENTER_NORMAL,
	BTN_CENTER_ATTENTION,
	BTN_CENTER_NOTIFICATION,
};

enum {
	PM_LEDS_ALL_OFF,
	PM_LEDS_ALL_ON,
	PM_LEDS_LCD_ON,
	PM_LEDS_LCD_OFF,
	PM_LEDS_KBD_ON,
	PM_LEDS_KBD_OFF,
};

///+FIH_ADQ
#define STMPE1601_CHIP_ID_REG		0x80
#define STMPE1601_VERSION_ID_REG	0x81

#define STMPE1601_SYSTEM_CONTROL_REG	0x02
#define STMPE1601_SYSTEM_CONTROL_REG_2	0x03

#define STMPE1601_SOFT_RESET		(1<<7)
#define STMPE1601_CLOCK_SOURCE		(1<<6)
#define STMPE1601_DISABLE_32KHZ		(1<<5)
#define STMPE1601_SLEEP			(1<<4)
#define STMPE1601_ENABLE_GPIO		(1<<3)
#define STMPE1601_ENABLE_KPC		(1<<1)
#define STMPE1601_ENABLE_SPWM		(1<<0)

#define STMPE1601_VIO_OFF		(1<<0)
#define STMPE1601_AUTO_SLEEP_EN		(1<<0)

#define STMPE1601_ICR_MSB_REG		0x10
#define STMPE1601_ICR_LSB_REG		0x11
#define STMPE1601_IER_MSB_REG		0x12
#define STMPE1601_IER_LSB_REG		0x13
#define STMPE1601_ISR_MSB_REG		0x14
#define STMPE1601_ISR_LSB_REG		0x15
#define STMPE1601_IEGPIOR_MSB_REG	0x16
#define STMPE1601_IEGPIOR_LSB_REG	0x17
#define STMPE1601_ISGPIOR_MSB_REG	0x18
#define STMPE1601_ISGPIOR_LSB_REG	0x19

#define STMPE1601_ICR_INTERRUPT_ENABLE	(1<<0)
#define STMPE1601_ICR_EDGE_INTERRUPT	(1<<1)
#define STMPE1601_ICR_LEVEL_INTERRUPT	(0<<1)
#define STMPE1601_ICR_ACTIVE_LOW	(0<<2)
#define STMPE1601_ICR_ACTIVE_HIGH	(1<<2)

#define STMPE1601_INTR_KPD_CONTROLLER	(1<<1)
#define STMPE1601_INTR_WAKE_UP		(1<<0)

#define STMPE1601_KPC_COL_REG           0x60
#define STMPE1601_KPC_ROW_MSB_REG       0x61
#define STMPE1601_KPC_ROW_LSB_REG       0x62
#define STMPE1601_KPC_CTRL_MSB_REG      0x63
#define STMPE1601_KPC_CTRL_LSB_REG      0x64
#define STMPE1601_KPC_COMBIKEY0_REG     0x65
#define STMPE1601_KPC_COMBIKEY1_REG     0x66
#define STMPE1601_KPC_COMBIKEY2_REG     0x67
#define STMPE1601_KPC_DATA_BYTE0_REG    0x68
#define STMPE1601_KPC_DATA_BYTE1_REG    0x69
#define STMPE1601_KPC_DATA_BYTE2_REG    0x6A
#define STMPE1601_KPC_DATA_BYTE3_REG    0x6B
#define STMPE1601_KPC_DATA_BYTE4_REG    0x6C

#define STMPE1601_GPAFR_U_MSB_REG	0x92
#define STMPE1601_GPAFR_U_LSB_REG	0x93
#define STMPE1601_GPAFR_L_MSB_REG	0x94
#define STMPE1601_GPAFR_L_LSB_REG	0x95
///-FIH_ADQ

#endif

