mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -c -k vadd -I'src' -o'xclbin/vadd.hw.xo' 'src/vadd.cpp'  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/reports/vadd.hw
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/logs/vadd.hw
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:33821
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/xclbin/vadd.hw.xo.compile_summary, at Fri Dec 25 18:59:57 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Dec 25 18:59:57 2020
Running Rule Check Server on port:34153
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/reports/vadd.hw/v++_compile_vadd.hw_guidance.html', at Fri Dec 25 18:59:58 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'vadd'
INFO: [v++ 60-1616] Creating a HLS clock using kernel_frequency option: 200 MHz

===>The following messages were generated while  performing high-level synthesis for kernel: vadd Log file: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/vadd.hw/vadd/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/reports/vadd.hw/system_estimate_vadd.hw.xtxt
Add Instance bitonic_sort grp_bitonic_sort_fu_258 258
Add Instance compare_swap_range_interval_256_128_s grp_compare_swap_range_interval_256_128_s_fu_2078 2078
Add Instance compare_swap_range_interval_256_16_s grp_compare_swap_range_interval_256_16_s_fu_3106 3106
Add Instance compare_swap_range_interval_256_8_s grp_compare_swap_range_interval_256_8_s_fu_3622 3622
Add Instance compare_swap_range_interval_256_4_s grp_compare_swap_range_interval_256_4_s_fu_4138 4138
Add Instance compare_swap_range_interval_256_2_s grp_compare_swap_range_interval_256_2_s_fu_4654 4654
Add Instance compare_swap_range_interval_256_32_s grp_compare_swap_range_interval_256_32_s_fu_5170 5170
Add Instance compare_swap_range_interval_256_64_s grp_compare_swap_range_interval_256_64_s_fu_5686 5686
Add Instance compare_swap_range_head_tail_256_64_s grp_compare_swap_range_head_tail_256_64_s_fu_6202 6202
Add Instance compare_swap_range_head_tail_256_32_s grp_compare_swap_range_head_tail_256_32_s_fu_6462 6462
Add Instance compare_swap_range_head_tail_256_16_s grp_compare_swap_range_head_tail_256_16_s_fu_6722 6722
Add Instance compare_swap_range_head_tail_256_8_s grp_compare_swap_range_head_tail_256_8_s_fu_6982 6982
Add Instance compare_swap_range_head_tail_256_4_s grp_compare_swap_range_head_tail_256_4_s_fu_7242 7242
Add Instance compare_swap_range_head_tail_256_2_s grp_compare_swap_range_head_tail_256_2_s_fu_7502 7502
Add Instance compare_swap_range_head_tail_256_1_s grp_compare_swap_range_head_tail_256_1_s_fu_7762 7762
Add Instance write_result_256_s grp_write_result_256_s_fu_518 518
Add Instance init_array_256_s grp_init_array_256_s_fu_781 781
INFO: [v++ 60-586] Created xclbin/vadd.hw.xo
INFO: [v++ 60-791] Total elapsed time: 0h 39m 23s
mkdir -p ./xclbin
/opt/Xilinx/Vitis/2019.2/bin/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -o'xclbin/vadd.hw.xclbin' xclbin/vadd.hw.xo  #--from_step vpl.impl.phys_opt_design
Option Map File Used: '/opt/Xilinx/Vitis/2019.2/data/vitis/vpp/optMap.xml'

****** v++ v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/reports/link
	Log files: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/logs/link
WARNING: [v++ 60-1216] --report/-r option has been deprecated. Please use --report_level/-R estimate to generate an estimate report file for software emulation
Running Dispatch Server on port:37565
INFO: [v++ 60-1548] Creating build summary session with primary output /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/xclbin/vadd.hw.xclbin.link_summary, at Fri Dec 25 19:39:23 2020
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Dec 25 19:39:23 2020
Running Rule Check Server on port:45829
INFO: [v++ 60-1315] Creating rulecheck session with output '/mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/reports/link/v++_link_vadd.hw_guidance.html', at Fri Dec 25 19:39:24 2020
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [19:39:32] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/xclbin/vadd.hw.xo -keep --config /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/run_link
INFO: [SYSTEM_LINK 82-76] Reading emulation BD and HPFM information
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Dec 25 19:39:39 2020
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/xclbin/vadd.hw.xo
INFO: [KernelCheck 83-118] 'vadd' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM2' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM3' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM4' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM5' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM6' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM7' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM8' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM9' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM10' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM11' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM12' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM13' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM14' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM15' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM16' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM17' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM18' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM19' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM20' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM21' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM22' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM23' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM24' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM25' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM26' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM27' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM28' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM29' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM30' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_HBM31' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_DDR0' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'table_DDR1' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [KernelCheck 83-118] 'out_PLRAM' kernel.xml and component.xml caseness discrepency is being corrected, S_AXI_CONTROL is being replaced by s_axi_control
INFO: [SYSTEM_LINK 82-53] Creating IP database /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [19:39:41] build_xd_ip_db started: /opt/Xilinx/Vitis/2019.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/iprepo/xilinx_com_hls_vadd_1_0,vadd -o /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [19:39:48] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 295.461 ; gain = 0.000 ; free physical = 47150 ; free virtual = 254379
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [19:39:48] cfgen started: /opt/Xilinx/Vitis/2019.2/bin/cfgen  -nk vadd:1:vadd_1 -sp vadd_1.table_HBM0:HBM[0] -sp vadd_1.table_HBM1:HBM[1] -sp vadd_1.table_HBM2:HBM[2] -sp vadd_1.table_HBM3:HBM[3] -sp vadd_1.table_HBM4:HBM[4] -sp vadd_1.table_HBM5:HBM[5] -sp vadd_1.table_HBM6:HBM[6] -sp vadd_1.table_HBM7:HBM[7] -sp vadd_1.table_HBM8:HBM[8] -sp vadd_1.table_HBM9:HBM[9] -sp vadd_1.table_HBM10:HBM[10] -sp vadd_1.table_HBM11:HBM[11] -sp vadd_1.table_HBM12:HBM[12] -sp vadd_1.table_HBM13:HBM[13] -sp vadd_1.table_HBM14:HBM[14] -sp vadd_1.table_HBM15:HBM[15] -sp vadd_1.table_HBM16:HBM[16] -sp vadd_1.table_HBM17:HBM[17] -sp vadd_1.table_HBM18:HBM[18] -sp vadd_1.table_HBM19:HBM[19] -sp vadd_1.table_HBM20:HBM[20] -sp vadd_1.table_HBM21:HBM[21] -sp vadd_1.table_HBM22:HBM[22] -sp vadd_1.table_HBM23:HBM[23] -sp vadd_1.table_HBM24:HBM[24] -sp vadd_1.table_HBM25:HBM[25] -sp vadd_1.table_HBM26:HBM[26] -sp vadd_1.table_HBM27:HBM[27] -sp vadd_1.table_HBM28:HBM[28] -sp vadd_1.table_HBM29:HBM[29] -sp vadd_1.table_HBM30:HBM[30] -sp vadd_1.table_HBM31:HBM[31] -sp vadd_1.table_DDR0:DDR[0] -sp vadd_1.table_DDR1:DDR[1] -sp vadd_1.out_PLRAM:PLRAM[0] -dmclkid 0 -r /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: vadd, num: 1  {vadd_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM0, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM1, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM2, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM3, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM4, sptag: HBM[4]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM5, sptag: HBM[5]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM6, sptag: HBM[6]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM7, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM8, sptag: HBM[8]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM9, sptag: HBM[9]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM10, sptag: HBM[10]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM11, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM12, sptag: HBM[12]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM13, sptag: HBM[13]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM14, sptag: HBM[14]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM15, sptag: HBM[15]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM16, sptag: HBM[16]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM17, sptag: HBM[17]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM18, sptag: HBM[18]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM19, sptag: HBM[19]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM20, sptag: HBM[20]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM21, sptag: HBM[21]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM22, sptag: HBM[22]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM23, sptag: HBM[23]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM24, sptag: HBM[24]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM25, sptag: HBM[25]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM26, sptag: HBM[26]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM27, sptag: HBM[27]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM28, sptag: HBM[28]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM29, sptag: HBM[29]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM30, sptag: HBM[30]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_HBM31, sptag: HBM[31]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_DDR0, sptag: DDR[0]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: table_DDR1, sptag: DDR[1]
INFO: [CFGEN 83-0]   kernel: vadd_1, k_port: out_PLRAM, sptag: PLRAM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM0 to HBM[0] for directive vadd_1.table_HBM0:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM1 to HBM[1] for directive vadd_1.table_HBM1:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM2 to HBM[2] for directive vadd_1.table_HBM2:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM3 to HBM[3] for directive vadd_1.table_HBM3:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM4 to HBM[4] for directive vadd_1.table_HBM4:HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM5 to HBM[5] for directive vadd_1.table_HBM5:HBM[5]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM6 to HBM[6] for directive vadd_1.table_HBM6:HBM[6]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM7 to HBM[7] for directive vadd_1.table_HBM7:HBM[7]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM8 to HBM[8] for directive vadd_1.table_HBM8:HBM[8]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM9 to HBM[9] for directive vadd_1.table_HBM9:HBM[9]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM10 to HBM[10] for directive vadd_1.table_HBM10:HBM[10]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM11 to HBM[11] for directive vadd_1.table_HBM11:HBM[11]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM12 to HBM[12] for directive vadd_1.table_HBM12:HBM[12]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM13 to HBM[13] for directive vadd_1.table_HBM13:HBM[13]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM14 to HBM[14] for directive vadd_1.table_HBM14:HBM[14]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM15 to HBM[15] for directive vadd_1.table_HBM15:HBM[15]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM16 to HBM[16] for directive vadd_1.table_HBM16:HBM[16]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM17 to HBM[17] for directive vadd_1.table_HBM17:HBM[17]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM18 to HBM[18] for directive vadd_1.table_HBM18:HBM[18]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM19 to HBM[19] for directive vadd_1.table_HBM19:HBM[19]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM20 to HBM[20] for directive vadd_1.table_HBM20:HBM[20]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM21 to HBM[21] for directive vadd_1.table_HBM21:HBM[21]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM22 to HBM[22] for directive vadd_1.table_HBM22:HBM[22]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM23 to HBM[23] for directive vadd_1.table_HBM23:HBM[23]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM24 to HBM[24] for directive vadd_1.table_HBM24:HBM[24]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM25 to HBM[25] for directive vadd_1.table_HBM25:HBM[25]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM26 to HBM[26] for directive vadd_1.table_HBM26:HBM[26]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM27 to HBM[27] for directive vadd_1.table_HBM27:HBM[27]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM28 to HBM[28] for directive vadd_1.table_HBM28:HBM[28]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM29 to HBM[29] for directive vadd_1.table_HBM29:HBM[29]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM30 to HBM[30] for directive vadd_1.table_HBM30:HBM[30]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_HBM31 to HBM[31] for directive vadd_1.table_HBM31:HBM[31]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_DDR0 to DDR[0] for directive vadd_1.table_DDR0:DDR[0]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.table_DDR1 to DDR[1] for directive vadd_1.table_DDR1:DDR[1]
INFO: [CFGEN 83-2228] Creating mapping for argument vadd_1.out_PLRAM to PLRAM[0] for directive vadd_1.out_PLRAM:PLRAM[0]
INFO: [SYSTEM_LINK 82-37] [19:39:54] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 295.461 ; gain = 0.000 ; free physical = 47220 ; free virtual = 254449
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [19:39:54] cf2bd started: /opt/Xilinx/Vitis/2019.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/_sysl/.xsd --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link --output_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [19:39:58] cf2bd finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 295.461 ; gain = 0.000 ; free physical = 47226 ; free virtual = 254460
INFO: [v++ 60-1441] [19:39:58] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 701.992 ; gain = 0.000 ; free physical = 47245 ; free virtual = 254479
INFO: [v++ 60-1443] [19:39:58] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/sdsl.dat -rtd /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/cf2sw.rtd -xclbin /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/xclbin_orig.xml -o /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/run_link
INFO: [v++ 60-1441] [19:40:02] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 701.992 ; gain = 0.000 ; free physical = 47240 ; free virtual = 254475
INFO: [v++ 60-1443] [19:40:02] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram --rtdJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/cf2sw.rtd --diagramJsonFileName /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/systemDiagramModel.json --platformFilePath /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --generatedByName v++ --generatedByVersion 2019.2 --generatedByChangeList 2708876 --generatedByTimeStamp Wed Nov  6 21:39:14 MST 2019 --generatedByOptions /opt/Xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++ -t hw --config design.cfg --save-temps --report estimate --temp_dir ./_x.hw/vadd -l --profile_kernel data:all:all:all:all -oxclbin/vadd.hw.xclbin xclbin/vadd.hw.xo  --generatedByXclbinName vadd.hw --kernelInfoDataFileName /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/kernel_info.dat
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/run_link
INFO: [v++ 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/kernel_info.dat'.
WARNING: [v++ 82-157] Unable to populate kernel available resources BRAM entry.
WARNING: [v++ 82-158] Unable to populate kernel available resources DSP entry.
INFO: [v++ 60-1441] [19:40:03] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 701.992 ; gain = 0.000 ; free physical = 47224 ; free virtual = 254459
INFO: [v++ 60-1443] [19:40:03] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 -g --kernel_frequency 200 --profile_kernel data:all:all:all:all -s --output_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int --log_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/logs/link --report_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/reports/link --config /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/vplConfig.ini -k /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link --no-info --tlog_dir /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/.tlog/v++_link_vadd.hw --iprepo /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0 --messageDb /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/run_link/vpl.pb /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/run_link

****** vpl v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/vivado/vpl/.local/hw_platform
[19:41:20] Run vpl: Step create_project: Started
Creating Vivado project.
[19:41:24] Run vpl: Step create_project: Completed
[19:41:24] Run vpl: Step create_bd: Started
[19:43:16] Run vpl: Step create_bd: RUNNING...
[19:45:20] Run vpl: Step create_bd: RUNNING...
[19:47:36] Run vpl: Step create_bd: RUNNING...
[19:50:39] Run vpl: Step create_bd: RUNNING...
[19:53:00] Run vpl: Step create_bd: RUNNING...
[19:54:52] Run vpl: Step create_bd: RUNNING...
[19:55:16] Run vpl: Step create_bd: Completed
[19:55:17] Run vpl: Step update_bd: Started
[19:57:07] Run vpl: Step update_bd: RUNNING...
[19:58:52] Run vpl: Step update_bd: RUNNING...
[20:00:17] Run vpl: Step update_bd: Completed
[20:00:17] Run vpl: Step generate_target: Started
[20:01:56] Run vpl: Step generate_target: RUNNING...
[20:03:46] Run vpl: Step generate_target: RUNNING...
[20:05:23] Run vpl: Step generate_target: RUNNING...
[20:07:21] Run vpl: Step generate_target: RUNNING...
[20:09:21] Run vpl: Step generate_target: RUNNING...
[20:11:54] Run vpl: Step generate_target: RUNNING...
[20:14:04] Run vpl: Step generate_target: Completed
[20:14:04] Run vpl: Step config_hw_runs: Started
[20:15:37] Run vpl: Step config_hw_runs: Completed
[20:15:37] Run vpl: Step synth: Started
[20:18:34] Block-level synthesis in progress, 1 of 83 jobs complete, 7 jobs running.
[20:21:05] Block-level synthesis in progress, 7 of 83 jobs complete, 6 jobs running.
[20:23:43] Block-level synthesis in progress, 15 of 83 jobs complete, 4 jobs running.
[20:26:30] Block-level synthesis in progress, 18 of 83 jobs complete, 8 jobs running.
[20:27:54] Block-level synthesis in progress, 25 of 83 jobs complete, 8 jobs running.
[20:31:05] Block-level synthesis in progress, 32 of 83 jobs complete, 8 jobs running.
[20:34:26] Block-level synthesis in progress, 45 of 83 jobs complete, 2 jobs running.
[20:38:16] Block-level synthesis in progress, 53 of 83 jobs complete, 7 jobs running.
[20:41:34] Block-level synthesis in progress, 64 of 83 jobs complete, 3 jobs running.
[20:45:23] Block-level synthesis in progress, 73 of 83 jobs complete, 8 jobs running.
[20:49:27] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[20:51:54] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[20:53:24] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[20:54:54] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[20:56:27] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[20:59:28] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:00:58] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:02:53] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:06:28] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:08:00] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:09:31] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:11:01] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:12:33] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:14:05] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:15:37] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:17:09] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:18:42] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:20:14] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:24:04] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:28:04] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:29:38] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:31:12] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:32:46] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:34:19] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:36:16] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:40:40] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:45:11] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:50:03] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:54:35] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[21:59:19] Block-level synthesis in progress, 82 of 83 jobs complete, 1 job running.
[22:02:34] Block-level synthesis in progress, 83 of 83 jobs complete, 0 jobs running.
[22:05:01] Top-level synthesis in progress.
[22:07:19] Top-level synthesis in progress.
[22:11:33] Top-level synthesis in progress.
[22:14:30] Top-level synthesis in progress.
[22:16:38] Top-level synthesis in progress.
[22:19:16] Top-level synthesis in progress.
[22:21:31] Top-level synthesis in progress.
[22:25:26] Run vpl: Step synth: Completed
[22:25:26] Run vpl: Step impl: Started
[22:54:09] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 03h 14m 03s 

[22:54:09] Starting logic optimization..
[22:54:09] Phase 1 Generate And Synthesize MIG Cores
[23:03:33] Phase 2 Generate And Synthesize Debug Cores
[23:06:50] Phase 3 Retarget
[23:06:50] Phase 4 Constant propagation
[23:08:17] Phase 5 Sweep
[23:11:13] Phase 6 BUFG optimization
[23:12:40] Phase 7 Shift Register Optimization
[23:12:40] Phase 8 Post Processing Netlist
[23:21:59] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 27m 50s 

[23:21:59] Starting logic placement..
[23:21:59] Phase 1 Placer Initialization
[23:21:59] Phase 1.1 Placer Initialization Netlist Sorting
[23:24:58] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:27:59] Phase 1.3 Build Placer Netlist Model
[23:32:31] Phase 1.4 Constrain Clocks/Macros
[23:34:01] Phase 2 Global Placement
[23:34:01] Phase 2.1 Floorplanning
[23:43:07] Phase 2.2 Global Placement Core
[23:59:40] Phase 2.2.1 Physical Synthesis In Placer
[00:13:28] Phase 3 Detail Placement
[00:13:28] Phase 3.1 Commit Multi Column Macros
[00:13:28] Phase 3.2 Commit Most Macros & LUTRAMs
[00:14:56] Phase 3.3 Area Swap Optimization
[00:16:23] Phase 3.4 Pipeline Register Optimization
[00:16:23] Phase 3.5 IO Cut Optimizer
[00:16:23] Phase 3.6 Fast Optimization
[00:17:49] Phase 3.7 Small Shape DP
[00:17:49] Phase 3.7.1 Small Shape Clustering
[00:20:52] Phase 3.7.2 Flow Legalize Slice Clusters
[00:20:52] Phase 3.7.3 Slice Area Swap
[00:24:14] Phase 3.7.4 Commit Slice Clusters
[01:25:29] Phase 3.8 Place Remaining
[01:25:29] Phase 3.9 Re-assign LUT pins
[01:28:20] Phase 3.10 Pipeline Register Optimization
[01:28:20] Phase 3.11 Fast Optimization
[01:29:45] Phase 4 Post Placement Optimization and Clean-Up
[01:29:45] Phase 4.1 Post Commit Optimization
[01:32:36] Phase 4.1.1 Post Placement Optimization
[01:32:36] Phase 4.1.1.1 BUFG Insertion
[01:35:26] Phase 4.1.1.2 BUFG Replication
[01:42:38] Phase 4.1.1.3 Replication
[01:44:07] Phase 4.2 Post Placement Cleanup
[01:45:33] Phase 4.3 Placer Reporting
[01:45:33] Phase 4.4 Final Placement Cleanup
[02:09:57] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 02h 47m 56s 

[02:09:57] Starting logic routing..
[02:12:47] Phase 1 Build RT Design
[02:17:02] Phase 2 Router Initialization
[02:17:02] Phase 2.1 Fix Topology Constraints
[02:18:28] Phase 2.2 Pre Route Cleanup
[02:18:28] Phase 2.3 Global Clock Net Routing
[02:19:55] Phase 2.4 Update Timing
[02:25:38] Phase 2.5 Update Timing for Bus Skew
[02:25:38] Phase 2.5.1 Update Timing
[02:28:50] Phase 3 Initial Routing
[02:28:50] Phase 3.1 Global Routing
[02:33:08] Phase 4 Rip-up And Reroute
[02:33:08] Phase 4.1 Global Iteration 0
[04:06:48] Phase 4.2 Global Iteration 1
[05:41:52] Phase 5 Delay and Skew Optimization
[05:41:52] Phase 5.1 Delay CleanUp
[05:43:19] Phase 5.2 Clock Skew Optimization
[05:43:19] Phase 6 Post Hold Fix
[05:43:19] Phase 6.1 Hold Fix Iter
[05:44:46] Phase 6.2 Additional Hold Fix
[05:46:13] Phase 7 Route finalize
[05:46:13] Phase 8 Verifying routed nets
[05:47:38] Phase 9 Depositing Routes
[05:56:38] Run vpl: Step impl: Failed
[05:57:17] Run vpl: FINISHED. Run Status: impl ERROR

===>The following messages were generated while processing /mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/vivado/vpl/prj/prj.runs/impl_1 :
ERROR: [VPL 18-1000] Routing results verification failed due to partially-conflicted nets (Up to first 10 of violated nets):  pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_head_tail_256_16_s_fu_6722/vadd_fcmp_32ns_32ns_1_2_1_U2698/vadd_vadd_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_EQ_B_DET/WIDE_AND/CARRY_OUT pfm_top_i/dynamic_region/memory_subsystem/inst/reset/psr_aclk_SLR1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2 pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din0_buf1[1] pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din0_buf1[7] pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din0_buf1[10] pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din0_buf1[25] pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din0_buf1[26] pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din0_buf1[29] pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din1_buf1[9] pfm_top_i/dynamic_region/vadd_1/inst/grp_bitonic_sort_fu_258/grp_compare_swap_range_interval_256_8_s_fu_3622/vadd_fcmp_32ns_32ns_1_2_1_U2072/din1_buf1[7] 
ERROR: [VPL 60-704] Integration error, problem implementing dynamic region, route_design ERROR, please look at the run log file '/mnt/scratch/wenqi/FPGA-ANNS/building_blocks/bitonic_sort_256_hw_failed/_x.hw/vadd/link/vivado/vpl/prj/prj.runs/impl_1/runme.log' for more information
ERROR: [VPL 60-1328] Vpl run 'vpl' failed
ERROR: [VPL 60-806] Failed to finish platform linker
INFO: [v++ 60-1442] [05:58:21] Run run_link: Step vpl: Failed
Time (s): cpu = 00:12:08 ; elapsed = 10:18:13 . Memory (MB): peak = 701.992 ; gain = 0.000 ; free physical = 170574 ; free virtual = 395101
ERROR: [v++ 60-661] v++ link run 'run_link' failed
ERROR: [v++ 60-626] Kernel link failed to complete
ERROR: [v++ 60-703] Failed to finish linking
Makefile:93: recipe for target 'xclbin/vadd.hw.xclbin' failed
make: *** [xclbin/vadd.hw.xclbin] Error 1
