[16:38:21.848] <TB2>     INFO: *** Welcome to pxar ***
[16:38:21.848] <TB2>     INFO: *** Today: 2016/04/28
[16:38:21.854] <TB2>     INFO: *** Version: b2a7-dirty
[16:38:21.854] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C15.dat
[16:38:21.855] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:38:21.855] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//defaultMaskFile.dat
[16:38:21.855] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters_C15.dat
[16:38:21.933] <TB2>     INFO:         clk: 4
[16:38:21.933] <TB2>     INFO:         ctr: 4
[16:38:21.933] <TB2>     INFO:         sda: 19
[16:38:21.933] <TB2>     INFO:         tin: 9
[16:38:21.933] <TB2>     INFO:         level: 15
[16:38:21.933] <TB2>     INFO:         triggerdelay: 0
[16:38:21.933] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:38:21.933] <TB2>     INFO: Log level: DEBUG
[16:38:21.944] <TB2>     INFO: Found DTB DTB_WWXLHF
[16:38:21.953] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[16:38:21.956] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[16:38:21.958] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[16:38:23.518] <TB2>     INFO: DUT info: 
[16:38:23.518] <TB2>     INFO: The DUT currently contains the following objects:
[16:38:23.518] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:38:23.518] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[16:38:23.518] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[16:38:23.518] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:38:23.518] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.518] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:38:23.519] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:38:23.520] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:38:23.521] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:38:23.521] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:38:23.521] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:38:23.521] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:38:23.521] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:38:23.523] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31907840
[16:38:23.523] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x23c7f90
[16:38:23.523] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x233c770
[16:38:23.523] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd3f1d94010
[16:38:23.523] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd3f7fff510
[16:38:23.523] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31973376 fPxarMemory = 0x7fd3f1d94010
[16:38:23.524] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 393.9mA
[16:38:23.525] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 475.1mA
[16:38:23.525] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[16:38:23.525] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:38:23.925] <TB2>     INFO: enter 'restricted' command line mode
[16:38:23.926] <TB2>     INFO: enter test to run
[16:38:23.926] <TB2>     INFO:   test: FPIXTest no parameter change
[16:38:23.926] <TB2>     INFO:   running: fpixtest
[16:38:23.926] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:38:23.929] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:38:23.929] <TB2>     INFO: ######################################################################
[16:38:23.929] <TB2>     INFO: PixTestFPIXTest::doTest()
[16:38:23.929] <TB2>     INFO: ######################################################################
[16:38:23.932] <TB2>     INFO: ######################################################################
[16:38:23.932] <TB2>     INFO: PixTestPretest::doTest()
[16:38:23.932] <TB2>     INFO: ######################################################################
[16:38:23.935] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:23.935] <TB2>     INFO:    PixTestPretest::programROC() 
[16:38:23.935] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:41.951] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:38:41.951] <TB2>     INFO: IA differences per ROC:  16.9 18.5 17.7 18.5 17.7 20.1 18.5 19.3 20.1 19.3 18.5 20.1 17.7 20.1 20.1 20.1
[16:38:42.019] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:42.019] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:38:42.019] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:42.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 72.2813 mA
[16:38:42.223] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.3187 mA
[16:38:42.324] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  82 Ia 24.9187 mA
[16:38:42.425] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 23.3187 mA
[16:38:42.525] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  82 Ia 24.1187 mA
[16:38:42.627] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.1187 mA
[16:38:42.728] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.3187 mA
[16:38:42.829] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  82 Ia 25.7187 mA
[16:38:42.930] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  73 Ia 22.5187 mA
[16:38:43.030] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 24.9187 mA
[16:38:43.131] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  78 Ia 23.3187 mA
[16:38:43.232] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  82 Ia 24.9187 mA
[16:38:43.336] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  78 Ia 23.3187 mA
[16:38:43.437] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  82 Ia 24.9187 mA
[16:38:43.538] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  78 Ia 23.3187 mA
[16:38:43.639] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  82 Ia 24.9187 mA
[16:38:43.741] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  78 Ia 23.3187 mA
[16:38:43.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  82 Ia 24.9187 mA
[16:38:43.942] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.9187 mA
[16:38:44.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  74 Ia 23.3187 mA
[16:38:44.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  78 Ia 24.1187 mA
[16:38:44.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.3187 mA
[16:38:44.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  82 Ia 24.9187 mA
[16:38:44.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 23.3187 mA
[16:38:44.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 24.9187 mA
[16:38:44.648] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 23.3187 mA
[16:38:44.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  82 Ia 24.9187 mA
[16:38:44.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 23.3187 mA
[16:38:44.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  82 Ia 24.9187 mA
[16:38:45.051] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  78 Ia 23.3187 mA
[16:38:45.152] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  82 Ia 24.9187 mA
[16:38:45.252] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 24.1187 mA
[16:38:45.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 25.7187 mA
[16:38:45.455] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  69 Ia 24.1187 mA
[16:38:45.556] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.1187 mA
[16:38:45.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.9187 mA
[16:38:45.759] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  74 Ia 24.1187 mA
[16:38:45.861] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 25.7187 mA
[16:38:45.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  69 Ia 23.3187 mA
[16:38:46.063] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  73 Ia 24.9187 mA
[16:38:46.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  69 Ia 24.1187 mA
[16:38:46.265] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.9187 mA
[16:38:46.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  74 Ia 24.1187 mA
[16:38:46.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.1187 mA
[16:38:46.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 25.7187 mA
[16:38:46.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  69 Ia 23.3187 mA
[16:38:46.769] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  73 Ia 24.1187 mA
[16:38:46.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.5187 mA
[16:38:46.971] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  87 Ia 25.7187 mA
[16:38:47.072] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  78 Ia 22.5187 mA
[16:38:47.172] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  87 Ia 25.7187 mA
[16:38:47.273] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  78 Ia 23.3187 mA
[16:38:47.374] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  82 Ia 24.1187 mA
[16:38:47.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.7187 mA
[16:38:47.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  69 Ia 23.3187 mA
[16:38:47.677] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  73 Ia 24.1187 mA
[16:38:47.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 25.7187 mA
[16:38:47.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  69 Ia 24.1187 mA
[16:38:47.981] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.9187 mA
[16:38:48.082] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  74 Ia 24.1187 mA
[16:38:48.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[16:38:48.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[16:38:48.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[16:38:48.110] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[16:38:48.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  78
[16:38:48.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  69
[16:38:48.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[16:38:48.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  74
[16:38:48.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  69
[16:38:48.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[16:38:48.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[16:38:48.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  73
[16:38:48.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[16:38:48.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  73
[16:38:48.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  69
[16:38:48.112] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  74
[16:38:49.939] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[16:38:49.939] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  18.5  20.1  20.1  18.5  19.3  19.3  19.3  19.3  19.3  19.3  20.1  19.3  19.3  19.3  19.3
[16:38:49.972] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:49.972] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[16:38:49.972] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:50.107] <TB2>     INFO: Expecting 231680 events.
[16:38:58.184] <TB2>     INFO: 231680 events read in total (7359ms).
[16:38:58.342] <TB2>     INFO: Test took 8367ms.
[16:38:58.543] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 83 and Delta(CalDel) = 57
[16:38:58.547] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 59
[16:38:58.551] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 97 and Delta(CalDel) = 61
[16:38:58.554] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 99 and Delta(CalDel) = 61
[16:38:58.558] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 73 and Delta(CalDel) = 59
[16:38:58.562] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 89 and Delta(CalDel) = 59
[16:38:58.566] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 58
[16:38:58.570] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 97 and Delta(CalDel) = 58
[16:38:58.573] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 67 and Delta(CalDel) = 62
[16:38:58.577] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 83 and Delta(CalDel) = 64
[16:38:58.580] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 65
[16:38:58.584] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 82 and Delta(CalDel) = 64
[16:38:58.588] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 86 and Delta(CalDel) = 57
[16:38:58.591] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 61
[16:38:58.601] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 67 and Delta(CalDel) = 63
[16:38:58.606] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 64
[16:38:58.652] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:38:58.689] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:58.689] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:38:58.689] <TB2>     INFO:    ----------------------------------------------------------------------
[16:38:58.827] <TB2>     INFO: Expecting 231680 events.
[16:39:07.063] <TB2>     INFO: 231680 events read in total (7521ms).
[16:39:07.069] <TB2>     INFO: Test took 8376ms.
[16:39:07.094] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29
[16:39:07.408] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[16:39:07.412] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29.5
[16:39:07.415] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 31
[16:39:07.419] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[16:39:07.433] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[16:39:07.437] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 104 +/- 28
[16:39:07.440] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29
[16:39:07.444] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[16:39:07.447] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31.5
[16:39:07.451] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[16:39:07.454] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 33
[16:39:07.458] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 28
[16:39:07.461] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[16:39:07.465] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 31.5
[16:39:07.468] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[16:39:07.500] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:39:07.500] <TB2>     INFO: CalDel:      130   132   119   130   131   125   104   125   149   156   147   151   117   143   162   145
[16:39:07.500] <TB2>     INFO: VthrComp:     51    51    51    54    51    51    51    51    51    51    51    51    51    51    51    51
[16:39:07.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C0.dat
[16:39:07.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C1.dat
[16:39:07.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C2.dat
[16:39:07.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C3.dat
[16:39:07.507] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C4.dat
[16:39:07.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C5.dat
[16:39:07.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C6.dat
[16:39:07.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C7.dat
[16:39:07.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C8.dat
[16:39:07.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C9.dat
[16:39:07.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C10.dat
[16:39:07.508] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C11.dat
[16:39:07.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C12.dat
[16:39:07.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C13.dat
[16:39:07.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C14.dat
[16:39:07.509] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters_C15.dat
[16:39:07.509] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:39:07.509] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:39:07.509] <TB2>     INFO: PixTestPretest::doTest() done, duration: 43 seconds
[16:39:07.509] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:39:07.597] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:39:07.597] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:39:07.597] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:39:07.597] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:39:07.600] <TB2>     INFO: ######################################################################
[16:39:07.600] <TB2>     INFO: PixTestTiming::doTest()
[16:39:07.600] <TB2>     INFO: ######################################################################
[16:39:07.600] <TB2>     INFO:    ----------------------------------------------------------------------
[16:39:07.600] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[16:39:07.600] <TB2>     INFO:    ----------------------------------------------------------------------
[16:39:07.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:39:12.128] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:39:14.400] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:39:16.673] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:39:18.946] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:39:21.222] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:39:23.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:39:25.776] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:39:28.049] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:39:30.320] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:39:32.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:39:34.867] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:39:37.148] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:39:39.422] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:39:41.698] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:39:43.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:39:46.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:39:47.767] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:39:49.288] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:39:50.807] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:39:52.331] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:39:53.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:39:55.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:39:56.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:39:58.421] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:40:01.446] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:40:02.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:40:04.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:40:06.029] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:40:07.551] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:40:09.074] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:40:10.597] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:40:12.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:40:16.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:40:18.307] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:40:19.827] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:40:21.359] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:40:22.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:40:24.401] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:40:25.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:40:27.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:40:33.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:40:35.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:40:37.172] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:40:39.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:40:41.348] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:40:43.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:40:45.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:40:48.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:40:51.727] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:40:54.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:40:56.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:40:58.557] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:41:00.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:41:03.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:41:05.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:41:07.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:41:10.117] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:41:12.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:41:14.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:41:16.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:41:19.215] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:41:21.496] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:41:23.773] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:41:26.047] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:41:28.506] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:41:30.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:41:33.062] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:41:35.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:41:37.613] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:41:39.887] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:41:42.167] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:41:44.441] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:41:46.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:41:48.044] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:41:49.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:41:51.092] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:41:52.612] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:41:54.130] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:41:55.650] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:41:57.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:41:59.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:42:00.775] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:42:02.297] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:42:03.817] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:42:05.337] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:42:06.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:42:08.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:42:09.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:42:11.799] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:42:13.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:42:14.845] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:42:16.370] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:42:17.893] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:42:19.416] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:42:20.938] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:42:22.460] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:42:25.861] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:42:27.381] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:42:28.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:42:30.424] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:42:31.944] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:42:33.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:42:34.990] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:42:36.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:42:40.479] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:42:42.752] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:42:45.025] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:42:47.299] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:42:49.572] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:42:51.093] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:42:53.366] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:42:55.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:42:57.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:42:59.433] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:43:01.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:43:03.980] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:43:06.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:43:08.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:43:10.800] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:43:13.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:43:15.346] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:43:17.619] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:43:19.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:43:23.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:43:25.672] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:43:27.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:43:30.219] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:43:32.878] <TB2>     INFO: TBM Phase Settings: 244
[16:43:32.878] <TB2>     INFO: 400MHz Phase: 5
[16:43:32.878] <TB2>     INFO: 160MHz Phase: 7
[16:43:32.878] <TB2>     INFO: Functional Phase Area: 3
[16:43:32.881] <TB2>     INFO: Test took 265281 ms.
[16:43:32.881] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:43:32.881] <TB2>     INFO:    ----------------------------------------------------------------------
[16:43:32.881] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[16:43:32.881] <TB2>     INFO:    ----------------------------------------------------------------------
[16:43:32.882] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:43:34.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:43:35.544] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:43:37.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:43:38.585] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:43:40.106] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:43:41.627] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:43:43.147] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:43:44.668] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:43:46.188] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:43:47.709] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:43:49.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:43:50.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:43:52.270] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:43:53.791] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:43:55.311] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:43:56.832] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:43:58.351] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:43:59.872] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:44:01.392] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:44:02.912] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:44:04.431] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:44:05.950] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:44:07.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:44:08.991] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:44:10.510] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:44:12.030] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:44:14.302] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:44:16.577] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:44:18.849] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:44:21.122] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:44:23.396] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:44:24.915] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:44:26.435] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:44:27.956] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:44:30.228] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:44:32.502] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:44:34.774] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:44:37.048] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:44:39.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:44:40.842] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:44:42.362] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:44:43.883] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:44:46.155] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:44:48.429] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:44:50.702] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:44:52.976] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:44:55.250] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:44:56.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:44:58.291] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:44:59.811] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:45:02.084] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:45:04.358] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:45:06.632] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:45:08.906] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:45:11.180] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:45:12.701] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:45:14.221] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:45:15.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:45:17.262] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:45:18.782] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:45:20.303] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:45:21.823] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:45:23.344] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:45:25.247] <TB2>     INFO: ROC Delay Settings: 228
[16:45:25.247] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[16:45:25.247] <TB2>     INFO: ROC Port 0 Delay: 4
[16:45:25.247] <TB2>     INFO: ROC Port 1 Delay: 4
[16:45:25.247] <TB2>     INFO: Functional ROC Area: 4
[16:45:25.251] <TB2>     INFO: Test took 112370 ms.
[16:45:25.251] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[16:45:25.251] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:25.251] <TB2>     INFO:    PixTestTiming::TimingTest()
[16:45:25.251] <TB2>     INFO:    ----------------------------------------------------------------------
[16:45:26.390] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4408 4408 4409 4409 4408 4408 4409 4409 e062 c000 a101 80b1 4408 4408 4408 4408 4408 4408 4408 4408 e062 c000 
[16:45:26.390] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4408 4409 4408 4409 4408 4409 4408 4409 e022 c000 a102 80c0 4408 4408 4408 4408 4408 4408 4408 4409 e022 c000 
[16:45:26.390] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4408 4408 4408 4408 4408 4408 4408 4408 e022 c000 a103 8000 4408 4408 4408 4408 4408 4408 4408 440b e022 c000 
[16:45:26.390] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:45:40.667] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:40.667] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:45:54.907] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:54.907] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:46:09.147] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:09.147] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:46:23.434] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:23.434] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:46:37.710] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:37.710] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:46:51.964] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:51.964] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:47:06.226] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:06.226] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:47:20.330] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:20.330] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:47:34.494] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:34.494] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:47:48.603] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:48.985] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:48.998] <TB2>     INFO: Decoding statistics:
[16:47:48.998] <TB2>     INFO:   General information:
[16:47:48.998] <TB2>     INFO: 	 16bit words read:         240000000
[16:47:48.998] <TB2>     INFO: 	 valid events total:       20000000
[16:47:48.998] <TB2>     INFO: 	 empty events:             20000000
[16:47:48.998] <TB2>     INFO: 	 valid events with pixels: 0
[16:47:48.998] <TB2>     INFO: 	 valid pixel hits:         0
[16:47:48.998] <TB2>     INFO:   Event errors: 	           0
[16:47:48.998] <TB2>     INFO: 	 start marker:             0
[16:47:48.998] <TB2>     INFO: 	 stop marker:              0
[16:47:48.998] <TB2>     INFO: 	 overflow:                 0
[16:47:48.998] <TB2>     INFO: 	 invalid 5bit words:       0
[16:47:48.998] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[16:47:48.998] <TB2>     INFO:   TBM errors: 		           0
[16:47:48.998] <TB2>     INFO: 	 flawed TBM headers:       0
[16:47:48.998] <TB2>     INFO: 	 flawed TBM trailers:      0
[16:47:48.998] <TB2>     INFO: 	 event ID mismatches:      0
[16:47:48.998] <TB2>     INFO:   ROC errors: 		           0
[16:47:48.998] <TB2>     INFO: 	 missing ROC header(s):    0
[16:47:48.998] <TB2>     INFO: 	 misplaced readback start: 0
[16:47:48.998] <TB2>     INFO:   Pixel decoding errors:	   0
[16:47:48.998] <TB2>     INFO: 	 pixel data incomplete:    0
[16:47:48.998] <TB2>     INFO: 	 pixel address:            0
[16:47:48.998] <TB2>     INFO: 	 pulse height fill bit:    0
[16:47:48.998] <TB2>     INFO: 	 buffer corruption:        0
[16:47:48.998] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:48.998] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:47:48.998] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:48.998] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:48.998] <TB2>     INFO:    Read back bit status: 1
[16:47:48.998] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:48.998] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:48.998] <TB2>     INFO:    Timings are good!
[16:47:48.998] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:48.998] <TB2>     INFO: Test took 143747 ms.
[16:47:48.998] <TB2>     INFO: PixTestTiming::TimingTest() done.
[16:47:48.999] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:47:48.999] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:47:48.999] <TB2>     INFO: PixTestTiming::doTest took 521401 ms.
[16:47:48.999] <TB2>     INFO: PixTestTiming::doTest() done
[16:47:48.999] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:47:48.999] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[16:47:48.999] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[16:47:48.999] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[16:47:48.999] <TB2>     INFO: Write out ROCDelayScan3_V0
[16:47:48.000] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:47:48.000] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:47:49.352] <TB2>     INFO: ######################################################################
[16:47:49.352] <TB2>     INFO: PixTestAlive::doTest()
[16:47:49.352] <TB2>     INFO: ######################################################################
[16:47:49.355] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:49.355] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:47:49.355] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:49.357] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:47:49.707] <TB2>     INFO: Expecting 41600 events.
[16:47:53.815] <TB2>     INFO: 41600 events read in total (3393ms).
[16:47:53.816] <TB2>     INFO: Test took 4459ms.
[16:47:53.824] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:53.824] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:47:53.824] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:47:54.199] <TB2>     INFO: PixTestAlive::aliveTest() done
[16:47:54.199] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:47:54.199] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:47:54.202] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:54.202] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:47:54.202] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:54.203] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:47:54.546] <TB2>     INFO: Expecting 41600 events.
[16:47:57.518] <TB2>     INFO: 41600 events read in total (2257ms).
[16:47:57.518] <TB2>     INFO: Test took 3314ms.
[16:47:57.518] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:57.518] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:47:57.518] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:47:57.519] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:47:57.925] <TB2>     INFO: PixTestAlive::maskTest() done
[16:47:57.925] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:47:57.928] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:57.928] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:47:57.928] <TB2>     INFO:    ----------------------------------------------------------------------
[16:47:57.929] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:47:58.272] <TB2>     INFO: Expecting 41600 events.
[16:48:02.358] <TB2>     INFO: 41600 events read in total (3371ms).
[16:48:02.359] <TB2>     INFO: Test took 4430ms.
[16:48:02.367] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:02.367] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:48:02.367] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:48:02.745] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[16:48:02.745] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:48:02.746] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:48:02.746] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:48:02.754] <TB2>     INFO: ######################################################################
[16:48:02.754] <TB2>     INFO: PixTestTrim::doTest()
[16:48:02.754] <TB2>     INFO: ######################################################################
[16:48:02.759] <TB2>     INFO:    ----------------------------------------------------------------------
[16:48:02.759] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:48:02.759] <TB2>     INFO:    ----------------------------------------------------------------------
[16:48:02.837] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:48:02.838] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:48:02.864] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:48:02.865] <TB2>     INFO:     run 1 of 1
[16:48:02.865] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:48:03.207] <TB2>     INFO: Expecting 5025280 events.
[16:48:48.753] <TB2>     INFO: 1409648 events read in total (44831ms).
[16:49:33.375] <TB2>     INFO: 2808832 events read in total (89453ms).
[16:50:17.981] <TB2>     INFO: 4215384 events read in total (134059ms).
[16:50:43.923] <TB2>     INFO: 5025280 events read in total (160001ms).
[16:50:43.970] <TB2>     INFO: Test took 161105ms.
[16:50:44.030] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:44.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:50:45.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:50:46.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:50:48.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:50:49.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:50:51.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:50:52.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:50:53.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:50:55.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:50:56.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:50:58.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:50:59.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:51:00.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:51:02.404] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:51:03.849] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:51:05.192] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:51:06.608] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302108672
[16:51:06.611] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.057 minThrLimit = 88.0545 minThrNLimit = 111.027 -> result = 88.057 -> 88
[16:51:06.612] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.4118 minThrLimit = 78.3778 minThrNLimit = 101.473 -> result = 78.4118 -> 78
[16:51:06.612] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6991 minThrLimit = 97.6806 minThrNLimit = 117.858 -> result = 97.6991 -> 97
[16:51:06.612] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.772 minThrLimit = 100.76 minThrNLimit = 118.706 -> result = 100.772 -> 100
[16:51:06.613] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.7827 minThrLimit = 75.6883 minThrNLimit = 97.3361 -> result = 75.7827 -> 75
[16:51:06.613] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5829 minThrLimit = 91.573 minThrNLimit = 119.541 -> result = 91.5829 -> 91
[16:51:06.614] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.7701 minThrLimit = 98.7161 minThrNLimit = 121.743 -> result = 98.7701 -> 98
[16:51:06.614] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.6548 minThrLimit = 88.6408 minThrNLimit = 111.135 -> result = 88.6548 -> 88
[16:51:06.614] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.698 minThrLimit = 79.6973 minThrNLimit = 102.173 -> result = 79.698 -> 79
[16:51:06.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.8495 minThrLimit = 79.8435 minThrNLimit = 102.029 -> result = 79.8495 -> 79
[16:51:06.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.5725 minThrLimit = 98.5626 minThrNLimit = 120.645 -> result = 98.5725 -> 98
[16:51:06.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.8203 minThrLimit = 93.8065 minThrNLimit = 113.4 -> result = 93.8203 -> 93
[16:51:06.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3127 minThrLimit = 91.2797 minThrNLimit = 114.523 -> result = 91.3127 -> 91
[16:51:06.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.0601 minThrLimit = 92.0028 minThrNLimit = 117.553 -> result = 92.0601 -> 92
[16:51:06.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.6475 minThrLimit = 78.6398 minThrNLimit = 100.966 -> result = 78.6475 -> 78
[16:51:06.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4137 minThrLimit = 92.3892 minThrNLimit = 115.166 -> result = 92.4137 -> 92
[16:51:06.617] <TB2>     INFO: ROC 0 VthrComp = 88
[16:51:06.617] <TB2>     INFO: ROC 1 VthrComp = 78
[16:51:06.617] <TB2>     INFO: ROC 2 VthrComp = 97
[16:51:06.617] <TB2>     INFO: ROC 3 VthrComp = 100
[16:51:06.617] <TB2>     INFO: ROC 4 VthrComp = 75
[16:51:06.617] <TB2>     INFO: ROC 5 VthrComp = 91
[16:51:06.617] <TB2>     INFO: ROC 6 VthrComp = 98
[16:51:06.618] <TB2>     INFO: ROC 7 VthrComp = 88
[16:51:06.618] <TB2>     INFO: ROC 8 VthrComp = 79
[16:51:06.618] <TB2>     INFO: ROC 9 VthrComp = 79
[16:51:06.618] <TB2>     INFO: ROC 10 VthrComp = 98
[16:51:06.618] <TB2>     INFO: ROC 11 VthrComp = 93
[16:51:06.618] <TB2>     INFO: ROC 12 VthrComp = 91
[16:51:06.618] <TB2>     INFO: ROC 13 VthrComp = 92
[16:51:06.618] <TB2>     INFO: ROC 14 VthrComp = 78
[16:51:06.618] <TB2>     INFO: ROC 15 VthrComp = 92
[16:51:06.618] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:51:06.618] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:51:06.636] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:51:06.636] <TB2>     INFO:     run 1 of 1
[16:51:06.636] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:51:06.979] <TB2>     INFO: Expecting 5025280 events.
[16:51:43.084] <TB2>     INFO: 882856 events read in total (35384ms).
[16:52:18.559] <TB2>     INFO: 1765256 events read in total (70859ms).
[16:52:53.021] <TB2>     INFO: 2648344 events read in total (105321ms).
[16:53:28.136] <TB2>     INFO: 3524520 events read in total (140436ms).
[16:54:02.461] <TB2>     INFO: 4396552 events read in total (174761ms).
[16:54:27.829] <TB2>     INFO: 5025280 events read in total (200129ms).
[16:54:27.905] <TB2>     INFO: Test took 201269ms.
[16:54:28.073] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:28.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:54:30.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:54:31.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:54:33.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:54:34.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:54:36.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:54:38.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:39.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:41.324] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:42.911] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:44.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:46.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:47.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:49.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:50.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:52.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:54.117] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 223719424
[16:54:54.121] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.7181 for pixel 14/13 mean/min/max = 46.0293/33.3121/58.7464
[16:54:54.122] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.7103 for pixel 51/30 mean/min/max = 46.4865/36.2316/56.7414
[16:54:54.122] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 61.162 for pixel 23/76 mean/min/max = 46.5515/31.7976/61.3053
[16:54:54.123] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.1478 for pixel 20/61 mean/min/max = 45.8712/32.5403/59.2021
[16:54:54.123] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.1102 for pixel 18/71 mean/min/max = 45.908/35.5981/56.2179
[16:54:54.123] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.7473 for pixel 8/79 mean/min/max = 44.0107/34.0956/53.9259
[16:54:54.124] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 57.8004 for pixel 3/17 mean/min/max = 45.2678/32.5572/57.9784
[16:54:54.124] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.9291 for pixel 5/7 mean/min/max = 44.9064/34.8056/55.0072
[16:54:54.124] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.3414 for pixel 0/29 mean/min/max = 45.7504/36.1381/55.3628
[16:54:54.125] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.6616 for pixel 46/79 mean/min/max = 45.6521/35.5622/55.7421
[16:54:54.125] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.2655 for pixel 20/10 mean/min/max = 44.1306/31.9778/56.2835
[16:54:54.125] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.2669 for pixel 14/7 mean/min/max = 45.5201/33.7291/57.3112
[16:54:54.126] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.5278 for pixel 51/3 mean/min/max = 44.6467/33.6979/55.5955
[16:54:54.126] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.6923 for pixel 16/8 mean/min/max = 44.3203/33.6601/54.9804
[16:54:54.126] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.0806 for pixel 0/64 mean/min/max = 45.7559/36.2561/55.2557
[16:54:54.127] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.5384 for pixel 42/41 mean/min/max = 45.2017/33.8529/56.5505
[16:54:54.127] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:54:54.260] <TB2>     INFO: Expecting 411648 events.
[16:55:01.916] <TB2>     INFO: 411648 events read in total (6941ms).
[16:55:01.923] <TB2>     INFO: Expecting 411648 events.
[16:55:09.439] <TB2>     INFO: 411648 events read in total (6850ms).
[16:55:09.448] <TB2>     INFO: Expecting 411648 events.
[16:55:17.042] <TB2>     INFO: 411648 events read in total (6924ms).
[16:55:17.052] <TB2>     INFO: Expecting 411648 events.
[16:55:24.581] <TB2>     INFO: 411648 events read in total (6865ms).
[16:55:24.596] <TB2>     INFO: Expecting 411648 events.
[16:55:32.151] <TB2>     INFO: 411648 events read in total (6896ms).
[16:55:32.166] <TB2>     INFO: Expecting 411648 events.
[16:55:39.694] <TB2>     INFO: 411648 events read in total (6866ms).
[16:55:39.712] <TB2>     INFO: Expecting 411648 events.
[16:55:47.298] <TB2>     INFO: 411648 events read in total (6926ms).
[16:55:47.318] <TB2>     INFO: Expecting 411648 events.
[16:55:54.881] <TB2>     INFO: 411648 events read in total (6911ms).
[16:55:54.905] <TB2>     INFO: Expecting 411648 events.
[16:56:02.470] <TB2>     INFO: 411648 events read in total (6915ms).
[16:56:02.495] <TB2>     INFO: Expecting 411648 events.
[16:56:09.952] <TB2>     INFO: 411648 events read in total (6809ms).
[16:56:09.980] <TB2>     INFO: Expecting 411648 events.
[16:56:17.436] <TB2>     INFO: 411648 events read in total (6799ms).
[16:56:17.467] <TB2>     INFO: Expecting 411648 events.
[16:56:24.888] <TB2>     INFO: 411648 events read in total (6778ms).
[16:56:24.920] <TB2>     INFO: Expecting 411648 events.
[16:56:32.345] <TB2>     INFO: 411648 events read in total (6779ms).
[16:56:32.379] <TB2>     INFO: Expecting 411648 events.
[16:56:40.105] <TB2>     INFO: 411648 events read in total (7083ms).
[16:56:40.144] <TB2>     INFO: Expecting 411648 events.
[16:56:47.732] <TB2>     INFO: 411648 events read in total (6955ms).
[16:56:47.775] <TB2>     INFO: Expecting 411648 events.
[16:56:55.345] <TB2>     INFO: 411648 events read in total (6931ms).
[16:56:55.387] <TB2>     INFO: Test took 121260ms.
[16:56:55.884] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0716 < 35 for itrim = 109; old thr = 34.6824 ... break
[16:56:55.912] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6667 < 35 for itrim+1 = 88; old thr = 34.4601 ... break
[16:56:55.945] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1674 < 35 for itrim = 116; old thr = 34.4472 ... break
[16:56:55.976] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7647 < 35 for itrim = 106; old thr = 33.9968 ... break
[16:56:56.005] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5248 < 35 for itrim+1 = 86; old thr = 34.7207 ... break
[16:56:56.041] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4474 < 35 for itrim = 83; old thr = 34.2628 ... break
[16:56:56.077] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.012 < 35 for itrim = 103; old thr = 34.6204 ... break
[16:56:56.112] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1482 < 35 for itrim+1 = 98; old thr = 34.9191 ... break
[16:56:56.143] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.117 < 35 for itrim = 91; old thr = 34.4423 ... break
[16:56:56.169] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6356 < 35 for itrim = 75; old thr = 33.6496 ... break
[16:56:56.207] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3277 < 35 for itrim = 106; old thr = 33.7343 ... break
[16:56:56.240] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7099 < 35 for itrim = 103; old thr = 33.8515 ... break
[16:56:56.273] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1644 < 35 for itrim+1 = 92; old thr = 34.7984 ... break
[16:56:56.313] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0613 < 35 for itrim = 104; old thr = 34.2802 ... break
[16:56:56.338] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4588 < 35 for itrim+1 = 83; old thr = 34.9333 ... break
[16:56:56.373] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0135 < 35 for itrim = 87; old thr = 34.366 ... break
[16:56:56.450] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:56:56.461] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:56:56.461] <TB2>     INFO:     run 1 of 1
[16:56:56.461] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:56:56.804] <TB2>     INFO: Expecting 5025280 events.
[16:57:32.528] <TB2>     INFO: 870200 events read in total (35009ms).
[16:58:06.439] <TB2>     INFO: 1739720 events read in total (68921ms).
[16:58:41.797] <TB2>     INFO: 2609552 events read in total (104278ms).
[16:59:16.549] <TB2>     INFO: 3468616 events read in total (139030ms).
[16:59:51.231] <TB2>     INFO: 4322408 events read in total (173712ms).
[17:00:19.886] <TB2>     INFO: 5025280 events read in total (202367ms).
[17:00:19.971] <TB2>     INFO: Test took 203510ms.
[17:00:20.155] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:20.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:22.189] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:23.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:25.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:27.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:28.784] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:30.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:32.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:33.656] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:35.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:36.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:38.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:40.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:41.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:43.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:45.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:46.705] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262348800
[17:00:46.707] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 3.301147 .. 49.814184
[17:00:46.782] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 3 .. 59 (-1/-1) hits flags = 528 (plus default)
[17:00:46.792] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:00:46.792] <TB2>     INFO:     run 1 of 1
[17:00:46.792] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:47.136] <TB2>     INFO: Expecting 1896960 events.
[17:01:28.111] <TB2>     INFO: 1150368 events read in total (40260ms).
[17:01:54.512] <TB2>     INFO: 1896960 events read in total (66661ms).
[17:01:54.534] <TB2>     INFO: Test took 67743ms.
[17:01:54.577] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:01:54.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:01:55.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:01:56.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:01:57.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:01:58.671] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:01:59.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:02:00.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:02:01.695] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:02:02.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:02:03.706] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:02:04.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:02:05.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:02:06.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:02:07.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:02:08.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:02:09.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:02:10.759] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319451136
[17:02:10.855] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.605501 .. 44.435175
[17:02:10.929] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 54 (-1/-1) hits flags = 528 (plus default)
[17:02:10.941] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:02:10.942] <TB2>     INFO:     run 1 of 1
[17:02:10.942] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:02:11.288] <TB2>     INFO: Expecting 1597440 events.
[17:02:52.784] <TB2>     INFO: 1163184 events read in total (40781ms).
[17:03:08.246] <TB2>     INFO: 1597440 events read in total (56243ms).
[17:03:08.259] <TB2>     INFO: Test took 57317ms.
[17:03:08.295] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:08.381] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:09.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:10.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:11.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:03:12.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:03:13.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:14.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:15.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:16.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:17.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:17.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:18.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:19.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:20.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:21.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:22.770] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:23.732] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319451136
[17:03:23.814] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.814042 .. 41.701193
[17:03:23.894] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[17:03:23.905] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:03:23.905] <TB2>     INFO:     run 1 of 1
[17:03:23.906] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:24.255] <TB2>     INFO: Expecting 1297920 events.
[17:04:06.182] <TB2>     INFO: 1147760 events read in total (41212ms).
[17:04:11.823] <TB2>     INFO: 1297920 events read in total (46853ms).
[17:04:11.834] <TB2>     INFO: Test took 47928ms.
[17:04:11.863] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:04:11.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:04:12.919] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:04:13.912] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:14.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:15.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:16.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:17.858] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:18.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:04:19.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:04:20.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:04:21.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:04:22.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:04:23.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:04:24.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:04:25.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:04:26.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:04:27.755] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321576960
[17:04:27.837] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.360230 .. 41.701193
[17:04:27.911] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 51 (-1/-1) hits flags = 528 (plus default)
[17:04:27.921] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:04:27.921] <TB2>     INFO:     run 1 of 1
[17:04:27.921] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:28.265] <TB2>     INFO: Expecting 1198080 events.
[17:05:08.337] <TB2>     INFO: 1117328 events read in total (39357ms).
[17:05:11.544] <TB2>     INFO: 1198080 events read in total (42564ms).
[17:05:11.560] <TB2>     INFO: Test took 43640ms.
[17:05:11.596] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:11.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:12.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:13.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:14.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:15.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:16.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:17.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:18.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:19.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:20.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:20.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:21.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:22.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:23.751] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:24.682] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:25.612] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:26.548] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268423168
[17:05:26.634] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:05:26.634] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:05:26.644] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:05:26.644] <TB2>     INFO:     run 1 of 1
[17:05:26.644] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:05:26.992] <TB2>     INFO: Expecting 1364480 events.
[17:06:06.046] <TB2>     INFO: 1075616 events read in total (38339ms).
[17:06:16.309] <TB2>     INFO: 1364480 events read in total (48602ms).
[17:06:16.322] <TB2>     INFO: Test took 49679ms.
[17:06:16.356] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:16.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:17.421] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:18.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:19.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:20.366] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:21.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:22.342] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:23.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:24.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:25.299] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:26.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:06:27.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:06:28.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:06:29.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:06:30.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:06:31.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:06:32.186] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323223552
[17:06:32.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C0.dat
[17:06:32.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C1.dat
[17:06:32.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C2.dat
[17:06:32.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C3.dat
[17:06:32.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C4.dat
[17:06:32.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C5.dat
[17:06:32.221] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C6.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C7.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C8.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C9.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C10.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C11.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C12.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C13.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C14.dat
[17:06:32.222] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C15.dat
[17:06:32.222] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C0.dat
[17:06:32.230] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C1.dat
[17:06:32.237] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C2.dat
[17:06:32.243] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C3.dat
[17:06:32.250] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C4.dat
[17:06:32.257] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C5.dat
[17:06:32.264] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C6.dat
[17:06:32.270] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C7.dat
[17:06:32.277] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C8.dat
[17:06:32.284] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C9.dat
[17:06:32.291] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C10.dat
[17:06:32.298] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C11.dat
[17:06:32.304] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C12.dat
[17:06:32.311] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C13.dat
[17:06:32.318] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C14.dat
[17:06:32.325] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//trimParameters35_C15.dat
[17:06:32.332] <TB2>     INFO: PixTestTrim::trimTest() done
[17:06:32.332] <TB2>     INFO: vtrim:     109  88 116 106  86  83 103  98  91  75 106 103  92 104  83  87 
[17:06:32.332] <TB2>     INFO: vthrcomp:   88  78  97 100  75  91  98  88  79  79  98  93  91  92  78  92 
[17:06:32.332] <TB2>     INFO: vcal mean:  34.95  34.97  35.01  34.96  34.96  34.95  34.99  34.98  34.96  35.02  34.99  35.04  35.01  34.98  34.97  34.95 
[17:06:32.332] <TB2>     INFO: vcal RMS:    0.82   0.74   0.89   0.92   0.79   0.76   0.85   0.78   0.94   0.72   0.88   0.83   0.77   0.83   0.77   0.77 
[17:06:32.332] <TB2>     INFO: bits mean:   9.33   8.34   9.54   9.78   9.35   9.54   9.64   9.71   8.93   8.29  10.27   9.63   9.24  10.10   8.75   9.33 
[17:06:32.332] <TB2>     INFO: bits RMS:    2.63   2.58   2.66   2.52   2.27   2.46   2.69   2.31   2.36   2.67   2.48   2.40   2.68   2.28   2.38   2.55 
[17:06:32.342] <TB2>     INFO:    ----------------------------------------------------------------------
[17:06:32.342] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:06:32.342] <TB2>     INFO:    ----------------------------------------------------------------------
[17:06:32.345] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:06:32.345] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:06:32.355] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:06:32.355] <TB2>     INFO:     run 1 of 1
[17:06:32.355] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:32.699] <TB2>     INFO: Expecting 4160000 events.
[17:07:18.123] <TB2>     INFO: 1107675 events read in total (44709ms).
[17:08:02.874] <TB2>     INFO: 2208850 events read in total (89460ms).
[17:08:47.494] <TB2>     INFO: 3300975 events read in total (134080ms).
[17:09:22.998] <TB2>     INFO: 4160000 events read in total (169584ms).
[17:09:23.076] <TB2>     INFO: Test took 170721ms.
[17:09:23.227] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:09:23.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:25.378] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:27.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:29.152] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:31.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:33.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:35.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:37.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:39.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:40.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:42.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:44.873] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:46.827] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:48.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:50.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:52.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:54.530] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307757056
[17:09:54.531] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:09:54.605] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:09:54.606] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 180 (-1/-1) hits flags = 528 (plus default)
[17:09:54.616] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:54.616] <TB2>     INFO:     run 1 of 1
[17:09:54.616] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:54.961] <TB2>     INFO: Expecting 3764800 events.
[17:10:41.574] <TB2>     INFO: 1113730 events read in total (45898ms).
[17:11:25.065] <TB2>     INFO: 2218650 events read in total (89390ms).
[17:12:10.280] <TB2>     INFO: 3316185 events read in total (134604ms).
[17:12:28.879] <TB2>     INFO: 3764800 events read in total (153203ms).
[17:12:28.943] <TB2>     INFO: Test took 154327ms.
[17:12:29.069] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:12:29.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:12:31.193] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:12:33.070] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:12:34.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:12:36.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:12:38.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:12:40.506] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:12:42.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:12:44.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:12:46.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:12:48.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:49.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:51.696] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:53.606] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:55.503] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:57.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:12:59.318] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 302870528
[17:12:59.319] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:12:59.393] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:12:59.393] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[17:12:59.404] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:12:59.404] <TB2>     INFO:     run 1 of 1
[17:12:59.404] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:12:59.755] <TB2>     INFO: Expecting 3411200 events.
[17:13:47.272] <TB2>     INFO: 1169815 events read in total (46802ms).
[17:14:33.007] <TB2>     INFO: 2326265 events read in total (92537ms).
[17:15:16.880] <TB2>     INFO: 3411200 events read in total (136410ms).
[17:15:16.932] <TB2>     INFO: Test took 137528ms.
[17:15:17.032] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:15:17.237] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:15:18.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:15:20.652] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:15:22.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:15:23.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:15:25.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:15:27.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:15:29.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:15:30.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:15:32.437] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:15:34.167] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:15:35.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:15:37.469] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:15:39.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:15:40.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:15:42.615] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:15:44.309] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275243008
[17:15:44.310] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:15:44.384] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:15:44.384] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[17:15:44.394] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:15:44.395] <TB2>     INFO:     run 1 of 1
[17:15:44.395] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:15:44.744] <TB2>     INFO: Expecting 3390400 events.
[17:16:32.309] <TB2>     INFO: 1173695 events read in total (46851ms).
[17:17:18.400] <TB2>     INFO: 2333105 events read in total (92942ms).
[17:18:00.468] <TB2>     INFO: 3390400 events read in total (135010ms).
[17:18:00.517] <TB2>     INFO: Test took 136122ms.
[17:18:00.615] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:18:00.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:18:02.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:18:04.258] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:18:05.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:18:07.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:18:09.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:18:10.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:18:12.648] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:18:14.354] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:18:16.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:18:17.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:18:19.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:18:21.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:18:22.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:18:24.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:18:26.253] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:18:27.951] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279597056
[17:18:27.953] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:18:28.027] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:18:28.027] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 159 (-1/-1) hits flags = 528 (plus default)
[17:18:28.038] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:18:28.038] <TB2>     INFO:     run 1 of 1
[17:18:28.038] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:18:28.380] <TB2>     INFO: Expecting 3328000 events.
[17:19:16.231] <TB2>     INFO: 1185480 events read in total (47136ms).
[17:20:03.546] <TB2>     INFO: 2355215 events read in total (94451ms).
[17:20:41.844] <TB2>     INFO: 3328000 events read in total (132750ms).
[17:20:41.906] <TB2>     INFO: Test took 133869ms.
[17:20:42.011] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:20:42.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:20:43.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:20:45.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:20:47.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:20:49.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:20:50.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:20:52.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:20:54.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:20:55.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:20:57.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:20:59.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:21:01.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:21:02.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:21:04.635] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:21:06.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:21:08.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:21:09.722] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298323968
[17:21:09.723] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.04804, thr difference RMS: 1.54891
[17:21:09.723] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.14858, thr difference RMS: 1.23765
[17:21:09.723] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.66468, thr difference RMS: 1.52174
[17:21:09.724] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.4318, thr difference RMS: 1.36046
[17:21:09.724] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.57266, thr difference RMS: 1.14903
[17:21:09.724] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.82584, thr difference RMS: 1.36726
[17:21:09.724] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.289, thr difference RMS: 1.83425
[17:21:09.725] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.64419, thr difference RMS: 1.33466
[17:21:09.725] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.24281, thr difference RMS: 1.14843
[17:21:09.725] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.87256, thr difference RMS: 1.13244
[17:21:09.725] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.7512, thr difference RMS: 1.72041
[17:21:09.725] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.55594, thr difference RMS: 1.64262
[17:21:09.726] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.1494, thr difference RMS: 1.5309
[17:21:09.726] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.97337, thr difference RMS: 1.51477
[17:21:09.726] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.85762, thr difference RMS: 1.16688
[17:21:09.726] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.31041, thr difference RMS: 1.49874
[17:21:09.727] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.01267, thr difference RMS: 1.52953
[17:21:09.727] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.07985, thr difference RMS: 1.21909
[17:21:09.727] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.6052, thr difference RMS: 1.51906
[17:21:09.727] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.5845, thr difference RMS: 1.40848
[17:21:09.727] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.66004, thr difference RMS: 1.1569
[17:21:09.728] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.86425, thr difference RMS: 1.3911
[17:21:09.728] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.28587, thr difference RMS: 1.84773
[17:21:09.728] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.59224, thr difference RMS: 1.33083
[17:21:09.728] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.22331, thr difference RMS: 1.14663
[17:21:09.729] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.92557, thr difference RMS: 1.15748
[17:21:09.729] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.69032, thr difference RMS: 1.72225
[17:21:09.729] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.60956, thr difference RMS: 1.63749
[17:21:09.729] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.06391, thr difference RMS: 1.54635
[17:21:09.729] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.96391, thr difference RMS: 1.50464
[17:21:09.730] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.91913, thr difference RMS: 1.15838
[17:21:09.730] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.34921, thr difference RMS: 1.48525
[17:21:09.730] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.03143, thr difference RMS: 1.52185
[17:21:09.730] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.16064, thr difference RMS: 1.21079
[17:21:09.730] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.62478, thr difference RMS: 1.55291
[17:21:09.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.9869, thr difference RMS: 1.47558
[17:21:09.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.83642, thr difference RMS: 1.17479
[17:21:09.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.0171, thr difference RMS: 1.35227
[17:21:09.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.3967, thr difference RMS: 1.82382
[17:21:09.731] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.67651, thr difference RMS: 1.33054
[17:21:09.732] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.41647, thr difference RMS: 1.15298
[17:21:09.732] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.0742, thr difference RMS: 1.15883
[17:21:09.732] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.71802, thr difference RMS: 1.70552
[17:21:09.732] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.58594, thr difference RMS: 1.67989
[17:21:09.732] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.05196, thr difference RMS: 1.53135
[17:21:09.733] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.01608, thr difference RMS: 1.50659
[17:21:09.733] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.93053, thr difference RMS: 1.12926
[17:21:09.733] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.53093, thr difference RMS: 1.50166
[17:21:09.733] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.0548, thr difference RMS: 1.50514
[17:21:09.733] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.17226, thr difference RMS: 1.19919
[17:21:09.734] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.60685, thr difference RMS: 1.55512
[17:21:09.734] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 12.112, thr difference RMS: 1.49608
[17:21:09.734] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.0108, thr difference RMS: 1.15565
[17:21:09.734] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.0856, thr difference RMS: 1.35425
[17:21:09.734] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.40016, thr difference RMS: 1.81909
[17:21:09.735] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.71148, thr difference RMS: 1.33519
[17:21:09.735] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.43931, thr difference RMS: 1.16927
[17:21:09.735] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.1475, thr difference RMS: 1.18741
[17:21:09.735] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.70003, thr difference RMS: 1.68608
[17:21:09.735] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.56637, thr difference RMS: 1.7138
[17:21:09.736] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.10987, thr difference RMS: 1.51947
[17:21:09.736] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.03377, thr difference RMS: 1.50424
[17:21:09.736] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.159, thr difference RMS: 1.14697
[17:21:09.736] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.70941, thr difference RMS: 1.47661
[17:21:09.840] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[17:21:09.843] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1987 seconds
[17:21:09.844] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:21:10.573] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:21:10.573] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:21:10.577] <TB2>     INFO: ######################################################################
[17:21:10.577] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[17:21:10.577] <TB2>     INFO: ######################################################################
[17:21:10.577] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:10.577] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:21:10.577] <TB2>     INFO:    ----------------------------------------------------------------------
[17:21:10.577] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:21:10.587] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:21:10.587] <TB2>     INFO:     run 1 of 1
[17:21:10.587] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:21:10.933] <TB2>     INFO: Expecting 59072000 events.
[17:21:40.166] <TB2>     INFO: 1073000 events read in total (28518ms).
[17:22:08.366] <TB2>     INFO: 2141600 events read in total (56718ms).
[17:22:35.495] <TB2>     INFO: 3211800 events read in total (83847ms).
[17:23:03.230] <TB2>     INFO: 4282800 events read in total (111582ms).
[17:23:31.179] <TB2>     INFO: 5351600 events read in total (139531ms).
[17:23:59.750] <TB2>     INFO: 6422800 events read in total (168102ms).
[17:24:27.961] <TB2>     INFO: 7493200 events read in total (196313ms).
[17:24:56.128] <TB2>     INFO: 8561800 events read in total (224480ms).
[17:25:24.363] <TB2>     INFO: 9633400 events read in total (252715ms).
[17:25:52.577] <TB2>     INFO: 10702400 events read in total (280929ms).
[17:26:20.928] <TB2>     INFO: 11771200 events read in total (309280ms).
[17:26:49.232] <TB2>     INFO: 12843800 events read in total (337584ms).
[17:27:17.527] <TB2>     INFO: 13912200 events read in total (365879ms).
[17:27:45.801] <TB2>     INFO: 14980600 events read in total (394153ms).
[17:28:14.208] <TB2>     INFO: 16053200 events read in total (422560ms).
[17:28:42.480] <TB2>     INFO: 17122400 events read in total (450832ms).
[17:29:10.843] <TB2>     INFO: 18192200 events read in total (479195ms).
[17:29:39.119] <TB2>     INFO: 19263800 events read in total (507471ms).
[17:30:07.457] <TB2>     INFO: 20332200 events read in total (535809ms).
[17:30:35.801] <TB2>     INFO: 21403200 events read in total (564153ms).
[17:31:04.132] <TB2>     INFO: 22473800 events read in total (592484ms).
[17:31:32.432] <TB2>     INFO: 23542400 events read in total (620784ms).
[17:32:00.748] <TB2>     INFO: 24613600 events read in total (649100ms).
[17:32:29.096] <TB2>     INFO: 25683000 events read in total (677448ms).
[17:32:57.397] <TB2>     INFO: 26751200 events read in total (705749ms).
[17:33:25.740] <TB2>     INFO: 27823200 events read in total (734092ms).
[17:33:54.040] <TB2>     INFO: 28892800 events read in total (762392ms).
[17:34:22.266] <TB2>     INFO: 29961400 events read in total (790618ms).
[17:34:50.582] <TB2>     INFO: 31033600 events read in total (818934ms).
[17:35:18.799] <TB2>     INFO: 32102200 events read in total (847151ms).
[17:35:47.042] <TB2>     INFO: 33170800 events read in total (875394ms).
[17:36:15.411] <TB2>     INFO: 34243200 events read in total (903763ms).
[17:36:43.683] <TB2>     INFO: 35311400 events read in total (932035ms).
[17:37:11.976] <TB2>     INFO: 36379800 events read in total (960328ms).
[17:37:40.349] <TB2>     INFO: 37452000 events read in total (988701ms).
[17:38:08.568] <TB2>     INFO: 38520600 events read in total (1016920ms).
[17:38:36.818] <TB2>     INFO: 39589200 events read in total (1045170ms).
[17:39:05.163] <TB2>     INFO: 40661200 events read in total (1073515ms).
[17:39:33.359] <TB2>     INFO: 41730000 events read in total (1101711ms).
[17:40:01.658] <TB2>     INFO: 42798400 events read in total (1130010ms).
[17:40:29.992] <TB2>     INFO: 43870800 events read in total (1158344ms).
[17:40:58.310] <TB2>     INFO: 44939400 events read in total (1186662ms).
[17:41:26.656] <TB2>     INFO: 46007600 events read in total (1215008ms).
[17:41:54.004] <TB2>     INFO: 47078400 events read in total (1243356ms).
[17:42:23.415] <TB2>     INFO: 48148000 events read in total (1271767ms).
[17:42:51.783] <TB2>     INFO: 49216200 events read in total (1300135ms).
[17:43:20.213] <TB2>     INFO: 50286200 events read in total (1328565ms).
[17:43:48.627] <TB2>     INFO: 51356000 events read in total (1356979ms).
[17:44:16.971] <TB2>     INFO: 52424400 events read in total (1385323ms).
[17:44:45.416] <TB2>     INFO: 53494000 events read in total (1413768ms).
[17:45:13.833] <TB2>     INFO: 54564600 events read in total (1442185ms).
[17:45:42.244] <TB2>     INFO: 55633200 events read in total (1470596ms).
[17:46:10.631] <TB2>     INFO: 56701600 events read in total (1498983ms).
[17:46:39.038] <TB2>     INFO: 57772400 events read in total (1527390ms).
[17:47:07.435] <TB2>     INFO: 58841200 events read in total (1555788ms).
[17:47:13.830] <TB2>     INFO: 59072000 events read in total (1562182ms).
[17:47:13.858] <TB2>     INFO: Test took 1563272ms.
[17:47:13.915] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:14.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:47:14.049] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:15.194] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:47:15.194] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:16.347] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:47:16.347] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:17.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:47:17.528] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:18.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:47:18.708] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:19.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:47:19.880] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:21.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:47:21.041] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:22.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:47:22.214] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:23.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:47:23.394] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:24.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:47:24.579] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:25.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:47:25.767] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:26.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:47:26.954] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:28.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:47:28.136] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:29.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:47:29.336] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:30.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:47:30.480] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:31.679] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:47:31.679] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:47:32.836] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 440795136
[17:47:32.864] <TB2>     INFO: PixTestScurves::scurves() done 
[17:47:32.864] <TB2>     INFO: Vcal mean:  35.09  35.10  35.09  35.12  35.12  35.07  35.11  35.09  35.08  35.12  35.08  35.07  35.10  35.11  35.10  35.12 
[17:47:32.864] <TB2>     INFO: Vcal RMS:    0.68   0.62   0.77   0.78   0.66   0.60   0.73   0.66   0.84   0.59   0.75   0.71   0.64   0.68   0.62   0.64 
[17:47:32.864] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:47:32.939] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:47:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:47:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:47:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:47:32.939] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:47:32.939] <TB2>     INFO: ######################################################################
[17:47:32.939] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:47:32.939] <TB2>     INFO: ######################################################################
[17:47:32.942] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:47:33.286] <TB2>     INFO: Expecting 41600 events.
[17:47:37.375] <TB2>     INFO: 41600 events read in total (3359ms).
[17:47:37.375] <TB2>     INFO: Test took 4433ms.
[17:47:37.383] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:37.383] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[17:47:37.383] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:47:37.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 24, 30] has eff 0/10
[17:47:37.388] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 24, 30]
[17:47:37.392] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[17:47:37.392] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:47:37.392] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:47:37.392] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:47:37.731] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:47:38.077] <TB2>     INFO: Expecting 41600 events.
[17:47:42.218] <TB2>     INFO: 41600 events read in total (3427ms).
[17:47:42.219] <TB2>     INFO: Test took 4488ms.
[17:47:42.227] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:42.227] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:47:42.227] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.713
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.907
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.224
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,16] phvalue 162
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.463
[17:47:42.232] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 164
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.169
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 180
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.445
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.024
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.07
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 181
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.888
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.979
[17:47:42.233] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.514
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.943
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 182
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.943
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.083
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 189
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.076
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.96
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:47:42.234] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:47:42.235] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:47:42.325] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:47:42.667] <TB2>     INFO: Expecting 41600 events.
[17:47:46.824] <TB2>     INFO: 41600 events read in total (3442ms).
[17:47:46.824] <TB2>     INFO: Test took 4499ms.
[17:47:46.832] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:47:46.832] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:47:46.832] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:47:46.836] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:47:46.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 2
[17:47:46.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0194
[17:47:46.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 84
[17:47:46.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.0784
[17:47:46.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,50] phvalue 82
[17:47:46.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.2937
[17:47:46.837] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 54
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.5913
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 57
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.7779
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 78
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.5714
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,66] phvalue 72
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5835
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 74
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.4938
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.6509
[17:47:46.838] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 79
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.799
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 92
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.7853
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2104
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 87
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4204
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,11] phvalue 72
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.3084
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 94
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.3555
[17:47:46.839] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,30] phvalue 99
[17:47:46.840] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.1375
[17:47:46.840] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[17:47:46.841] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 0 0
[17:47:47.251] <TB2>     INFO: Expecting 2560 events.
[17:47:48.210] <TB2>     INFO: 2560 events read in total (244ms).
[17:47:48.211] <TB2>     INFO: Test took 1370ms.
[17:47:48.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:48.211] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 50, 1 1
[17:47:48.719] <TB2>     INFO: Expecting 2560 events.
[17:47:49.675] <TB2>     INFO: 2560 events read in total (242ms).
[17:47:49.676] <TB2>     INFO: Test took 1465ms.
[17:47:49.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:49.676] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 2 2
[17:47:50.183] <TB2>     INFO: Expecting 2560 events.
[17:47:51.140] <TB2>     INFO: 2560 events read in total (242ms).
[17:47:51.141] <TB2>     INFO: Test took 1465ms.
[17:47:51.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:51.141] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[17:47:51.648] <TB2>     INFO: Expecting 2560 events.
[17:47:52.607] <TB2>     INFO: 2560 events read in total (244ms).
[17:47:52.607] <TB2>     INFO: Test took 1466ms.
[17:47:52.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:52.608] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 4 4
[17:47:53.115] <TB2>     INFO: Expecting 2560 events.
[17:47:54.071] <TB2>     INFO: 2560 events read in total (241ms).
[17:47:54.072] <TB2>     INFO: Test took 1464ms.
[17:47:54.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:54.072] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 66, 5 5
[17:47:54.581] <TB2>     INFO: Expecting 2560 events.
[17:47:55.538] <TB2>     INFO: 2560 events read in total (242ms).
[17:47:55.539] <TB2>     INFO: Test took 1467ms.
[17:47:55.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:55.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 6 6
[17:47:56.049] <TB2>     INFO: Expecting 2560 events.
[17:47:57.006] <TB2>     INFO: 2560 events read in total (242ms).
[17:47:57.006] <TB2>     INFO: Test took 1467ms.
[17:47:57.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:57.006] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[17:47:57.514] <TB2>     INFO: Expecting 2560 events.
[17:47:58.472] <TB2>     INFO: 2560 events read in total (243ms).
[17:47:58.472] <TB2>     INFO: Test took 1466ms.
[17:47:58.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:58.472] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 8 8
[17:47:58.979] <TB2>     INFO: Expecting 2560 events.
[17:47:59.939] <TB2>     INFO: 2560 events read in total (245ms).
[17:47:59.939] <TB2>     INFO: Test took 1467ms.
[17:47:59.940] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:47:59.941] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[17:48:00.446] <TB2>     INFO: Expecting 2560 events.
[17:48:01.405] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:01.405] <TB2>     INFO: Test took 1464ms.
[17:48:01.405] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:01.406] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[17:48:01.913] <TB2>     INFO: Expecting 2560 events.
[17:48:02.872] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:02.872] <TB2>     INFO: Test took 1466ms.
[17:48:02.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:02.872] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 11 11
[17:48:03.380] <TB2>     INFO: Expecting 2560 events.
[17:48:04.339] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:04.340] <TB2>     INFO: Test took 1468ms.
[17:48:04.340] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:04.340] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 11, 12 12
[17:48:04.847] <TB2>     INFO: Expecting 2560 events.
[17:48:05.806] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:05.806] <TB2>     INFO: Test took 1466ms.
[17:48:05.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:05.807] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 13 13
[17:48:06.314] <TB2>     INFO: Expecting 2560 events.
[17:48:07.271] <TB2>     INFO: 2560 events read in total (242ms).
[17:48:07.272] <TB2>     INFO: Test took 1465ms.
[17:48:07.272] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:07.272] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 30, 14 14
[17:48:07.779] <TB2>     INFO: Expecting 2560 events.
[17:48:08.737] <TB2>     INFO: 2560 events read in total (243ms).
[17:48:08.737] <TB2>     INFO: Test took 1465ms.
[17:48:08.737] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:08.738] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[17:48:09.245] <TB2>     INFO: Expecting 2560 events.
[17:48:10.205] <TB2>     INFO: 2560 events read in total (246ms).
[17:48:10.205] <TB2>     INFO: Test took 1467ms.
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[17:48:10.205] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[17:48:10.211] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:10.715] <TB2>     INFO: Expecting 655360 events.
[17:48:22.516] <TB2>     INFO: 655360 events read in total (11087ms).
[17:48:22.527] <TB2>     INFO: Expecting 655360 events.
[17:48:34.190] <TB2>     INFO: 655360 events read in total (11098ms).
[17:48:34.205] <TB2>     INFO: Expecting 655360 events.
[17:48:45.568] <TB2>     INFO: 655360 events read in total (10798ms).
[17:48:45.588] <TB2>     INFO: Expecting 655360 events.
[17:48:57.147] <TB2>     INFO: 655360 events read in total (10997ms).
[17:48:57.170] <TB2>     INFO: Expecting 655360 events.
[17:49:08.755] <TB2>     INFO: 655360 events read in total (11028ms).
[17:49:08.783] <TB2>     INFO: Expecting 655360 events.
[17:49:20.344] <TB2>     INFO: 655360 events read in total (11013ms).
[17:49:20.378] <TB2>     INFO: Expecting 655360 events.
[17:49:31.760] <TB2>     INFO: 655360 events read in total (10838ms).
[17:49:31.796] <TB2>     INFO: Expecting 655360 events.
[17:49:43.193] <TB2>     INFO: 655360 events read in total (10850ms).
[17:49:43.234] <TB2>     INFO: Expecting 655360 events.
[17:49:54.860] <TB2>     INFO: 655360 events read in total (11095ms).
[17:49:54.904] <TB2>     INFO: Expecting 655360 events.
[17:50:06.551] <TB2>     INFO: 655360 events read in total (11113ms).
[17:50:06.602] <TB2>     INFO: Expecting 655360 events.
[17:50:18.199] <TB2>     INFO: 655360 events read in total (11071ms).
[17:50:18.253] <TB2>     INFO: Expecting 655360 events.
[17:50:29.884] <TB2>     INFO: 655360 events read in total (11104ms).
[17:50:29.942] <TB2>     INFO: Expecting 655360 events.
[17:50:41.539] <TB2>     INFO: 655360 events read in total (11070ms).
[17:50:41.605] <TB2>     INFO: Expecting 655360 events.
[17:50:53.265] <TB2>     INFO: 655360 events read in total (11134ms).
[17:50:53.331] <TB2>     INFO: Expecting 655360 events.
[17:51:04.917] <TB2>     INFO: 655360 events read in total (11059ms).
[17:51:04.987] <TB2>     INFO: Expecting 655360 events.
[17:51:16.607] <TB2>     INFO: 655360 events read in total (11094ms).
[17:51:16.691] <TB2>     INFO: Test took 186480ms.
[17:51:16.787] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:51:17.092] <TB2>     INFO: Expecting 655360 events.
[17:51:28.862] <TB2>     INFO: 655360 events read in total (11056ms).
[17:51:28.873] <TB2>     INFO: Expecting 655360 events.
[17:51:40.488] <TB2>     INFO: 655360 events read in total (11046ms).
[17:51:40.502] <TB2>     INFO: Expecting 655360 events.
[17:51:52.115] <TB2>     INFO: 655360 events read in total (11048ms).
[17:51:52.135] <TB2>     INFO: Expecting 655360 events.
[17:52:03.725] <TB2>     INFO: 655360 events read in total (11031ms).
[17:52:03.748] <TB2>     INFO: Expecting 655360 events.
[17:52:15.362] <TB2>     INFO: 655360 events read in total (11058ms).
[17:52:15.390] <TB2>     INFO: Expecting 655360 events.
[17:52:26.950] <TB2>     INFO: 655360 events read in total (11006ms).
[17:52:26.982] <TB2>     INFO: Expecting 655360 events.
[17:52:38.532] <TB2>     INFO: 655360 events read in total (11000ms).
[17:52:38.568] <TB2>     INFO: Expecting 655360 events.
[17:52:50.205] <TB2>     INFO: 655360 events read in total (11095ms).
[17:52:50.245] <TB2>     INFO: Expecting 655360 events.
[17:53:01.892] <TB2>     INFO: 655360 events read in total (11108ms).
[17:53:01.938] <TB2>     INFO: Expecting 655360 events.
[17:53:13.570] <TB2>     INFO: 655360 events read in total (11102ms).
[17:53:13.620] <TB2>     INFO: Expecting 655360 events.
[17:53:25.261] <TB2>     INFO: 655360 events read in total (11115ms).
[17:53:25.314] <TB2>     INFO: Expecting 655360 events.
[17:53:36.902] <TB2>     INFO: 655360 events read in total (11061ms).
[17:53:36.959] <TB2>     INFO: Expecting 655360 events.
[17:53:48.559] <TB2>     INFO: 655360 events read in total (11073ms).
[17:53:48.621] <TB2>     INFO: Expecting 655360 events.
[17:54:00.235] <TB2>     INFO: 655360 events read in total (11088ms).
[17:54:00.301] <TB2>     INFO: Expecting 655360 events.
[17:54:11.925] <TB2>     INFO: 655360 events read in total (11098ms).
[17:54:11.998] <TB2>     INFO: Expecting 655360 events.
[17:54:23.688] <TB2>     INFO: 655360 events read in total (11164ms).
[17:54:23.769] <TB2>     INFO: Test took 186983ms.
[17:54:23.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:54:23.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:54:23.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:54:23.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:54:23.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:54:23.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:54:23.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:54:23.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:54:23.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:54:23.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:54:23.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:54:23.948] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:54:23.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:54:23.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:54:23.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:54:23.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:54:23.950] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:54:23.950] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:23.957] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:23.965] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:23.971] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:23.978] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:23.985] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:23.992] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:23.999] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.006] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.013] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:54:24.019] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:54:24.026] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:54:24.033] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.040] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.046] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:54:24.053] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:54:24.060] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:54:24.066] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:54:24.073] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:54:24.080] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:54:24.087] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:54:24.093] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[17:54:24.100] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[17:54:24.107] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.114] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.120] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:54:24.127] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:54:24.134] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:54:24.140] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:54:24.147] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:54:24.154] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:54:24.161] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:54:24.168] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.174] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.181] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:54:24.188] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:54:24.195] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:54:24.202] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:54:24.208] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:54:24.216] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:54:24.246] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C0.dat
[17:54:24.246] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C1.dat
[17:54:24.246] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C2.dat
[17:54:24.246] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C3.dat
[17:54:24.246] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C4.dat
[17:54:24.246] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C5.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C6.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C7.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C8.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C9.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C10.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C11.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C12.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C13.dat
[17:54:24.247] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C14.dat
[17:54:24.248] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//dacParameters35_C15.dat
[17:54:24.593] <TB2>     INFO: Expecting 41600 events.
[17:54:28.420] <TB2>     INFO: 41600 events read in total (3112ms).
[17:54:28.421] <TB2>     INFO: Test took 4170ms.
[17:54:29.074] <TB2>     INFO: Expecting 41600 events.
[17:54:32.899] <TB2>     INFO: 41600 events read in total (3110ms).
[17:54:32.900] <TB2>     INFO: Test took 4171ms.
[17:54:33.553] <TB2>     INFO: Expecting 41600 events.
[17:54:37.410] <TB2>     INFO: 41600 events read in total (3142ms).
[17:54:37.410] <TB2>     INFO: Test took 4204ms.
[17:54:37.714] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:37.845] <TB2>     INFO: Expecting 2560 events.
[17:54:38.804] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:38.804] <TB2>     INFO: Test took 1090ms.
[17:54:38.806] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:39.313] <TB2>     INFO: Expecting 2560 events.
[17:54:40.271] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:40.271] <TB2>     INFO: Test took 1465ms.
[17:54:40.273] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:40.780] <TB2>     INFO: Expecting 2560 events.
[17:54:41.738] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:41.739] <TB2>     INFO: Test took 1466ms.
[17:54:41.741] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:42.247] <TB2>     INFO: Expecting 2560 events.
[17:54:43.208] <TB2>     INFO: 2560 events read in total (246ms).
[17:54:43.208] <TB2>     INFO: Test took 1468ms.
[17:54:43.210] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:43.717] <TB2>     INFO: Expecting 2560 events.
[17:54:44.674] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:44.675] <TB2>     INFO: Test took 1465ms.
[17:54:44.678] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:45.183] <TB2>     INFO: Expecting 2560 events.
[17:54:46.140] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:46.142] <TB2>     INFO: Test took 1464ms.
[17:54:46.144] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:46.651] <TB2>     INFO: Expecting 2560 events.
[17:54:47.611] <TB2>     INFO: 2560 events read in total (246ms).
[17:54:47.611] <TB2>     INFO: Test took 1467ms.
[17:54:47.613] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:48.119] <TB2>     INFO: Expecting 2560 events.
[17:54:49.078] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:49.078] <TB2>     INFO: Test took 1465ms.
[17:54:49.080] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:49.587] <TB2>     INFO: Expecting 2560 events.
[17:54:50.546] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:50.547] <TB2>     INFO: Test took 1467ms.
[17:54:50.548] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:51.055] <TB2>     INFO: Expecting 2560 events.
[17:54:52.014] <TB2>     INFO: 2560 events read in total (244ms).
[17:54:52.015] <TB2>     INFO: Test took 1467ms.
[17:54:52.017] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:52.523] <TB2>     INFO: Expecting 2560 events.
[17:54:53.480] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:53.480] <TB2>     INFO: Test took 1463ms.
[17:54:53.482] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:53.988] <TB2>     INFO: Expecting 2560 events.
[17:54:54.947] <TB2>     INFO: 2560 events read in total (243ms).
[17:54:54.947] <TB2>     INFO: Test took 1465ms.
[17:54:54.949] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:55.456] <TB2>     INFO: Expecting 2560 events.
[17:54:56.416] <TB2>     INFO: 2560 events read in total (245ms).
[17:54:56.416] <TB2>     INFO: Test took 1467ms.
[17:54:56.418] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:56.925] <TB2>     INFO: Expecting 2560 events.
[17:54:57.885] <TB2>     INFO: 2560 events read in total (245ms).
[17:54:57.885] <TB2>     INFO: Test took 1467ms.
[17:54:57.887] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:58.394] <TB2>     INFO: Expecting 2560 events.
[17:54:59.354] <TB2>     INFO: 2560 events read in total (245ms).
[17:54:59.354] <TB2>     INFO: Test took 1468ms.
[17:54:59.356] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:54:59.863] <TB2>     INFO: Expecting 2560 events.
[17:55:00.821] <TB2>     INFO: 2560 events read in total (243ms).
[17:55:00.822] <TB2>     INFO: Test took 1466ms.
[17:55:00.824] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:01.331] <TB2>     INFO: Expecting 2560 events.
[17:55:02.290] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:02.290] <TB2>     INFO: Test took 1466ms.
[17:55:02.293] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:02.799] <TB2>     INFO: Expecting 2560 events.
[17:55:03.758] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:03.758] <TB2>     INFO: Test took 1465ms.
[17:55:03.760] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:04.267] <TB2>     INFO: Expecting 2560 events.
[17:55:05.224] <TB2>     INFO: 2560 events read in total (242ms).
[17:55:05.225] <TB2>     INFO: Test took 1465ms.
[17:55:05.227] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:05.733] <TB2>     INFO: Expecting 2560 events.
[17:55:06.692] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:06.693] <TB2>     INFO: Test took 1466ms.
[17:55:06.695] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:07.202] <TB2>     INFO: Expecting 2560 events.
[17:55:08.159] <TB2>     INFO: 2560 events read in total (243ms).
[17:55:08.159] <TB2>     INFO: Test took 1464ms.
[17:55:08.162] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:08.667] <TB2>     INFO: Expecting 2560 events.
[17:55:09.625] <TB2>     INFO: 2560 events read in total (243ms).
[17:55:09.625] <TB2>     INFO: Test took 1463ms.
[17:55:09.628] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:10.134] <TB2>     INFO: Expecting 2560 events.
[17:55:11.094] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:11.095] <TB2>     INFO: Test took 1467ms.
[17:55:11.097] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:11.603] <TB2>     INFO: Expecting 2560 events.
[17:55:12.562] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:12.563] <TB2>     INFO: Test took 1466ms.
[17:55:12.566] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:13.072] <TB2>     INFO: Expecting 2560 events.
[17:55:14.031] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:14.032] <TB2>     INFO: Test took 1466ms.
[17:55:14.034] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:14.541] <TB2>     INFO: Expecting 2560 events.
[17:55:15.500] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:15.500] <TB2>     INFO: Test took 1466ms.
[17:55:15.503] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:16.008] <TB2>     INFO: Expecting 2560 events.
[17:55:16.968] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:16.968] <TB2>     INFO: Test took 1466ms.
[17:55:16.971] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:17.477] <TB2>     INFO: Expecting 2560 events.
[17:55:18.435] <TB2>     INFO: 2560 events read in total (244ms).
[17:55:18.435] <TB2>     INFO: Test took 1464ms.
[17:55:18.438] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:18.944] <TB2>     INFO: Expecting 2560 events.
[17:55:19.902] <TB2>     INFO: 2560 events read in total (243ms).
[17:55:19.903] <TB2>     INFO: Test took 1465ms.
[17:55:19.905] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:20.411] <TB2>     INFO: Expecting 2560 events.
[17:55:21.369] <TB2>     INFO: 2560 events read in total (243ms).
[17:55:21.369] <TB2>     INFO: Test took 1464ms.
[17:55:21.371] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:21.878] <TB2>     INFO: Expecting 2560 events.
[17:55:22.839] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:22.839] <TB2>     INFO: Test took 1468ms.
[17:55:22.842] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:55:23.348] <TB2>     INFO: Expecting 2560 events.
[17:55:24.308] <TB2>     INFO: 2560 events read in total (245ms).
[17:55:24.308] <TB2>     INFO: Test took 1466ms.
[17:55:25.328] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[17:55:25.328] <TB2>     INFO: PH scale (per ROC):    76  80  74  73  80  80  80  82  80  84  80  72  80  80  80  77
[17:55:25.328] <TB2>     INFO: PH offset (per ROC):  169 165 194 193 172 174 174 165 171 157 176 167 176 156 151 176
[17:55:25.499] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:55:25.502] <TB2>     INFO: ######################################################################
[17:55:25.502] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:55:25.502] <TB2>     INFO: ######################################################################
[17:55:25.502] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:55:25.515] <TB2>     INFO: scanning low vcal = 10
[17:55:25.857] <TB2>     INFO: Expecting 41600 events.
[17:55:29.568] <TB2>     INFO: 41600 events read in total (2996ms).
[17:55:29.569] <TB2>     INFO: Test took 4054ms.
[17:55:29.570] <TB2>     INFO: scanning low vcal = 20
[17:55:30.077] <TB2>     INFO: Expecting 41600 events.
[17:55:33.802] <TB2>     INFO: 41600 events read in total (3011ms).
[17:55:33.802] <TB2>     INFO: Test took 4231ms.
[17:55:33.804] <TB2>     INFO: scanning low vcal = 30
[17:55:34.310] <TB2>     INFO: Expecting 41600 events.
[17:55:38.053] <TB2>     INFO: 41600 events read in total (3028ms).
[17:55:38.054] <TB2>     INFO: Test took 4250ms.
[17:55:38.055] <TB2>     INFO: scanning low vcal = 40
[17:55:38.557] <TB2>     INFO: Expecting 41600 events.
[17:55:42.815] <TB2>     INFO: 41600 events read in total (3542ms).
[17:55:42.816] <TB2>     INFO: Test took 4761ms.
[17:55:42.819] <TB2>     INFO: scanning low vcal = 50
[17:55:43.240] <TB2>     INFO: Expecting 41600 events.
[17:55:47.515] <TB2>     INFO: 41600 events read in total (3557ms).
[17:55:47.516] <TB2>     INFO: Test took 4697ms.
[17:55:47.519] <TB2>     INFO: scanning low vcal = 60
[17:55:47.943] <TB2>     INFO: Expecting 41600 events.
[17:55:52.200] <TB2>     INFO: 41600 events read in total (3542ms).
[17:55:52.200] <TB2>     INFO: Test took 4681ms.
[17:55:52.204] <TB2>     INFO: scanning low vcal = 70
[17:55:52.626] <TB2>     INFO: Expecting 41600 events.
[17:55:56.902] <TB2>     INFO: 41600 events read in total (3561ms).
[17:55:56.902] <TB2>     INFO: Test took 4698ms.
[17:55:56.905] <TB2>     INFO: scanning low vcal = 80
[17:55:57.327] <TB2>     INFO: Expecting 41600 events.
[17:56:01.581] <TB2>     INFO: 41600 events read in total (3539ms).
[17:56:01.581] <TB2>     INFO: Test took 4676ms.
[17:56:01.584] <TB2>     INFO: scanning low vcal = 90
[17:56:02.009] <TB2>     INFO: Expecting 41600 events.
[17:56:06.269] <TB2>     INFO: 41600 events read in total (3545ms).
[17:56:06.269] <TB2>     INFO: Test took 4685ms.
[17:56:06.273] <TB2>     INFO: scanning low vcal = 100
[17:56:06.696] <TB2>     INFO: Expecting 41600 events.
[17:56:11.095] <TB2>     INFO: 41600 events read in total (3684ms).
[17:56:11.096] <TB2>     INFO: Test took 4823ms.
[17:56:11.098] <TB2>     INFO: scanning low vcal = 110
[17:56:11.521] <TB2>     INFO: Expecting 41600 events.
[17:56:15.772] <TB2>     INFO: 41600 events read in total (3536ms).
[17:56:15.773] <TB2>     INFO: Test took 4675ms.
[17:56:15.776] <TB2>     INFO: scanning low vcal = 120
[17:56:16.199] <TB2>     INFO: Expecting 41600 events.
[17:56:20.473] <TB2>     INFO: 41600 events read in total (3560ms).
[17:56:20.473] <TB2>     INFO: Test took 4697ms.
[17:56:20.476] <TB2>     INFO: scanning low vcal = 130
[17:56:20.901] <TB2>     INFO: Expecting 41600 events.
[17:56:25.166] <TB2>     INFO: 41600 events read in total (3550ms).
[17:56:25.167] <TB2>     INFO: Test took 4691ms.
[17:56:25.170] <TB2>     INFO: scanning low vcal = 140
[17:56:25.592] <TB2>     INFO: Expecting 41600 events.
[17:56:29.858] <TB2>     INFO: 41600 events read in total (3551ms).
[17:56:29.859] <TB2>     INFO: Test took 4689ms.
[17:56:29.862] <TB2>     INFO: scanning low vcal = 150
[17:56:30.288] <TB2>     INFO: Expecting 41600 events.
[17:56:34.561] <TB2>     INFO: 41600 events read in total (3558ms).
[17:56:34.561] <TB2>     INFO: Test took 4699ms.
[17:56:34.564] <TB2>     INFO: scanning low vcal = 160
[17:56:34.988] <TB2>     INFO: Expecting 41600 events.
[17:56:39.243] <TB2>     INFO: 41600 events read in total (3540ms).
[17:56:39.244] <TB2>     INFO: Test took 4680ms.
[17:56:39.247] <TB2>     INFO: scanning low vcal = 170
[17:56:39.668] <TB2>     INFO: Expecting 41600 events.
[17:56:43.941] <TB2>     INFO: 41600 events read in total (3558ms).
[17:56:43.942] <TB2>     INFO: Test took 4695ms.
[17:56:43.946] <TB2>     INFO: scanning low vcal = 180
[17:56:44.371] <TB2>     INFO: Expecting 41600 events.
[17:56:48.653] <TB2>     INFO: 41600 events read in total (3567ms).
[17:56:48.654] <TB2>     INFO: Test took 4708ms.
[17:56:48.656] <TB2>     INFO: scanning low vcal = 190
[17:56:49.079] <TB2>     INFO: Expecting 41600 events.
[17:56:53.348] <TB2>     INFO: 41600 events read in total (3554ms).
[17:56:53.348] <TB2>     INFO: Test took 4692ms.
[17:56:53.351] <TB2>     INFO: scanning low vcal = 200
[17:56:53.776] <TB2>     INFO: Expecting 41600 events.
[17:56:58.036] <TB2>     INFO: 41600 events read in total (3545ms).
[17:56:58.037] <TB2>     INFO: Test took 4686ms.
[17:56:58.039] <TB2>     INFO: scanning low vcal = 210
[17:56:58.460] <TB2>     INFO: Expecting 41600 events.
[17:57:02.739] <TB2>     INFO: 41600 events read in total (3563ms).
[17:57:02.740] <TB2>     INFO: Test took 4700ms.
[17:57:02.743] <TB2>     INFO: scanning low vcal = 220
[17:57:03.164] <TB2>     INFO: Expecting 41600 events.
[17:57:07.423] <TB2>     INFO: 41600 events read in total (3544ms).
[17:57:07.424] <TB2>     INFO: Test took 4681ms.
[17:57:07.427] <TB2>     INFO: scanning low vcal = 230
[17:57:07.851] <TB2>     INFO: Expecting 41600 events.
[17:57:12.131] <TB2>     INFO: 41600 events read in total (3566ms).
[17:57:12.132] <TB2>     INFO: Test took 4705ms.
[17:57:12.135] <TB2>     INFO: scanning low vcal = 240
[17:57:12.557] <TB2>     INFO: Expecting 41600 events.
[17:57:16.833] <TB2>     INFO: 41600 events read in total (3561ms).
[17:57:16.833] <TB2>     INFO: Test took 4698ms.
[17:57:16.836] <TB2>     INFO: scanning low vcal = 250
[17:57:17.258] <TB2>     INFO: Expecting 41600 events.
[17:57:21.533] <TB2>     INFO: 41600 events read in total (3560ms).
[17:57:21.534] <TB2>     INFO: Test took 4698ms.
[17:57:21.539] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:57:21.957] <TB2>     INFO: Expecting 41600 events.
[17:57:26.236] <TB2>     INFO: 41600 events read in total (3565ms).
[17:57:26.237] <TB2>     INFO: Test took 4698ms.
[17:57:26.240] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:57:26.662] <TB2>     INFO: Expecting 41600 events.
[17:57:30.925] <TB2>     INFO: 41600 events read in total (3548ms).
[17:57:30.925] <TB2>     INFO: Test took 4685ms.
[17:57:30.929] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:57:31.348] <TB2>     INFO: Expecting 41600 events.
[17:57:35.626] <TB2>     INFO: 41600 events read in total (3563ms).
[17:57:35.627] <TB2>     INFO: Test took 4698ms.
[17:57:35.630] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:57:36.053] <TB2>     INFO: Expecting 41600 events.
[17:57:40.323] <TB2>     INFO: 41600 events read in total (3555ms).
[17:57:40.324] <TB2>     INFO: Test took 4694ms.
[17:57:40.328] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:57:40.750] <TB2>     INFO: Expecting 41600 events.
[17:57:45.024] <TB2>     INFO: 41600 events read in total (3560ms).
[17:57:45.024] <TB2>     INFO: Test took 4696ms.
[17:57:45.583] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:57:45.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:57:45.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:57:45.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:57:45.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:57:45.586] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:57:45.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:57:45.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:57:45.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:57:45.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:57:45.587] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:57:45.588] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:57:45.588] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:57:45.588] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:57:45.588] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:57:45.588] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:57:45.588] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:58:24.160] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:58:24.160] <TB2>     INFO: non-linearity mean:  0.954 0.955 0.961 0.963 0.963 0.961 0.963 0.955 0.960 0.958 0.967 0.963 0.959 0.960 0.957 0.962
[17:58:24.160] <TB2>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.007 0.004 0.005 0.004 0.006 0.004 0.006 0.004 0.006 0.005 0.006 0.006 0.005
[17:58:24.161] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:58:24.183] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:58:24.205] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:58:24.227] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:58:24.249] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:58:24.271] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:58:24.293] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:58:24.315] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:58:24.337] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:58:24.359] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:58:24.382] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:58:24.403] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:58:24.426] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:58:24.447] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:58:24.469] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:58:24.491] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-J-NX_FPIXTest-17C-Nebraska-160428-1635_2016-04-28_16h35m_1461879332//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:58:24.513] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[17:58:24.513] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:58:24.521] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:58:24.521] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:58:24.524] <TB2>     INFO: ######################################################################
[17:58:24.524] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:58:24.524] <TB2>     INFO: ######################################################################
[17:58:24.526] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:58:24.536] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:58:24.537] <TB2>     INFO:     run 1 of 1
[17:58:24.537] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:58:24.883] <TB2>     INFO: Expecting 3120000 events.
[17:59:15.129] <TB2>     INFO: 1303345 events read in total (49531ms).
[18:00:05.188] <TB2>     INFO: 2603815 events read in total (99591ms).
[18:00:24.923] <TB2>     INFO: 3120000 events read in total (119326ms).
[18:00:24.967] <TB2>     INFO: Test took 120431ms.
[18:00:25.055] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[18:00:25.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[18:00:26.582] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[18:00:27.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[18:00:29.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[18:00:30.860] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[18:00:32.196] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[18:00:33.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[18:00:35.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[18:00:36.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[18:00:37.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[18:00:39.256] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[18:00:40.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[18:00:42.149] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[18:00:43.568] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[18:00:44.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[18:00:46.362] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[18:00:47.809] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 292347904
[18:00:47.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[18:00:47.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9123, RMS = 1.43441
[18:00:47.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:00:47.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[18:00:47.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.7773, RMS = 1.37288
[18:00:47.843] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:00:47.845] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[18:00:47.845] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.3776, RMS = 1.58661
[18:00:47.845] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[18:00:47.845] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[18:00:47.845] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.5367, RMS = 1.63342
[18:00:47.845] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[18:00:47.846] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[18:00:47.846] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3165, RMS = 1.15126
[18:00:47.846] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[18:00:47.846] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[18:00:47.846] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.2658, RMS = 1.15624
[18:00:47.846] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[18:00:47.847] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[18:00:47.847] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3758, RMS = 1.32311
[18:00:47.847] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[18:00:47.847] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[18:00:47.847] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1045, RMS = 1.46578
[18:00:47.847] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[18:00:47.849] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[18:00:47.849] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 61.537, RMS = 1.37134
[18:00:47.849] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 69
[18:00:47.849] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[18:00:47.849] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.001, RMS = 1.38918
[18:00:47.849] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 69
[18:00:47.850] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[18:00:47.850] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2072, RMS = 0.994893
[18:00:47.850] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:00:47.850] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[18:00:47.850] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.141, RMS = 1.17377
[18:00:47.850] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[18:00:47.851] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[18:00:47.851] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1883, RMS = 1.5776
[18:00:47.851] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[18:00:47.851] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[18:00:47.851] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.7659, RMS = 1.86024
[18:00:47.851] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[18:00:47.852] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[18:00:47.852] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9688, RMS = 1.238
[18:00:47.852] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:00:47.852] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[18:00:47.852] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9826, RMS = 1.20474
[18:00:47.852] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:00:47.853] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[18:00:47.853] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.0018, RMS = 1.47655
[18:00:47.853] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[18:00:47.853] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[18:00:47.853] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.422, RMS = 1.49047
[18:00:47.853] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[18:00:47.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[18:00:47.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.6599, RMS = 1.90625
[18:00:47.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 76
[18:00:47.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[18:00:47.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.1204, RMS = 1.67142
[18:00:47.855] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[18:00:47.856] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[18:00:47.856] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4739, RMS = 1.72655
[18:00:47.856] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[18:00:47.856] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[18:00:47.856] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.997, RMS = 1.65936
[18:00:47.856] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[18:00:47.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[18:00:47.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5653, RMS = 0.764303
[18:00:47.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[18:00:47.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[18:00:47.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0741, RMS = 0.72613
[18:00:47.857] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[18:00:47.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[18:00:47.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.8516, RMS = 0.913057
[18:00:47.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:00:47.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[18:00:47.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9295, RMS = 0.97674
[18:00:47.858] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:00:47.859] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[18:00:47.859] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3496, RMS = 1.06742
[18:00:47.859] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[18:00:47.859] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[18:00:47.859] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5583, RMS = 1.05775
[18:00:47.859] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[18:00:47.860] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[18:00:47.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.0988, RMS = 1.45703
[18:00:47.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[18:00:47.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[18:00:47.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.2994, RMS = 1.29183
[18:00:47.861] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[18:00:47.862] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[18:00:47.862] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0574, RMS = 1.21804
[18:00:47.862] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[18:00:47.862] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[18:00:47.862] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3529, RMS = 1.23552
[18:00:47.862] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[18:00:47.866] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[18:00:47.866] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    3    0    1    0    0    0    0    0    1    0    0    0    0
[18:00:47.866] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[18:00:47.964] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[18:00:47.964] <TB2>     INFO: enter test to run
[18:00:47.964] <TB2>     INFO:   test:  no parameter change
[18:00:47.964] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[18:00:47.965] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[18:00:47.965] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[18:00:47.965] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[18:00:48.459] <TB2>    QUIET: Connection to board 141 closed.
[18:00:48.460] <TB2>     INFO: pXar: this is the end, my friend
[18:00:48.460] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
