# TCL File Generated by Component Editor 13.0sp1
# Sat Mar 17 17:58:35 IST 2018
# DO NOT MODIFY


# 
# UART_TTL "UART TTL" v1.1
#  2018.03.17.17:58:35
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module UART_TTL
# 
set_module_property DESCRIPTION ""
set_module_property NAME UART_TTL
set_module_property VERSION 1.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME "UART TTL"
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL UART_module
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file RX_MACHINE.vhd VHDL PATH hdl/RX_MACHINE.vhd
add_fileset_file TX_MACHINE.vhd VHDL PATH hdl/TX_MACHINE.vhd
add_fileset_file UART_module.vhd VHDL PATH hdl/UART_module.vhd TOP_LEVEL_FILE
add_fileset_file uart_pkg.vhd VHDL PATH hdl/uart_pkg.vhd


# 
# parameters
# 
add_parameter baudrate INTEGER 115200
set_parameter_property baudrate DEFAULT_VALUE 115200
set_parameter_property baudrate DISPLAY_NAME baudrate
set_parameter_property baudrate TYPE INTEGER
set_parameter_property baudrate UNITS None
set_parameter_property baudrate ALLOWED_RANGES -2147483648:2147483647
set_parameter_property baudrate HDL_PARAMETER true
add_parameter dataBits INTEGER 8
set_parameter_property dataBits DEFAULT_VALUE 8
set_parameter_property dataBits DISPLAY_NAME dataBits
set_parameter_property dataBits TYPE INTEGER
set_parameter_property dataBits UNITS None
set_parameter_property dataBits ALLOWED_RANGES -2147483648:2147483647
set_parameter_property dataBits HDL_PARAMETER true
add_parameter stopBits INTEGER 1
set_parameter_property stopBits DEFAULT_VALUE 1
set_parameter_property stopBits DISPLAY_NAME stopBits
set_parameter_property stopBits TYPE INTEGER
set_parameter_property stopBits UNITS None
set_parameter_property stopBits ALLOWED_RANGES -2147483648:2147483647
set_parameter_property stopBits HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 50000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point avmm
# 
add_interface avmm avalon end
set_interface_property avmm addressUnits WORDS
set_interface_property avmm associatedClock clock
set_interface_property avmm associatedReset reset
set_interface_property avmm bitsPerSymbol 8
set_interface_property avmm burstOnBurstBoundariesOnly false
set_interface_property avmm burstcountUnits WORDS
set_interface_property avmm explicitAddressSpan 0
set_interface_property avmm holdTime 0
set_interface_property avmm linewrapBursts false
set_interface_property avmm maximumPendingReadTransactions 0
set_interface_property avmm readLatency 1
set_interface_property avmm readWaitTime 1
set_interface_property avmm setupTime 0
set_interface_property avmm timingUnits Cycles
set_interface_property avmm writeWaitTime 0
set_interface_property avmm ENABLED true
set_interface_property avmm EXPORT_OF ""
set_interface_property avmm PORT_NAME_MAP ""
set_interface_property avmm SVD_ADDRESS_GROUP ""

add_interface_port avmm avmm_address address Input 1
add_interface_port avmm avmm_read read Input 1
add_interface_port avmm avmm_readdata readdata Output 16
add_interface_port avmm avmm_write write Input 1
add_interface_port avmm avmm_writedata writedata Input 16
add_interface_port avmm avmm_waitrequest waitrequest Output 1
set_interface_assignment avmm embeddedsw.configuration.isFlash 0
set_interface_assignment avmm embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avmm embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avmm embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset rstn reset_n Input 1


# 
# connection point uart_io
# 
add_interface uart_io conduit end
set_interface_property uart_io associatedClock clock
set_interface_property uart_io associatedReset reset
set_interface_property uart_io ENABLED true
set_interface_property uart_io EXPORT_OF ""
set_interface_property uart_io PORT_NAME_MAP ""
set_interface_property uart_io SVD_ADDRESS_GROUP ""

add_interface_port uart_io rxd rxd Input 1
add_interface_port uart_io txd txd Output 1


# 
# connection point uart_led
# 
add_interface uart_led conduit end
set_interface_property uart_led associatedClock clock
set_interface_property uart_led associatedReset reset
set_interface_property uart_led ENABLED true
set_interface_property uart_led EXPORT_OF ""
set_interface_property uart_led PORT_NAME_MAP ""
set_interface_property uart_led SVD_ADDRESS_GROUP ""

add_interface_port uart_led dataavailable_n led_0 Output 1
add_interface_port uart_led readyfordata_n led_1 Output 1

