Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu Jun 28 15:47:58 2018
| Host             : PC-201805041311 running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a100tfgg484-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.398        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.300        |
| Device Static (W)        | 0.098        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        8 |       --- |             --- |
| Slice Logic             |    <0.001 |      522 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      206 |     63400 |            0.32 |
|   CARRY4                |    <0.001 |       35 |     15850 |            0.22 |
|   Register              |    <0.001 |      202 |    126800 |            0.16 |
|   LUT as Shift Register |    <0.001 |        7 |     19000 |            0.04 |
|   Others                |     0.000 |       21 |       --- |             --- |
| Signals                 |    <0.001 |      409 |       --- |             --- |
| Block RAM               |     0.003 |        1 |       135 |            0.74 |
| MMCM                    |     0.245 |        2 |         6 |           33.33 |
| I/O                     |     0.047 |       39 |       285 |           13.68 |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.398 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.025 |       0.009 |      0.015 |
| Vccaux    |       1.800 |     0.156 |       0.138 |      0.018 |
| Vcco33    |       3.300 |     0.017 |       0.013 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+--------------------------------------+-----------------+
| Clock              | Domain                               | Constraint (ns) |
+--------------------+--------------------------------------+-----------------+
| clk_out1_adda_pll  | adda_pll_m0/inst/clk_out1_adda_pll   |            31.3 |
| clk_out1_video_pll | video_pll_m0/inst/clk_out1_video_pll |            15.4 |
| clk_out2_adda_pll  | adda_pll_m0/inst/clk_out2_adda_pll   |             8.0 |
| clkfbout_adda_pll  | adda_pll_m0/inst/clkfbout_adda_pll   |             5.0 |
| clkfbout_video_pll | video_pll_m0/inst/clkfbout_video_pll |            50.0 |
| sys_clk_p          | sys_clk_p                            |             5.0 |
+--------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| top                                            |     0.300 |
|   ad9280_sample_m0                             |    <0.001 |
|   adda_pll_m0                                  |     0.124 |
|     inst                                       |     0.124 |
|   color_bar_m0                                 |    <0.001 |
|   da_rom_m0                                    |     0.003 |
|     U0                                         |     0.003 |
|       inst_blk_mem_gen                         |     0.003 |
|         gnbram.gnativebmg.native_blk_mem_gen   |     0.003 |
|           valid.cstr                           |     0.003 |
|             ramloop[0].ram.r                   |     0.003 |
|               prim_init.ram                    |     0.003 |
|   grid_display_m0                              |    <0.001 |
|     timing_gen_xy_m0                           |    <0.001 |
|   video_pll_m0                                 |     0.122 |
|     inst                                       |     0.122 |
|   wav_display_m0                               |     0.002 |
|     buffer                                     |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_noinit.ram                |    <0.001 |
|     timing_gen_xy_m0                           |    <0.001 |
+------------------------------------------------+-----------+


