0.7
2020.2
Apr 18 2022
16:05:34
C:/EGH400_1_Thesis/src/design/Control_TD.vhd,1663832479,vhdl,,,,control_td,,,,,,,,
C:/EGH400_1_Thesis/src/design/DFTBD_RAM.vhd,1663815372,vhdl,,,,dftbd_ram,,,,,,,,
C:/EGH400_1_Thesis/src/design/DFT_loop.vhd,1663815372,vhdl,,,,dft_loop,,,,,,,,
C:/EGH400_1_Thesis/src/design/DSP_TD.vhd,1663843796,vhdl,,,,dsp_td,,,,,,,,
C:/EGH400_1_Thesis/src/design/STATE_MACHINE.vhd,1663815372,vhdl,,,,,,,,,,,,
C:/EGH400_1_Thesis/src/design/Twiddle_factors.vhd,1663815372,vhdl,,,,twiddle_factors,,,,,,,,
C:/EGH400_1_Thesis/src/design/data_types.vhd,1663832494,vhdl,C:/EGH400_1_Thesis/src/design/DSP_TD.vhd,,,data_types,,,,,,,,
C:/EGH400_1_Thesis/src/design/fpga_top.vhd,1663826363,vhdl,,,,fpga_top,,,,,,,,
C:/EGH400_1_Thesis/src/design/shift_reg_input.vhd,1663832498,vhdl,,,,shift_reg_input,,,,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i1/sim/bd_ram_i1.v,1663829444,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r8/sim/bd_ram_r8.v,,bd_ram_i1,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i2/sim/bd_ram_i2.v,1663829471,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i1/sim/bd_ram_i1.v,,bd_ram_i2,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i3/sim/bd_ram_i3.v,1663829459,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i2/sim/bd_ram_i2.v,,bd_ram_i3,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i4/sim/bd_ram_i4.v,1663829489,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i3/sim/bd_ram_i3.v,,bd_ram_i4,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i5/sim/bd_ram_i5.v,1663829505,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i4/sim/bd_ram_i4.v,,bd_ram_i5,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i6/sim/bd_ram_i6.v,1663829516,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i5/sim/bd_ram_i5.v,,bd_ram_i6,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i7/sim/bd_ram_i7.v,1663829527,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i6/sim/bd_ram_i6.v,,bd_ram_i7,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_i8/sim/bd_ram_i8.v,1663829544,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i7/sim/bd_ram_i7.v,,bd_ram_i8,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r1/sim/bd_ram_r1.v,1663828951,verilog,,C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,bd_ram_r1,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r2/sim/bd_ram_r2.v,1663828937,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r1/sim/bd_ram_r1.v,,bd_ram_r2,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r3/sim/bd_ram_r3.v,1663828924,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r2/sim/bd_ram_r2.v,,bd_ram_r3,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r4/sim/bd_ram_r4.v,1663828908,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r3/sim/bd_ram_r3.v,,bd_ram_r4,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r5/sim/bd_ram_r5.v,1663828894,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r4/sim/bd_ram_r4.v,,bd_ram_r5,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r6/sim/bd_ram_r6.v,1663828879,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r5/sim/bd_ram_r5.v,,bd_ram_r6,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r7/sim/bd_ram_r7.v,1663828861,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r6/sim/bd_ram_r6.v,,bd_ram_r7,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/bd_ram_r8/sim/bd_ram_r8.v,1663829430,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_r7/sim/bd_ram_r7.v,,bd_ram_r8,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.v,1663827122,verilog,,,,clk_wiz_0,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1663829234,verilog,,C:/EGH400_1_Thesis/src/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/dsp_macro_0/sim/dsp_macro_0.vhd,1663828455,vhdl,,,,dsp_macro_0,,,,,,,,
C:/EGH400_1_Thesis/src/ip/tw_ram_cos/sim/tw_ram_cos.v,1663829560,verilog,,C:/EGH400_1_Thesis/src/ip/bd_ram_i8/sim/bd_ram_i8.v,,tw_ram_cos,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/ip/tw_ram_sin/sim/tw_ram_sin.v,1663829570,verilog,,C:/EGH400_1_Thesis/src/ip/tw_ram_cos/sim/tw_ram_cos.v,,tw_ram_sin,,,../../../../../../src/ip/clk_wiz_0,,,,,
C:/EGH400_1_Thesis/src/sim/Full_sim.vhd,1663815373,vhdl,,,,full_sim,,,,,,,,
C:/EGH400_1_Thesis/src/sim/fpga_top_tb.vhd,1663829932,vhdl,,,,fpga_top_tb,,,,,,,,
C:/EGH400_1_Thesis/vivado_project/pdmfft/pdmfft.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
