# ğŸŒŒ ğŸŒŒ â˜„ï¸  Particle Detector ARTY A7  â˜„ï¸ ğŸŒŒ ğŸŒŒ

------------------------------------------

**Work in progress!! the project is not yet finished and the code may contain errors :P**
------------------------------------------

------------------------------------------
## Introduction 
Implementation of an atmospheric muon telescope DAQ using the ARTY A7 FPGA developement board by Digilent.
- Software used for synthesis, implementation and bitstream generation: Vivado 2021.1


<img src="https://www.xilinx.com/content/dam/xilinx/imgs/products/vivado/vivado-ml/vivado-hero-logo-web.png"  width="40%" height="30%">

- Hardware used: Arty A7-35T evaluation board (Digilent): Artix 7 FPGA by Xilinx


<img src="https://www.xilinx.com/content/dam/xilinx/megatrends/icons/artix7-white.png"  width="40%" height="30%">


<img src="https://digilent.com/reference/_media/reference/programmable-logic/arty/arty-2.png"  width="80%" height="30%">



- Hardware description language adopted: **SystemVerilog** and a little of **VHDL** (see below).
- Note: to build this project, since I needed to characterise the XADC, I have created another project containing the XADC which is sampling data from the analog pins and returns the sampled results via the UART cable on a terminal. Give a look to the repository [Sampler XADC](https://github.com/riccardonicolaidis/Sampler_XADC) repository.


------------------------------------------------------
## Device functionalities
Now, it is possible to discuss the functionalities implemented on the designed device. 
In the digital circuit designed there are the following components:

1. An Analog-to-Digital converter in which the XADC core, provided by Xilinx, is included. A decoder is attached to this ADC in order to associate each analog pins on the board to its own address.
2. A digital signal processing pipeline manipulate the incoming data. At the beginning of the DSP pipeline there is a DC block filter which removes the DC component of the signal. Then, positive edged triggers, peak detectors, and area detectors are included in the design
      - The peak detector is aimed to the collection of the maximum value of the incoming signal
      - The area detector is aimed to the computation of the **integral** of the signal
3. Then, a data acquisition collects all the data coming from the DSP pipeline such as the peak-values, the area of the signals, the time of the event, and it has the task to unify all these pieces of information in some latches, ready to be acquired by the module which will send all these data through the UART cable. 

4. A module called "Printer" is aimed to collect the data on a computer terminal. Inside this module there are FIFOs (from Xilinx IP catalogue), uart protocol module (from SystemVerilog book), and binary-to-BCD converters (this module is taken from the **nanland** website and it has been revisited a little). 


In the figure below, it is possible to see the format of the data measured with this instrument. 
The reported example is made for only 2 analog channels. All the device, however, is parametrised, and, from the top module, one can easily add more channels to the design. 

![Output on the terminal](/docs/assets/images/uart_output.png)

From left to right, referring to the previous figure we have:
- The time of the event expressed in millisecond (8 digits)
- The peak-value of the channel A0 (5 digits)
- The peak-value of the channel A1 (5 digits)
- The area-value detected for the signal on channel A0 (9 digits)
- The area-value detected for the signal on channel A1 (9 digits)
- The threshold (5 digits)

------------------------------------------------------
## Updates 
- 03/04/2021 Added two analog channels via the Pmod AD1 by Digilent. (see the [Sampler PmodAD1 project](https://github.com/riccardonicolaidis/Sampler_Pmod_AD1))

------------------------------------------------------
## The working principle
The aim of this project is to develop a **portable muon telescope** using a relatively cheap FPGA developemente board, a tile of scintillating material and different SiPM. The concept behind this instrument is that a particle, hitting the scintillating material will release energy inside this emitting UV-visible photons. These visible photons are then absorbed by the Silicon PhotoMultipliers (SiPM) giving us a measurable voltage signal. The voltage signal is then digitalised by the XADC mounted on the Arty A7-35T developement board. The FPGA is then used for the data acquisition and data processing.

------------------------------------------------------
## Dircetory structure (sources files)
Below it is reported the structure of the directory


```
.
â”œâ”€â”€ Darticle-Detector-ARTY-A7
â”‚   â”œâ”€â”€ Darticle-Detector-ARTY-A7.cache
â”‚   â”œâ”€â”€ Darticle-Detector-ARTY-A7.hw
â”‚   â”œâ”€â”€ Darticle-Detector-ARTY-A7.ip_user_files
â”‚   â”œâ”€â”€ Darticle-Detector-ARTY-A7.runs
â”‚   â”œâ”€â”€ Darticle-Detector-ARTY-A7.sim
â”‚   â””â”€â”€ Darticle-Detector-ARTY-A7.xpr
â”œâ”€â”€ docs
â”‚   â””â”€â”€ assets
â”œâ”€â”€ Firmware-SRC
â”‚   â”œâ”€â”€ adc_demux.sv
â”‚   â”œâ”€â”€ baud_gen.sv
â”‚   â”œâ”€â”€ binary_BCD.sv
â”‚   â”œâ”€â”€ Buffers_reg.sv
â”‚   â”œâ”€â”€ DAQ.sv
â”‚   â”œâ”€â”€ db_fsm.sv
â”‚   â”œâ”€â”€ DC_blocker.sv
â”‚   â”œâ”€â”€ debouncing_array.sv
â”‚   â”œâ”€â”€ DSP_pipeline.sv
â”‚   â”œâ”€â”€ fifo_generator_area
â”‚   â”œâ”€â”€ fifo_generator_peak
â”‚   â”œâ”€â”€ fifo_generator_time
â”‚   â”œâ”€â”€ fifo_generator_uart
â”‚   â”œâ”€â”€ Frequency_Divider.sv
â”‚   â”œâ”€â”€ left_padding.sv
â”‚   â”œâ”€â”€ Monostable_rise_only.sv
â”‚   â”œâ”€â”€ Monostable.sv
â”‚   â”œâ”€â”€ muon_telescope_top.sv
â”‚   â”œâ”€â”€ Peak_detector.sv
â”‚   â”œâ”€â”€ pmod_wrapper.vhd
â”‚   â”œâ”€â”€ Printer_uart.sv
â”‚   â”œâ”€â”€ SPI_master_dual_miso.vhd
â”‚   â”œâ”€â”€ SynchroCounter_4_bit.sv
â”‚   â”œâ”€â”€ test_unit.sv
â”‚   â”œâ”€â”€ threshold_controller.sv
â”‚   â”œâ”€â”€ time_measurement.sv
â”‚   â”œâ”€â”€ Trigger.sv
â”‚   â”œâ”€â”€ uart_rx.sv
â”‚   â”œâ”€â”€ uart.sv
â”‚   â”œâ”€â”€ uart_tx.sv
â”‚   â”œâ”€â”€ XADC_module.sv
â”‚   â””â”€â”€ xadc__netlist.v
â”œâ”€â”€ Firmware-TB
â”‚   â”œâ”€â”€ Data_acquisition_tb.sv
â”‚   â”œâ”€â”€ DSP_pipeline_tb.sv
â”‚   â”œâ”€â”€ my_testbench_tb.sv
â”‚   â”œâ”€â”€ tb_peak_area_detector.sv
â”‚   â”œâ”€â”€ threshold_contr_tb.sv
â”‚   â””â”€â”€ trigger_tb.sv
â”œâ”€â”€ Firmware-XDC
â”‚   â””â”€â”€ Arty-A7-35-Master.xdc
â””â”€â”€ README.md
```


### Description of the subdirectories
- In the directory `Firmware-SRC` you'll find all the modules of the firmware. Modules are written using **SystemVerilog** which is a superset of **Verilog HDL**. This hardware description language is very similar to Verilg but it allows parametrisation of the modules
- In the directory `Firmware-TB` you'll find all the testbenches I used for testing and debugging the modules in the design. They are written in **SystemVerilog** and the simulation of the modules can be carried out with Vivado
- The directory `Firmware-XDC` contains the costraints to be used for the ARTY A7 development board




-------------------------------------------------------
## How to use the material inside this repository (Read carefully this section)
All the folders inside this repository are automatically generated by Vivado. However, it is useful to know how to read them and how to build up a working project using the Vivado software.

This repository contains the following folders:
- `_PROJECT_NAME_.hw` : In this folder are contained the information about the eventual **exported hardware**.
- `_PROJECT_NAME_.srcs` : This is the folder containing all the sources files added to the project. The **SystemVerilog** files are at the following link

 1) **SystemVerilog** files 
 2) **Costraint** file (.xdc): The costraint files for all the Digilent boards can be found at the following link [Digilent/digilent-xdc](https://github.com/Digilent/digilent-xdc).

To build up a Vivado project, the following operations are required:
- Open Vivado
- Click on **New project**
- Give a name to the project and click on **Create project subdirectory** and click on **Next**
- Click on **RTL project**. Then, click **Next**
- Now choose all the sources files .v (if the files are written in verilog), .sv (if they are written in SystemVerilog), .vhd (if files are written in VHDL), click on **Scan and add RTL include files into the project** and **Copy sources into project**. Then, click on **Next**
- Import the **Costraint file** .xdc in the same manner as before.
- Now you need to select the **Target device**. To do this, select the **Boards** menu and search for **ARTY A7-35T**. To do this operation you need to install on your computer the **Digilent boards files**. This procedure is described at the following link https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-vitis if you use the latest versions of Vivado and Vitis unified platform or the following link https://digilent.com/reference/programmable-logic/guides/installing-vivado-and-sdk if you use Vivado and Vivado SDK. 
- Now it is possible to modify the project, run the synthesis, the implementation and the bitstream generation

For more information give a look to the tutorial [Getting started with Vivado](https://digilent.com/reference/vivado/getting_started/start) on the **Digilent** website.

Other tutorials at the following links:
- https://digilent.com/reference/software/vivado/start?redirect=1


----------------------------------------------------------
## The Pmod AD1 

To add more analog channels to our device, it has been used the Pmod AD1 by Digilent 



The PmodAD1 contains a pair of AD7476A ADCs by Analog Devices


<img src="https://cdn11.bigcommerce.com/s-7gavg/images/stencil/1280x1280/products/159/3375/Pmod_AD1_top_600__16998.1533766952.png?c=2"  width="30%" height="30%">

- Reference manual PmodAD1 [link](https://digilent.com/reference/pmod/pmodad1/reference-manual)
- Datasheet AD7476A [PDF link](https://www.analog.com/media/cn/technical-documentation/evaluation-documentation/AD7476A_7477A_7478A.pdf?_ga=2.175879970.1215787112.1648830927-383124528.1648830927)


--------------------------

## Pin configuration
Let's see the configuration for the pins on the board.

Below is reported the schematic of the Pmod interface. 

![Pmod scheme](https://digilent.com/reference/_media/basys3-pmod_connector.png?w=350&tok=20c9fc)

I have used the JC interface since it is configured to run at High-speeds.

|Pin figure |Pin XDC (vector) | Pin FPGA | Pmod connection |  Direction |
|-----------|-----------------|----------|-----------------|------------|
|  1        |  0              |  U12     | Not used        | --         |
|  2        |  1              |  V12     | Not used        | --         |
|  3        |  2              |  V10     | Not used        | --         |
|  4        |  3              |  V11     | Not used        | --         |
|  7        |  4              |  U14     | CS negation     | Output     |
|  8        |  5              |  V14     | D0 (MISO)       | Input      |
|  9        |  6              |  T13     | D1 (MISO)       | Input      |
|  10       |  7              |  U13     | CLK             | Output     |

**Note** :
- **Input**  : from the external Pmod towards the FPGA
- **Output** : from the FPGA towards the external device


The core containing the SPI interface to collect data from the PmodAD1 can be found at the following website [Digi-Key link](https://forum.digikey.com/t/adc-ad7476a-pmod-controller-vhdl/12894). The core is written in VHDL. Vivado, the tool provided by Xilinx, allow the language mixing within a project. Hence, using the traditional Verilog instantiation template, it is possible to use the VHDL core. 

----------------------------------------------------------
## Some notes on the design
Here some particular pieces of information about the project:

- The Device has been developed using SystemVerilog HDL

- The top module is "muon_telescope_top_module" and inside the module definition there are some parameters which have to be set up
correctly by the user before synthesis to chosing the number of acquired channels


- The system is clocked using the mounted 100 MHz clock.

- The system reset is the button C2. However, this is active high. It has been generated an active low reset to prevent
misunderstanding in the design. 

- To avoid bouncing effects from the push buttons, some debouncers are placed into the design.

- Switches are used to setup the increment of the threshold controller.


## If you want to change the number of channels in the XADC
Warning!
---------


This solution is not preatty elegant but it is one possible way I found for the solution of the problem of changing the number of channels of the XADC.
---------



If you change the number of channels in the top module, then you need to open the "XADC Wiziard" in Vivado software, change the 
"Sequenced channels" and re-run the synthesis of the component XADC. When the synthesis is finished you need to open the file "NAME_stub.v"
in the IP resources, copy the code 
```
      .INIT_40(16'h0000),
      .INIT_41(16'h21A0),
      .INIT_42(16'h0400),
      ... 
```
and replace the part contained in the file "NAME_netlist.v". This is required because the XADC module comes from an IP by Xilinx and
to set up properly the sequencer settings you need to generate the encrypted sources. In principle one could change by hand the 
registers in the instantiation (.INIT_40(1b'h...)). This procedure, however, is quite tedious since it is required to know the meaning
of all these registers. The procedure exploiting the XADC wiziard is more "user friendly" even if it is a bit longer. After generating
the correct template for the XADC module you need to "disable the source file" using the Vivado navigation menu. This because in the 
xadc_netlist.v file there are the instructions used by vivado to generate the required sources and so the IP generated via the IP
catalogue is unnecessary.



(to be continued...)
---------------
The project is not yet finished and probably there are some errors in the code :P

--------------------------------------------------
## Some useful resources
- Digilent reference webpage (Arty A7) : https://digilent.com/reference/programmable-logic/arty-a7/start
- Arty A7 reference manual : https://digilent.com/reference/programmable-logic/arty-a7/reference-manual
- OpenCores (a useful web platform where it is possible to find HDL open source cores) : https://opencores.org/
- Companion website for the book **FPGA prototyping by SystemVerilog examples** by Dr. Chu : https://academic.csuohio.edu/chu_p/index.html
- Xilinx Vivado website: https://www.xilinx.com/products/design-tools/vivado.html
- Digilent GitHub repositories : https://github.com/digilent
- Xilinx Github repository: https://github.com/Xilinx

