{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1399836429773 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1399836429773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 20:27:09 2014 " "Processing started: Sun May 11 20:27:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1399836429773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1399836429773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Embertrail_ctrl -c Embertrail_ctrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off Embertrail_ctrl -c Embertrail_ctrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1399836429773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1399836430073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embertrail_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file embertrail_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embertrail_ctrl " "Found entity 1: Embertrail_ctrl" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399836430120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399836430120 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(52) " "Verilog HDL information at registerFile.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "../RegisterFile/registerFile.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/RegisterFile/registerFile.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1399836430122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/documents/github/embertrail2/embertrail/registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../RegisterFile/registerFile.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/RegisterFile/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399836430123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399836430123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/documents/github/embertrail2/embertrail/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../ALU/alu.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/ALU/alu.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399836430125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399836430125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matt/documents/github/embertrail2/embertrail/embtertrail_top/embertrail_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/matt/documents/github/embertrail2/embertrail/embtertrail_top/embertrail_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embertrail_top " "Found entity 1: Embertrail_top" {  } { { "../Embtertrail_Top/Embertrail_top.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Embtertrail_Top/Embertrail_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1399836430127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1399836430127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Embertrail_top " "Elaborating entity \"Embertrail_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1399836430157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Embertrail_ctrl Embertrail_ctrl:i1 " "Elaborating entity \"Embertrail_ctrl\" for hierarchy \"Embertrail_ctrl:i1\"" {  } { { "../Embtertrail_Top/Embertrail_top.v" "i1" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Embtertrail_Top/Embertrail_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399836430159 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dumbWire Embertrail_ctrl.v(98) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(98): object \"dumbWire\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430165 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfWritePort1WB Embertrail_ctrl.v(113) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(113): object \"rfWritePort1WB\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430165 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfWritePort2WB Embertrail_ctrl.v(115) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(115): object \"rfWritePort2WB\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430165 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfRead1A Embertrail_ctrl.v(122) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(122): object \"rfRead1A\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430165 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rfRead2A Embertrail_ctrl.v(123) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(123): object \"rfRead2A\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430165 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memData1Addr Embertrail_ctrl.v(139) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(139): object \"memData1Addr\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430165 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memData2Addr Embertrail_ctrl.v(140) " "Verilog HDL or VHDL warning at Embertrail_ctrl.v(140): object \"memData2Addr\" assigned a value but never read" {  } { { "Embertrail_ctrl.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430165 "|Embertrail_top|Embertrail_ctrl:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Embertrail_ctrl:i1\|register_file:RF " "Elaborating entity \"register_file\" for hierarchy \"Embertrail_ctrl:i1\|register_file:RF\"" {  } { { "Embertrail_ctrl.v" "RF" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399836430166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Embertrail_ctrl:i1\|alu:A1 " "Elaborating entity \"alu\" for hierarchy \"Embertrail_ctrl:i1\|alu:A1\"" {  } { { "Embertrail_ctrl.v" "A1" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/Embertrail_ctrl.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1399836430182 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aluOutput_q alu.v(31) " "Verilog HDL or VHDL warning at alu.v(31): object \"aluOutput_q\" assigned a value but never read" {  } { { "../ALU/alu.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/ALU/alu.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1399836430183 "|Embertrail_top|Embertrail_ctrl:i1|alu:A1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alu.v(36) " "Verilog HDL Case Statement information at alu.v(36): all case item expressions in this case statement are onehot" {  } { { "../ALU/alu.v" "" { Text "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/ALU/alu.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1399836430184 "|Embertrail_top|Embertrail_ctrl:i1|alu:A1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1399836433566 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/output_files/Embertrail_ctrl.map.smsg " "Generated suppressed messages file C:/Users/Matt/Documents/GitHub/Embertrail2/Embertrail/Control unit/output_files/Embertrail_ctrl.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1399836439003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1399836439268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1399836439268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3374 " "Implemented 3374 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1399836439643 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1399836439643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3208 " "Implemented 3208 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1399836439643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1399836439643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1399836439686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 20:27:19 2014 " "Processing ended: Sun May 11 20:27:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1399836439686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1399836439686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1399836439686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1399836439686 ""}
