{
  "module_name": "dsi_phy_7nm.xml.h",
  "hash_id": "719f06d875bc0d283e6e8d5e33897149ad343c8987d5383da6959f834803c8fc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/dsi/dsi_phy_7nm.xml.h",
  "human_readable_source": "#ifndef DSI_PHY_7NM_XML\n#define DSI_PHY_7NM_XML\n\n \n\n\n#define REG_DSI_7nm_PHY_CMN_REVISION_ID0\t\t\t0x00000000\n\n#define REG_DSI_7nm_PHY_CMN_REVISION_ID1\t\t\t0x00000004\n\n#define REG_DSI_7nm_PHY_CMN_REVISION_ID2\t\t\t0x00000008\n\n#define REG_DSI_7nm_PHY_CMN_REVISION_ID3\t\t\t0x0000000c\n\n#define REG_DSI_7nm_PHY_CMN_CLK_CFG0\t\t\t\t0x00000010\n\n#define REG_DSI_7nm_PHY_CMN_CLK_CFG1\t\t\t\t0x00000014\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_CTRL\t\t\t\t0x00000018\n\n#define REG_DSI_7nm_PHY_CMN_RBUF_CTRL\t\t\t\t0x0000001c\n\n#define REG_DSI_7nm_PHY_CMN_VREG_CTRL_0\t\t\t\t0x00000020\n\n#define REG_DSI_7nm_PHY_CMN_CTRL_0\t\t\t\t0x00000024\n\n#define REG_DSI_7nm_PHY_CMN_CTRL_1\t\t\t\t0x00000028\n\n#define REG_DSI_7nm_PHY_CMN_CTRL_2\t\t\t\t0x0000002c\n\n#define REG_DSI_7nm_PHY_CMN_CTRL_3\t\t\t\t0x00000030\n\n#define REG_DSI_7nm_PHY_CMN_LANE_CFG0\t\t\t\t0x00000034\n\n#define REG_DSI_7nm_PHY_CMN_LANE_CFG1\t\t\t\t0x00000038\n\n#define REG_DSI_7nm_PHY_CMN_PLL_CNTRL\t\t\t\t0x0000003c\n\n#define REG_DSI_7nm_PHY_CMN_DPHY_SOT\t\t\t\t0x00000040\n\n#define REG_DSI_7nm_PHY_CMN_LANE_CTRL0\t\t\t\t0x000000a0\n\n#define REG_DSI_7nm_PHY_CMN_LANE_CTRL1\t\t\t\t0x000000a4\n\n#define REG_DSI_7nm_PHY_CMN_LANE_CTRL2\t\t\t\t0x000000a8\n\n#define REG_DSI_7nm_PHY_CMN_LANE_CTRL3\t\t\t\t0x000000ac\n\n#define REG_DSI_7nm_PHY_CMN_LANE_CTRL4\t\t\t\t0x000000b0\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_0\t\t\t0x000000b4\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_1\t\t\t0x000000b8\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_2\t\t\t0x000000bc\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_3\t\t\t0x000000c0\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_4\t\t\t0x000000c4\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_5\t\t\t0x000000c8\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_6\t\t\t0x000000cc\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_7\t\t\t0x000000d0\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_8\t\t\t0x000000d4\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_9\t\t\t0x000000d8\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_10\t\t\t0x000000dc\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_11\t\t\t0x000000e0\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_12\t\t\t0x000000e4\n\n#define REG_DSI_7nm_PHY_CMN_TIMING_CTRL_13\t\t\t0x000000e8\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_HSTX_STR_CTRL_0\t\t0x000000ec\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_HSTX_STR_CTRL_1\t\t0x000000f0\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_RESCODE_OFFSET_TOP_CTRL\t0x000000f4\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_RESCODE_OFFSET_BOT_CTRL\t0x000000f8\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_RESCODE_OFFSET_MID_CTRL\t0x000000fc\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_LPTX_STR_CTRL\t\t\t0x00000100\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_PEMPH_CTRL_0\t\t\t0x00000104\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_PEMPH_CTRL_1\t\t\t0x00000108\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_STR_SWI_CAL_SEL_CTRL\t\t0x0000010c\n\n#define REG_DSI_7nm_PHY_CMN_VREG_CTRL_1\t\t\t\t0x00000110\n\n#define REG_DSI_7nm_PHY_CMN_CTRL_4\t\t\t\t0x00000114\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_DIGTOP_SPARE4\t\t\t0x00000128\n\n#define REG_DSI_7nm_PHY_CMN_PHY_STATUS\t\t\t\t0x00000140\n\n#define REG_DSI_7nm_PHY_CMN_LANE_STATUS0\t\t\t0x00000148\n\n#define REG_DSI_7nm_PHY_CMN_LANE_STATUS1\t\t\t0x0000014c\n\n#define REG_DSI_7nm_PHY_CMN_GLBL_DIGTOP_SPARE10\t\t\t0x000001ac\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN(uint32_t i0) { return 0x00000000 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN_CFG0(uint32_t i0) { return 0x00000000 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN_CFG1(uint32_t i0) { return 0x00000004 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN_CFG2(uint32_t i0) { return 0x00000008 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN_TEST_DATAPATH(uint32_t i0) { return 0x0000000c + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN_PIN_SWAP(uint32_t i0) { return 0x00000010 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN_LPRX_CTRL(uint32_t i0) { return 0x00000014 + 0x80*i0; }\n\nstatic inline uint32_t REG_DSI_7nm_PHY_LN_TX_DCTRL(uint32_t i0) { return 0x00000018 + 0x80*i0; }\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_CONTROLS_ONE\t\t\t0x00000000\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_CONTROLS_TWO\t\t\t0x00000004\n\n#define REG_DSI_7nm_PHY_PLL_INT_LOOP_SETTINGS\t\t\t0x00000008\n\n#define REG_DSI_7nm_PHY_PLL_INT_LOOP_SETTINGS_TWO\t\t0x0000000c\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_CONTROLS_THREE\t\t0x00000010\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_CONTROLS_FOUR\t\t0x00000014\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_CONTROLS_FIVE\t\t0x00000018\n\n#define REG_DSI_7nm_PHY_PLL_INT_LOOP_CONTROLS\t\t\t0x0000001c\n\n#define REG_DSI_7nm_PHY_PLL_DSM_DIVIDER\t\t\t\t0x00000020\n\n#define REG_DSI_7nm_PHY_PLL_FEEDBACK_DIVIDER\t\t\t0x00000024\n\n#define REG_DSI_7nm_PHY_PLL_SYSTEM_MUXES\t\t\t0x00000028\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_UPDATE_CONTROL_OVERRIDES\t0x0000002c\n\n#define REG_DSI_7nm_PHY_PLL_CMODE\t\t\t\t0x00000030\n\n#define REG_DSI_7nm_PHY_PLL_PSM_CTRL\t\t\t\t0x00000034\n\n#define REG_DSI_7nm_PHY_PLL_RSM_CTRL\t\t\t\t0x00000038\n\n#define REG_DSI_7nm_PHY_PLL_VCO_TUNE_MAP\t\t\t0x0000003c\n\n#define REG_DSI_7nm_PHY_PLL_PLL_CNTRL\t\t\t\t0x00000040\n\n#define REG_DSI_7nm_PHY_PLL_CALIBRATION_SETTINGS\t\t0x00000044\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_CAL_TIMER_LOW\t\t0x00000048\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_CAL_TIMER_HIGH\t\t0x0000004c\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_CAL_SETTINGS\t\t0x00000050\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_MIN\t\t\t0x00000054\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_MAX\t\t\t0x00000058\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_PFILT\t\t\t0x0000005c\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_IFILT\t\t\t0x00000060\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_CAL_SETTINGS_TWO\t\t0x00000064\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_CAL_SETTINGS_THREE\t\t0x00000068\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_CAL_SETTINGS_FOUR\t\t0x0000006c\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_ICODE_HIGH\t\t\t0x00000070\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_ICODE_LOW\t\t\t0x00000074\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_DETECT_SETTINGS_ONE\t\t0x00000078\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_DETECT_THRESH\t\t\t0x0000007c\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_DET_REFCLK_HIGH\t\t0x00000080\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_DET_REFCLK_LOW\t\t\t0x00000084\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_DET_PLLCLK_HIGH\t\t0x00000088\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_DET_PLLCLK_LOW\t\t\t0x0000008c\n\n#define REG_DSI_7nm_PHY_PLL_PFILT\t\t\t\t0x00000090\n\n#define REG_DSI_7nm_PHY_PLL_IFILT\t\t\t\t0x00000094\n\n#define REG_DSI_7nm_PHY_PLL_PLL_GAIN\t\t\t\t0x00000098\n\n#define REG_DSI_7nm_PHY_PLL_ICODE_LOW\t\t\t\t0x0000009c\n\n#define REG_DSI_7nm_PHY_PLL_ICODE_HIGH\t\t\t\t0x000000a0\n\n#define REG_DSI_7nm_PHY_PLL_LOCKDET\t\t\t\t0x000000a4\n\n#define REG_DSI_7nm_PHY_PLL_OUTDIV\t\t\t\t0x000000a8\n\n#define REG_DSI_7nm_PHY_PLL_FASTLOCK_CONTROL\t\t\t0x000000ac\n\n#define REG_DSI_7nm_PHY_PLL_PASS_OUT_OVERRIDE_ONE\t\t0x000000b0\n\n#define REG_DSI_7nm_PHY_PLL_PASS_OUT_OVERRIDE_TWO\t\t0x000000b4\n\n#define REG_DSI_7nm_PHY_PLL_CORE_OVERRIDE\t\t\t0x000000b8\n\n#define REG_DSI_7nm_PHY_PLL_CORE_INPUT_OVERRIDE\t\t\t0x000000bc\n\n#define REG_DSI_7nm_PHY_PLL_RATE_CHANGE\t\t\t\t0x000000c0\n\n#define REG_DSI_7nm_PHY_PLL_PLL_DIGITAL_TIMERS\t\t\t0x000000c4\n\n#define REG_DSI_7nm_PHY_PLL_PLL_DIGITAL_TIMERS_TWO\t\t0x000000c8\n\n#define REG_DSI_7nm_PHY_PLL_DECIMAL_DIV_START\t\t\t0x000000cc\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_LOW\t\t\t0x000000d0\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_MID\t\t\t0x000000d4\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_HIGH\t\t\t0x000000d8\n\n#define REG_DSI_7nm_PHY_PLL_DEC_FRAC_MUXES\t\t\t0x000000dc\n\n#define REG_DSI_7nm_PHY_PLL_DECIMAL_DIV_START_1\t\t\t0x000000e0\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_LOW_1\t\t0x000000e4\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_MID_1\t\t0x000000e8\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_HIGH_1\t\t0x000000ec\n\n#define REG_DSI_7nm_PHY_PLL_DECIMAL_DIV_START_2\t\t\t0x000000f0\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_LOW_2\t\t0x000000f4\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_MID_2\t\t0x000000f8\n\n#define REG_DSI_7nm_PHY_PLL_FRAC_DIV_START_HIGH_2\t\t0x000000fc\n\n#define REG_DSI_7nm_PHY_PLL_MASH_CONTROL\t\t\t0x00000100\n\n#define REG_DSI_7nm_PHY_PLL_SSC_STEPSIZE_LOW\t\t\t0x00000104\n\n#define REG_DSI_7nm_PHY_PLL_SSC_STEPSIZE_HIGH\t\t\t0x00000108\n\n#define REG_DSI_7nm_PHY_PLL_SSC_DIV_PER_LOW\t\t\t0x0000010c\n\n#define REG_DSI_7nm_PHY_PLL_SSC_DIV_PER_HIGH\t\t\t0x00000110\n\n#define REG_DSI_7nm_PHY_PLL_SSC_ADJPER_LOW\t\t\t0x00000114\n\n#define REG_DSI_7nm_PHY_PLL_SSC_ADJPER_HIGH\t\t\t0x00000118\n\n#define REG_DSI_7nm_PHY_PLL_SSC_MUX_CONTROL\t\t\t0x0000011c\n\n#define REG_DSI_7nm_PHY_PLL_SSC_STEPSIZE_LOW_1\t\t\t0x00000120\n\n#define REG_DSI_7nm_PHY_PLL_SSC_STEPSIZE_HIGH_1\t\t\t0x00000124\n\n#define REG_DSI_7nm_PHY_PLL_SSC_DIV_PER_LOW_1\t\t\t0x00000128\n\n#define REG_DSI_7nm_PHY_PLL_SSC_DIV_PER_HIGH_1\t\t\t0x0000012c\n\n#define REG_DSI_7nm_PHY_PLL_SSC_ADJPER_LOW_1\t\t\t0x00000130\n\n#define REG_DSI_7nm_PHY_PLL_SSC_ADJPER_HIGH_1\t\t\t0x00000134\n\n#define REG_DSI_7nm_PHY_PLL_SSC_STEPSIZE_LOW_2\t\t\t0x00000138\n\n#define REG_DSI_7nm_PHY_PLL_SSC_STEPSIZE_HIGH_2\t\t\t0x0000013c\n\n#define REG_DSI_7nm_PHY_PLL_SSC_DIV_PER_LOW_2\t\t\t0x00000140\n\n#define REG_DSI_7nm_PHY_PLL_SSC_DIV_PER_HIGH_2\t\t\t0x00000144\n\n#define REG_DSI_7nm_PHY_PLL_SSC_ADJPER_LOW_2\t\t\t0x00000148\n\n#define REG_DSI_7nm_PHY_PLL_SSC_ADJPER_HIGH_2\t\t\t0x0000014c\n\n#define REG_DSI_7nm_PHY_PLL_SSC_CONTROL\t\t\t\t0x00000150\n\n#define REG_DSI_7nm_PHY_PLL_PLL_OUTDIV_RATE\t\t\t0x00000154\n\n#define REG_DSI_7nm_PHY_PLL_PLL_LOCKDET_RATE_1\t\t\t0x00000158\n\n#define REG_DSI_7nm_PHY_PLL_PLL_LOCKDET_RATE_2\t\t\t0x0000015c\n\n#define REG_DSI_7nm_PHY_PLL_PLL_PROP_GAIN_RATE_1\t\t0x00000160\n\n#define REG_DSI_7nm_PHY_PLL_PLL_PROP_GAIN_RATE_2\t\t0x00000164\n\n#define REG_DSI_7nm_PHY_PLL_PLL_BAND_SEL_RATE_1\t\t\t0x00000168\n\n#define REG_DSI_7nm_PHY_PLL_PLL_BAND_SEL_RATE_2\t\t\t0x0000016c\n\n#define REG_DSI_7nm_PHY_PLL_PLL_INT_GAIN_IFILT_BAND_1\t\t0x00000170\n\n#define REG_DSI_7nm_PHY_PLL_PLL_INT_GAIN_IFILT_BAND_2\t\t0x00000174\n\n#define REG_DSI_7nm_PHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_1\t0x00000178\n\n#define REG_DSI_7nm_PHY_PLL_PLL_FL_INT_GAIN_PFILT_BAND_2\t0x0000017c\n\n#define REG_DSI_7nm_PHY_PLL_PLL_FASTLOCK_EN_BAND\t\t0x00000180\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_TUNE_ACCUM_INIT_MID\t\t0x00000184\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_TUNE_ACCUM_INIT_HIGH\t\t0x00000188\n\n#define REG_DSI_7nm_PHY_PLL_FREQ_TUNE_ACCUM_INIT_MUX\t\t0x0000018c\n\n#define REG_DSI_7nm_PHY_PLL_PLL_LOCK_OVERRIDE\t\t\t0x00000190\n\n#define REG_DSI_7nm_PHY_PLL_PLL_LOCK_DELAY\t\t\t0x00000194\n\n#define REG_DSI_7nm_PHY_PLL_PLL_LOCK_MIN_DELAY\t\t\t0x00000198\n\n#define REG_DSI_7nm_PHY_PLL_CLOCK_INVERTERS\t\t\t0x0000019c\n\n#define REG_DSI_7nm_PHY_PLL_SPARE_AND_JPC_OVERRIDES\t\t0x000001a0\n\n#define REG_DSI_7nm_PHY_PLL_BIAS_CONTROL_1\t\t\t0x000001a4\n\n#define REG_DSI_7nm_PHY_PLL_BIAS_CONTROL_2\t\t\t0x000001a8\n\n#define REG_DSI_7nm_PHY_PLL_ALOG_OBSV_BUS_CTRL_1\t\t0x000001ac\n\n#define REG_DSI_7nm_PHY_PLL_COMMON_STATUS_ONE\t\t\t0x000001b0\n\n#define REG_DSI_7nm_PHY_PLL_COMMON_STATUS_TWO\t\t\t0x000001b4\n\n#define REG_DSI_7nm_PHY_PLL_BAND_SEL_CAL\t\t\t0x000001b8\n\n#define REG_DSI_7nm_PHY_PLL_ICODE_ACCUM_STATUS_LOW\t\t0x000001bc\n\n#define REG_DSI_7nm_PHY_PLL_ICODE_ACCUM_STATUS_HIGH\t\t0x000001c0\n\n#define REG_DSI_7nm_PHY_PLL_FD_OUT_LOW\t\t\t\t0x000001c4\n\n#define REG_DSI_7nm_PHY_PLL_FD_OUT_HIGH\t\t\t\t0x000001c8\n\n#define REG_DSI_7nm_PHY_PLL_ALOG_OBSV_BUS_STATUS_1\t\t0x000001cc\n\n#define REG_DSI_7nm_PHY_PLL_PLL_MISC_CONFIG\t\t\t0x000001d0\n\n#define REG_DSI_7nm_PHY_PLL_FLL_CONFIG\t\t\t\t0x000001d4\n\n#define REG_DSI_7nm_PHY_PLL_FLL_FREQ_ACQ_TIME\t\t\t0x000001d8\n\n#define REG_DSI_7nm_PHY_PLL_FLL_CODE0\t\t\t\t0x000001dc\n\n#define REG_DSI_7nm_PHY_PLL_FLL_CODE1\t\t\t\t0x000001e0\n\n#define REG_DSI_7nm_PHY_PLL_FLL_GAIN0\t\t\t\t0x000001e4\n\n#define REG_DSI_7nm_PHY_PLL_FLL_GAIN1\t\t\t\t0x000001e8\n\n#define REG_DSI_7nm_PHY_PLL_SW_RESET\t\t\t\t0x000001ec\n\n#define REG_DSI_7nm_PHY_PLL_FAST_PWRUP\t\t\t\t0x000001f0\n\n#define REG_DSI_7nm_PHY_PLL_LOCKTIME0\t\t\t\t0x000001f4\n\n#define REG_DSI_7nm_PHY_PLL_LOCKTIME1\t\t\t\t0x000001f8\n\n#define REG_DSI_7nm_PHY_PLL_DEBUG_BUS_SEL\t\t\t0x000001fc\n\n#define REG_DSI_7nm_PHY_PLL_DEBUG_BUS0\t\t\t\t0x00000200\n\n#define REG_DSI_7nm_PHY_PLL_DEBUG_BUS1\t\t\t\t0x00000204\n\n#define REG_DSI_7nm_PHY_PLL_DEBUG_BUS2\t\t\t\t0x00000208\n\n#define REG_DSI_7nm_PHY_PLL_DEBUG_BUS3\t\t\t\t0x0000020c\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_FLL_CONTROL_OVERRIDES\t0x00000210\n\n#define REG_DSI_7nm_PHY_PLL_VCO_CONFIG\t\t\t\t0x00000214\n\n#define REG_DSI_7nm_PHY_PLL_VCO_CAL_CODE1_MODE0_STATUS\t\t0x00000218\n\n#define REG_DSI_7nm_PHY_PLL_VCO_CAL_CODE1_MODE1_STATUS\t\t0x0000021c\n\n#define REG_DSI_7nm_PHY_PLL_RESET_SM_STATUS\t\t\t0x00000220\n\n#define REG_DSI_7nm_PHY_PLL_TDC_OFFSET\t\t\t\t0x00000224\n\n#define REG_DSI_7nm_PHY_PLL_PS3_PWRDOWN_CONTROLS\t\t0x00000228\n\n#define REG_DSI_7nm_PHY_PLL_PS4_PWRDOWN_CONTROLS\t\t0x0000022c\n\n#define REG_DSI_7nm_PHY_PLL_PLL_RST_CONTROLS\t\t\t0x00000230\n\n#define REG_DSI_7nm_PHY_PLL_GEAR_BAND_SELECT_CONTROLS\t\t0x00000234\n\n#define REG_DSI_7nm_PHY_PLL_PSM_CLK_CONTROLS\t\t\t0x00000238\n\n#define REG_DSI_7nm_PHY_PLL_SYSTEM_MUXES_2\t\t\t0x0000023c\n\n#define REG_DSI_7nm_PHY_PLL_VCO_CONFIG_1\t\t\t0x00000240\n\n#define REG_DSI_7nm_PHY_PLL_VCO_CONFIG_2\t\t\t0x00000244\n\n#define REG_DSI_7nm_PHY_PLL_CLOCK_INVERTERS_1\t\t\t0x00000248\n\n#define REG_DSI_7nm_PHY_PLL_CLOCK_INVERTERS_2\t\t\t0x0000024c\n\n#define REG_DSI_7nm_PHY_PLL_CMODE_1\t\t\t\t0x00000250\n\n#define REG_DSI_7nm_PHY_PLL_CMODE_2\t\t\t\t0x00000254\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_CONTROLS_FIVE_1\t\t0x00000258\n\n#define REG_DSI_7nm_PHY_PLL_ANALOG_CONTROLS_FIVE_2\t\t0x0000025c\n\n#define REG_DSI_7nm_PHY_PLL_PERF_OPTIMIZE\t\t\t0x00000260\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}