

================================================================
== Vitis HLS Report for 'FeedB'
================================================================
* Date:           Mon Nov 11 16:40:34 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_FeedB_Pipeline_1_fu_118                                  |FeedB_Pipeline_1                                  |       65|       65|   0.650 us|   0.650 us|    64|    64|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123  |FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M  |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- FeedB_OuterTile_N   |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        | + FeedB_OuterTile_M  |        ?|        ?|         ?|          -|          -|  0 ~ 8388608|        no|
        |  ++ FeedB_K          |        ?|        ?|      1095|          -|          -|            ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      284|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|       43|      267|     -|
|Memory               |        8|      -|        0|        0|     0|
|Multiplexer          |        -|      -|        0|      189|     -|
|Register             |        -|      -|      250|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      0|      293|      740|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |grp_FeedB_Pipeline_1_fu_118                                  |FeedB_Pipeline_1                                  |        0|   0|   8|   53|    0|
    |grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123  |FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M  |        0|   0|  35|  214|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                        |                                                  |        0|   0|  43|  267|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buffer_U  |FeedB_buffer_RAM_AUTO_1R1W  |        8|  0|   0|    0|    64|  256|     1|        16384|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                            |        8|  0|   0|    0|    64|  256|     1|        16384|
    +----------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln111_fu_136_p2   |         +|   0|  0|  40|          33|           9|
    |add_ln116_fu_156_p2   |         +|   0|  0|  40|          33|           9|
    |k_fu_211_p2           |         +|   0|  0|  39|          32|           1|
    |m0_1_fu_196_p2        |         +|   0|  0|  31|          24|           1|
    |n0_34_fu_185_p2       |         +|   0|  0|  31|          24|           1|
    |icmp_ln412_fu_180_p2  |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln414_fu_191_p2  |      icmp|   0|  0|  31|          24|          24|
    |icmp_ln416_fu_206_p2  |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 284|         227|         102|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  43|          8|    1|          8|
    |ap_done          |   9|          2|    1|          2|
    |bFeed_read       |   9|          2|    1|          2|
    |bPipes_0_write   |   9|          2|    1|          2|
    |buffer_address0  |  14|          3|    6|         18|
    |buffer_ce0       |  14|          3|    1|          3|
    |buffer_ce1       |   9|          2|    1|          2|
    |buffer_d0        |  14|          3|  256|        768|
    |buffer_we0       |  14|          3|    1|          3|
    |k_04_reg_107     |   9|          2|   32|         64|
    |m0_reg_96        |   9|          2|   24|         48|
    |n0_fu_70         |   9|          2|   24|         48|
    |size_k_blk_n     |   9|          2|    1|          2|
    |size_m_blk_n     |   9|          2|    1|          2|
    |size_n_blk_n     |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 189|         40|  352|        974|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |   7|   0|    7|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |grp_FeedB_Pipeline_1_fu_118_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |k_04_reg_107                                                              |  32|   0|   32|          0|
    |k_reg_258                                                                 |  32|   0|   32|          0|
    |m0_1_reg_250                                                              |  24|   0|   24|          0|
    |m0_reg_96                                                                 |  24|   0|   24|          0|
    |n0_34_reg_242                                                             |  24|   0|   24|          0|
    |n0_fu_70                                                                  |  24|   0|   24|          0|
    |size_k_2_reg_224                                                          |  32|   0|   32|          0|
    |trunc_ln9_reg_234                                                         |  24|   0|   24|          0|
    |trunc_ln_reg_229                                                          |  24|   0|   24|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 250|   0|  250|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         FeedB|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         FeedB|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         FeedB|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         FeedB|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         FeedB|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         FeedB|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         FeedB|  return value|
|bFeed_dout               |   in|  256|     ap_fifo|         bFeed|       pointer|
|bFeed_num_data_valid     |   in|    3|     ap_fifo|         bFeed|       pointer|
|bFeed_fifo_cap           |   in|    3|     ap_fifo|         bFeed|       pointer|
|bFeed_empty_n            |   in|    1|     ap_fifo|         bFeed|       pointer|
|bFeed_read               |  out|    1|     ap_fifo|         bFeed|       pointer|
|bPipes_0_din             |  out|  256|     ap_fifo|      bPipes_0|       pointer|
|bPipes_0_num_data_valid  |   in|    3|     ap_fifo|      bPipes_0|       pointer|
|bPipes_0_fifo_cap        |   in|    3|     ap_fifo|      bPipes_0|       pointer|
|bPipes_0_full_n          |   in|    1|     ap_fifo|      bPipes_0|       pointer|
|bPipes_0_write           |  out|    1|     ap_fifo|      bPipes_0|       pointer|
|size_n_dout              |   in|   32|     ap_fifo|        size_n|       pointer|
|size_n_num_data_valid    |   in|    3|     ap_fifo|        size_n|       pointer|
|size_n_fifo_cap          |   in|    3|     ap_fifo|        size_n|       pointer|
|size_n_empty_n           |   in|    1|     ap_fifo|        size_n|       pointer|
|size_n_read              |  out|    1|     ap_fifo|        size_n|       pointer|
|size_k_dout              |   in|   32|     ap_fifo|        size_k|       pointer|
|size_k_num_data_valid    |   in|    3|     ap_fifo|        size_k|       pointer|
|size_k_fifo_cap          |   in|    3|     ap_fifo|        size_k|       pointer|
|size_k_empty_n           |   in|    1|     ap_fifo|        size_k|       pointer|
|size_k_read              |  out|    1|     ap_fifo|        size_k|       pointer|
|size_m_dout              |   in|   32|     ap_fifo|        size_m|       pointer|
|size_m_num_data_valid    |   in|    3|     ap_fifo|        size_m|       pointer|
|size_m_fifo_cap          |   in|    3|     ap_fifo|        size_m|       pointer|
|size_m_empty_n           |   in|    1|     ap_fifo|        size_m|       pointer|
|size_m_read              |  out|    1|     ap_fifo|        size_m|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n0 = alloca i32 1" [../kernel/Memory.cpp:412]   --->   Operation 8 'alloca' 'n0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_m, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.39ns)   --->   "%size_m_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_m"   --->   Operation 10 'read' 'size_m_4' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_k, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.39ns)   --->   "%size_k_2 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_k"   --->   Operation 12 'read' 'size_k_2' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size_n, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.39ns)   --->   "%size_n_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %size_n"   --->   Operation 14 'read' 'size_n_4' <Predicate = true> <Delay = 1.39> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.20ns)   --->   "%buffer = alloca i64 1" [../kernel/Memory.cpp:417]   --->   Operation 17 'alloca' 'buffer' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i32 %size_n_4" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:404]   --->   Operation 18 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%add_ln111 = add i33 %zext_ln111, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:111->../kernel/Memory.cpp:404]   --->   Operation 19 'add' 'add_ln111' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln111, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:114->../kernel/Memory.cpp:404]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i32 %size_m_4" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:404]   --->   Operation 21 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln116 = add i33 %zext_ln116, i33 511" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:116->../kernel/Memory.cpp:404]   --->   Operation 22 'add' 'add_ln116' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i24 @_ssdm_op_PartSelect.i24.i33.i32.i32, i33 %add_ln116, i32 9, i32 32" [/home/minghe/gemm_hls/include/MatrixMultiplication.h:127->../kernel/Memory.cpp:404]   --->   Operation 23 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln412 = store i24 0, i24 %n0" [../kernel/Memory.cpp:412]   --->   Operation 24 'store' 'store_ln412' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln412 = br void %FeedB_OuterTile_M" [../kernel/Memory.cpp:412]   --->   Operation 25 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%n0_33 = load i24 %n0" [../kernel/Memory.cpp:412]   --->   Operation 26 'load' 'n0_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.83ns)   --->   "%icmp_ln412 = icmp_eq  i24 %n0_33, i24 %trunc_ln" [../kernel/Memory.cpp:412]   --->   Operation 27 'icmp' 'icmp_ln412' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.83ns)   --->   "%n0_34 = add i24 %n0_33, i24 1" [../kernel/Memory.cpp:412]   --->   Operation 28 'add' 'n0_34' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln412 = br i1 %icmp_ln412, void %FeedB_OuterTile_M.split, void %for.end48.loopexit" [../kernel/Memory.cpp:412]   --->   Operation 29 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln412 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Memory.cpp:412]   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln412' <Predicate = (!icmp_ln412)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln412 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [../kernel/Memory.cpp:412]   --->   Operation 31 'specloopname' 'specloopname_ln412' <Predicate = (!icmp_ln412)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln414 = br void %FeedB_K" [../kernel/Memory.cpp:414]   --->   Operation 32 'br' 'br_ln414' <Predicate = (!icmp_ln412)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln438 = ret" [../kernel/Memory.cpp:438]   --->   Operation 33 'ret' 'ret_ln438' <Predicate = (icmp_ln412)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%m0 = phi i24 0, void %FeedB_OuterTile_M.split, i24 %m0_1, void %for.inc43.loopexit"   --->   Operation 34 'phi' 'm0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.83ns)   --->   "%icmp_ln414 = icmp_eq  i24 %m0, i24 %trunc_ln9" [../kernel/Memory.cpp:414]   --->   Operation 35 'icmp' 'icmp_ln414' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.83ns)   --->   "%m0_1 = add i24 %m0, i24 1" [../kernel/Memory.cpp:414]   --->   Operation 36 'add' 'm0_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %icmp_ln414, void %FeedB_K.split, void %for.inc46.loopexit" [../kernel/Memory.cpp:414]   --->   Operation 37 'br' 'br_ln414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln414 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8388608, i64 4194304" [../kernel/Memory.cpp:414]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln414 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [../kernel/Memory.cpp:414]   --->   Operation 39 'specloopname' 'specloopname_ln414' <Predicate = (!icmp_ln414)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln416 = br void %for.body18" [../kernel/Memory.cpp:416]   --->   Operation 40 'br' 'br_ln416' <Predicate = (!icmp_ln414)> <Delay = 0.38>
ST_3 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln412 = store i24 %n0_34, i24 %n0" [../kernel/Memory.cpp:412]   --->   Operation 41 'store' 'store_ln412' <Predicate = (icmp_ln414)> <Delay = 0.38>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln412 = br void %FeedB_OuterTile_M" [../kernel/Memory.cpp:412]   --->   Operation 42 'br' 'br_ln412' <Predicate = (icmp_ln414)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.88>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%k_04 = phi i32 0, void %FeedB_K.split, i32 %k, void %for.body18.split"   --->   Operation 43 'phi' 'k_04' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.88ns)   --->   "%icmp_ln416 = icmp_eq  i32 %k_04, i32 %size_k_2" [../kernel/Memory.cpp:416]   --->   Operation 44 'icmp' 'icmp_ln416' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.88ns)   --->   "%k = add i32 %k_04, i32 1" [../kernel/Memory.cpp:416]   --->   Operation 45 'add' 'k' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %icmp_ln416, void %for.body18.split, void %for.inc43.loopexit" [../kernel/Memory.cpp:416]   --->   Operation 46 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_1, i256 %buffer"   --->   Operation 47 'call' 'call_ln0' <Predicate = (!icmp_ln416)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln414 = br void %FeedB_K" [../kernel/Memory.cpp:414]   --->   Operation 48 'br' 'br_ln414' <Predicate = (icmp_ln416)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 49 [1/2] (1.48ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_1, i256 %buffer"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 1.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, i256 %bPipes_0, i256 %bFeed, i256 %buffer"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.50>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln416 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [../kernel/Memory.cpp:416]   --->   Operation 52 'specloopname' 'specloopname_ln416' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/2] (1.50ns)   --->   "%call_ln0 = call void @FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, i256 %bPipes_0, i256 %bFeed, i256 %buffer"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 1.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln416 = br void %for.body18" [../kernel/Memory.cpp:416]   --->   Operation 54 'br' 'br_ln416' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bFeed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bPipes_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_k]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ size_m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n0                      (alloca           ) [ 01111111]
specinterface_ln0       (specinterface    ) [ 00000000]
size_m_4                (read             ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
size_k_2                (read             ) [ 00111111]
specinterface_ln0       (specinterface    ) [ 00000000]
size_n_4                (read             ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
specinterface_ln0       (specinterface    ) [ 00000000]
buffer                  (alloca           ) [ 00111111]
zext_ln111              (zext             ) [ 00000000]
add_ln111               (add              ) [ 00000000]
trunc_ln                (partselect       ) [ 00111111]
zext_ln116              (zext             ) [ 00000000]
add_ln116               (add              ) [ 00000000]
trunc_ln9               (partselect       ) [ 00111111]
store_ln412             (store            ) [ 00000000]
br_ln412                (br               ) [ 00000000]
n0_33                   (load             ) [ 00000000]
icmp_ln412              (icmp             ) [ 00111111]
n0_34                   (add              ) [ 00011111]
br_ln412                (br               ) [ 00000000]
speclooptripcount_ln412 (speclooptripcount) [ 00000000]
specloopname_ln412      (specloopname     ) [ 00000000]
br_ln414                (br               ) [ 00111111]
ret_ln438               (ret              ) [ 00000000]
m0                      (phi              ) [ 00010000]
icmp_ln414              (icmp             ) [ 00111111]
m0_1                    (add              ) [ 00111111]
br_ln414                (br               ) [ 00000000]
speclooptripcount_ln414 (speclooptripcount) [ 00000000]
specloopname_ln414      (specloopname     ) [ 00000000]
br_ln416                (br               ) [ 00111111]
store_ln412             (store            ) [ 00000000]
br_ln412                (br               ) [ 00000000]
k_04                    (phi              ) [ 00001000]
icmp_ln416              (icmp             ) [ 00111111]
k                       (add              ) [ 00111111]
br_ln416                (br               ) [ 00000000]
br_ln414                (br               ) [ 00111111]
call_ln0                (call             ) [ 00000000]
empty                   (wait             ) [ 00000000]
specloopname_ln416      (specloopname     ) [ 00000000]
call_ln0                (call             ) [ 00000000]
br_ln416                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bFeed">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bFeed"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bPipes_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bPipes_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="size_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="size_k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_k"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="size_m">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size_m"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FeedB_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="n0_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="buffer_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="size_m_4_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_m_4/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="size_k_2_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_k_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="size_n_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_n_4/1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="m0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="1"/>
<pin id="98" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="m0 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="m0_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="24" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m0/3 "/>
</bind>
</comp>

<comp id="107" class="1005" name="k_04_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_04 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="k_04_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_04/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_FeedB_Pipeline_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="256" slack="0"/>
<pin id="126" dir="0" index="2" bw="256" slack="0"/>
<pin id="127" dir="0" index="3" bw="256" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln111_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln111_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="10" slack="0"/>
<pin id="139" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="0"/>
<pin id="144" dir="0" index="1" bw="33" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="0" index="3" bw="7" slack="0"/>
<pin id="147" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln116_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln116_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="10" slack="0"/>
<pin id="159" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln9_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="33" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="0" index="3" bw="7" slack="0"/>
<pin id="167" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln412_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="24" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln412/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="n0_33_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="24" slack="1"/>
<pin id="179" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n0_33/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln412_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="24" slack="0"/>
<pin id="182" dir="0" index="1" bw="24" slack="1"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln412/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="n0_34_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n0_34/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln414_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="24" slack="0"/>
<pin id="193" dir="0" index="1" bw="24" slack="2"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln414/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="m0_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m0_1/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln412_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="24" slack="1"/>
<pin id="204" dir="0" index="1" bw="24" slack="2"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln412/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln416_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="3"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln416/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="k_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="217" class="1005" name="n0_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="n0 "/>
</bind>
</comp>

<comp id="224" class="1005" name="size_k_2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="3"/>
<pin id="226" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="size_k_2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="trunc_ln_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="24" slack="1"/>
<pin id="231" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="234" class="1005" name="trunc_ln9_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="24" slack="2"/>
<pin id="236" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln9 "/>
</bind>
</comp>

<comp id="242" class="1005" name="n0_34_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="1"/>
<pin id="244" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="n0_34 "/>
</bind>
</comp>

<comp id="250" class="1005" name="m0_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="m0_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="k_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="44" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="135"><net_src comp="90" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="78" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="40" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="184"><net_src comp="177" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="100" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="100" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="210"><net_src comp="111" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="111" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="220"><net_src comp="70" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="227"><net_src comp="84" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="232"><net_src comp="142" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="237"><net_src comp="162" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="245"><net_src comp="185" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="253"><net_src comp="196" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="261"><net_src comp="211" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="111" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bPipes_0 | {6 7 }
 - Input state : 
	Port: FeedB : bFeed | {6 7 }
	Port: FeedB : size_n | {1 }
	Port: FeedB : size_k | {1 }
	Port: FeedB : size_m | {1 }
  - Chain level:
	State 1
		add_ln111 : 1
		trunc_ln : 2
		add_ln116 : 1
		trunc_ln9 : 2
		store_ln412 : 1
	State 2
		icmp_ln412 : 1
		n0_34 : 1
		br_ln412 : 2
	State 3
		icmp_ln414 : 1
		m0_1 : 1
		br_ln414 : 2
	State 4
		icmp_ln416 : 1
		k : 1
		br_ln416 : 2
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                       |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   call   |                 grp_FeedB_Pipeline_1_fu_118                 |    0    |    6    |    26   |
|          | grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123 |  0.387  |   351   |   109   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                       add_ln111_fu_136                      |    0    |    0    |    39   |
|          |                       add_ln116_fu_156                      |    0    |    0    |    39   |
|    add   |                         n0_34_fu_185                        |    0    |    0    |    31   |
|          |                         m0_1_fu_196                         |    0    |    0    |    31   |
|          |                           k_fu_211                          |    0    |    0    |    39   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                      icmp_ln412_fu_180                      |    0    |    0    |    31   |
|   icmp   |                      icmp_ln414_fu_191                      |    0    |    0    |    31   |
|          |                      icmp_ln416_fu_206                      |    0    |    0    |    39   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                     size_m_4_read_fu_78                     |    0    |    0    |    0    |
|   read   |                     size_k_2_read_fu_84                     |    0    |    0    |    0    |
|          |                     size_n_4_read_fu_90                     |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   zext   |                      zext_ln111_fu_132                      |    0    |    0    |    0    |
|          |                      zext_ln116_fu_152                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|partselect|                       trunc_ln_fu_142                       |    0    |    0    |    0    |
|          |                       trunc_ln9_fu_162                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                             |  0.387  |   357   |   415   |
|----------|-------------------------------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|buffer|    8   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    8   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   k_04_reg_107  |   32   |
|    k_reg_258    |   32   |
|   m0_1_reg_250  |   24   |
|    m0_reg_96    |   24   |
|  n0_34_reg_242  |   24   |
|    n0_reg_217   |   24   |
| size_k_2_reg_224|   32   |
|trunc_ln9_reg_234|   24   |
| trunc_ln_reg_229|   24   |
+-----------------+--------+
|      Total      |   240  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   357  |   415  |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   240  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   597  |   415  |    0   |
+-----------+--------+--------+--------+--------+--------+
