Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: CTRL_CIRCUIT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CTRL_CIRCUIT.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CTRL_CIRCUIT"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : CTRL_CIRCUIT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "LATCH.v" in library work
Compiling verilog file "DCM75M.v" in library work
Module <LATCH> compiled
Compiling verilog file "HORIZ_CNT.v" in library work
Module <DCM75M> compiled
Compiling verilog file "CMP.v" in library work
Module <CNT> compiled
Compiling verilog file "CTRL_CIRCUIT.v" in library work
Module <CMP> compiled
Module <CTRL_CIRCUIT> compiled
No errors in compilation
Analysis of file <"CTRL_CIRCUIT.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CTRL_CIRCUIT> in library <work> with parameters.
	backPorchHoriz = "00000000000000000000000011111000"
	backPorchVert = "00000000000000000000000000100110"
	bitDimHoriz = "00000000000000000000000000001011"
	bitDimVert = "00000000000000000000000000001011"
	frontPorchHoriz = "00000000000000000000000000010000"
	frontPorchVert = "00000000000000000000000000000001"
	fullAreaHoriz = "00000000000000000000011010011000"
	fullAreaVert = "00000000000000000000010000101010"
	polarity = "00000000000000000000000000000001"
	syncHoriz = "00000000000000000000000010010000"
	syncVert = "00000000000000000000000000000011"
	visibleAreaHoriz = "00000000000000000000010100000000"
	visibleAreaVert = "00000000000000000000010000000000"

Analyzing hierarchy for module <DCM75M> in library <work>.

Analyzing hierarchy for module <CNT> in library <work> with parameters.
	bitDim = "00000000000000000000000000001011"
	pixWidth = "00000000000000000000011010011000"

Analyzing hierarchy for module <CMP> in library <work> with parameters.
	bitDim = "00000000000000000000000000001011"
	toCmp = "00000000000000000000000000000000"

Analyzing hierarchy for module <CMP> in library <work> with parameters.
	bitDim = "00000000000000000000000000001011"
	toCmp = "00000000000000000000010100000000"

Analyzing hierarchy for module <LATCH> in library <work>.

Analyzing hierarchy for module <CNT> in library <work> with parameters.
	bitDim = "00000000000000000000000000001011"
	pixWidth = "00000000000000000000010000101010"

Analyzing hierarchy for module <CMP> in library <work> with parameters.
	bitDim = "00000000000000000000000000001011"
	toCmp = "00000000000000000000010000000000"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CTRL_CIRCUIT>.
	backPorchHoriz = 32'sb00000000000000000000000011111000
	backPorchVert = 32'sb00000000000000000000000000100110
	bitDimHoriz = 32'sb00000000000000000000000000001011
	bitDimVert = 32'sb00000000000000000000000000001011
	frontPorchHoriz = 32'sb00000000000000000000000000010000
	frontPorchVert = 32'sb00000000000000000000000000000001
	fullAreaHoriz = 32'sb00000000000000000000011010011000
	fullAreaVert = 32'sb00000000000000000000010000101010
	polarity = 32'sb00000000000000000000000000000001
	syncHoriz = 32'sb00000000000000000000000010010000
	syncVert = 32'sb00000000000000000000000000000011
	visibleAreaHoriz = 32'sb00000000000000000000010100000000
	visibleAreaVert = 32'sb00000000000000000000010000000000
Module <CTRL_CIRCUIT> is correct for synthesis.
 
Analyzing module <DCM75M> in library <work>.
Module <DCM75M> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "CLKFX_MULTIPLY =  27" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "CLKIN_PERIOD =  20.000000" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <DCM75M>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <DCM75M>.
Analyzing module <CNT.1> in library <work>.
	bitDim = 32'sb00000000000000000000000000001011
	pixWidth = 32'sb00000000000000000000011010011000
Module <CNT.1> is correct for synthesis.
 
Analyzing module <CMP.1> in library <work>.
	bitDim = 32'sb00000000000000000000000000001011
	toCmp = 32'sb00000000000000000000000000000000
Module <CMP.1> is correct for synthesis.
 
Analyzing module <CMP.2> in library <work>.
	bitDim = 32'sb00000000000000000000000000001011
	toCmp = 32'sb00000000000000000000010100000000
Module <CMP.2> is correct for synthesis.
 
Analyzing module <LATCH> in library <work>.
Module <LATCH> is correct for synthesis.
 
Analyzing module <CNT.2> in library <work>.
	bitDim = 32'sb00000000000000000000000000001011
	pixWidth = 32'sb00000000000000000000010000101010
Module <CNT.2> is correct for synthesis.
 
Analyzing module <CMP.3> in library <work>.
	bitDim = 32'sb00000000000000000000000000001011
	toCmp = 32'sb00000000000000000000010000000000
Module <CMP.3> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CNT_1>.
    Related source file is "HORIZ_CNT.v".
    Found 11-bit up counter for signal <CNT>.
    Found 12-bit comparator greatequal for signal <CNT$cmp_ge0000> created at line 19.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <CNT_1> synthesized.


Synthesizing Unit <CMP_1>.
    Related source file is "CMP.v".
Unit <CMP_1> synthesized.


Synthesizing Unit <CMP_2>.
    Related source file is "CMP.v".
Unit <CMP_2> synthesized.


Synthesizing Unit <LATCH>.
    Related source file is "LATCH.v".
WARNING:Xst:737 - Found 1-bit latch for signal <q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <LATCH> synthesized.


Synthesizing Unit <CNT_2>.
    Related source file is "HORIZ_CNT.v".
    Found 11-bit up counter for signal <CNT>.
    Found 12-bit comparator greatequal for signal <CNT$cmp_ge0000> created at line 19.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <CNT_2> synthesized.


Synthesizing Unit <CMP_3>.
    Related source file is "CMP.v".
Unit <CMP_3> synthesized.


Synthesizing Unit <DCM75M>.
    Related source file is "DCM75M.v".
Unit <DCM75M> synthesized.


Synthesizing Unit <CTRL_CIRCUIT>.
    Related source file is "CTRL_CIRCUIT.v".
WARNING:Xst:646 - Signal <LOCKED_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK0_OUT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <CTRL_CIRCUIT> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 11-bit up counter                                     : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 12-bit comparator greatequal                          : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 11-bit up counter                                     : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 12-bit comparator greatequal                          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CTRL_CIRCUIT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CTRL_CIRCUIT, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CTRL_CIRCUIT.ngr
Top Level Output File Name         : CTRL_CIRCUIT
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 86
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 20
#      LUT2_L                      : 1
#      LUT3                        : 3
#      LUT4                        : 11
#      MUXCY                       : 20
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 24
#      FDR                         : 22
#      LDC                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 20
#      IBUF                        : 9
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       24  out of   4656     0%  
 Number of Slice Flip Flops:             24  out of   9312     0%  
 Number of 4 input LUTs:                 39  out of   9312     0%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    232     8%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------+-----------------------------+-------+
Clock Signal                         | Clock buffer(FF name)       | Load  |
-------------------------------------+-----------------------------+-------+
latch_reset_v(syncDetectVert/out2:O) | NONE(*)(latchVert/q)        | 1     |
latch_reset_h(syncDetectHoriz/out2:O)| NONE(*)(latchHoriz/q)       | 1     |
latchHoriz/q                         | NONE(cntVert/CNT_0)         | 11    |
CLKIN_IN                             | multiplier/DCM_SP_INST:CLKFX| 11    |
-------------------------------------+-----------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
latch_set_h(zeroDetectHoriz/out1:O)| NONE(latchHoriz/q)     | 1     |
latch_set_v(zeroDetectVert/out1:O) | NONE(latchVert/q)      | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 12.332ns (Maximum Frequency: 81.090MHz)
   Minimum input arrival time before clock: 3.838ns
   Maximum output required time after clock: 5.543ns
   Maximum combinational path delay: 4.632ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'latchHoriz/q'
  Clock period: 4.594ns (frequency: 217.656MHz)
  Total number of paths / destination ports: 176 / 22
-------------------------------------------------------------------------
Delay:               4.594ns (Levels of Logic = 3)
  Source:            cntVert/CNT_3 (FF)
  Destination:       cntVert/CNT_0 (FF)
  Source Clock:      latchHoriz/q rising
  Destination Clock: latchHoriz/q rising

  Data Path: cntVert/CNT_3 to cntVert/CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  cntVert/CNT_3 (cntVert/CNT_3)
     LUT4:I0->O            1   0.612   0.387  cntVert/CNT_or000010 (cntVert/CNT_or000010)
     LUT4:I2->O            1   0.612   0.000  cntVert/CNT_or0000321 (cntVert/CNT_or000032)
     MUXF5:I0->O          11   0.278   0.793  cntVert/CNT_or000032_f5 (cntVert/CNT_or0000)
     FDR:R                     0.795          cntVert/CNT_0
    ----------------------------------------
    Total                      4.594ns (2.811ns logic, 1.783ns route)
                                       (61.2% logic, 38.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKIN_IN'
  Clock period: 12.332ns (frequency: 81.090MHz)
  Total number of paths / destination ports: 154 / 22
-------------------------------------------------------------------------
Delay:               4.567ns (Levels of Logic = 3)
  Source:            cntHoriz/CNT_6 (FF)
  Destination:       cntHoriz/CNT_0 (FF)
  Source Clock:      CLKIN_IN rising 2.7X
  Destination Clock: CLKIN_IN rising 2.7X

  Data Path: cntHoriz/CNT_6 to cntHoriz/CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  cntHoriz/CNT_6 (cntHoriz/CNT_6)
     LUT4:I0->O            1   0.612   0.000  cntHoriz/CNT_or000071 (cntHoriz/CNT_or000071)
     MUXF5:I1->O           1   0.278   0.360  cntHoriz/CNT_or00007_f5 (cntHoriz/CNT_or00007)
     LUT4:I3->O           11   0.612   0.793  cntHoriz/CNT_or000024 (cntHoriz/CNT_or0000)
     FDR:R                     0.795          cntHoriz/CNT_0
    ----------------------------------------
    Total                      4.567ns (2.811ns logic, 1.756ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'latchHoriz/q'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.715ns (Levels of Logic = 2)
  Source:            RST_IN (PAD)
  Destination:       cntVert/CNT_0 (FF)
  Destination Clock: latchHoriz/q rising

  Data Path: RST_IN to cntVert/CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.380  RST_IN_IBUF (RST_IN_IBUF)
     MUXF5:S->O           11   0.641   0.793  cntVert/CNT_or000032_f5 (cntVert/CNT_or0000)
     FDR:R                     0.795          cntVert/CNT_0
    ----------------------------------------
    Total                      3.715ns (2.542ns logic, 1.173ns route)
                                       (68.4% logic, 31.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKIN_IN'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.838ns (Levels of Logic = 2)
  Source:            RST_IN (PAD)
  Destination:       cntHoriz/CNT_0 (FF)
  Destination Clock: CLKIN_IN rising 2.7X

  Data Path: RST_IN to cntHoriz/CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.106   0.532  RST_IN_IBUF (RST_IN_IBUF)
     LUT4:I0->O           11   0.612   0.793  cntHoriz/CNT_or000024 (cntHoriz/CNT_or0000)
     FDR:R                     0.795          cntHoriz/CNT_0
    ----------------------------------------
    Total                      3.838ns (2.513ns logic, 1.325ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'latch_reset_h'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.543ns (Levels of Logic = 2)
  Source:            latchHoriz/q (LATCH)
  Destination:       HS (PAD)
  Source Clock:      latch_reset_h falling

  Data Path: latchHoriz/q to HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q             12   0.588   0.817  latchHoriz/q (latchHoriz/q)
     INV:I->O              1   0.612   0.357  HS1_INV_0 (HS_OBUF)
     OBUF:I->O                 3.169          HS_OBUF (HS)
    ----------------------------------------
    Total                      5.543ns (4.369ns logic, 1.174ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'latch_reset_v'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.083ns (Levels of Logic = 2)
  Source:            latchVert/q (LATCH)
  Destination:       VS (PAD)
  Source Clock:      latch_reset_v falling

  Data Path: latchVert/q to VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDC:G->Q              1   0.588   0.357  latchVert/q (latchVert/q)
     INV:I->O              1   0.612   0.357  VS1_INV_0 (VS_OBUF)
     OBUF:I->O                 3.169          VS_OBUF (VS)
    ----------------------------------------
    Total                      5.083ns (4.369ns logic, 0.714ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               4.632ns (Levels of Logic = 2)
  Source:            PIX_DATA<7> (PAD)
  Destination:       Blue<1> (PAD)

  Data Path: PIX_DATA<7> to Blue<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  PIX_DATA_7_IBUF (Blue_1_OBUF)
     OBUF:I->O                 3.169          Blue_1_OBUF (Blue<1>)
    ----------------------------------------
    Total                      4.632ns (4.275ns logic, 0.357ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.84 secs
 
--> 


Total memory usage is 521604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

