0.6
2018.2
Jun 14 2018
20:07:38
/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1634825822,systemVerilog,,,,AESL_axi_slave_AXILiteS,/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/simpleALU.autotb.v,1634825822,systemVerilog,,,,apatb_simpleALU_top,/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/simpleALU.v,1634823553,systemVerilog,,,,simpleALU,/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/khoa/Documents/logic_design/lab3_hls/solution1/sim/verilog/simpleALU_AXILiteS_s_axi.v,1634823554,systemVerilog,,,,simpleALU_AXILiteS_s_axi,/opt/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
