Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov  5 17:12:49 2025
| Host         : katnlot running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/maxmul2x2_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                           Instance                          |                              Module                             | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                |                                                           (top) |        210 |        206 |       0 |    4 | 212 |      0 |      0 |          2 |
|   bd_0_i                                                    |                                                            bd_0 |        210 |        206 |       0 |    4 | 212 |      0 |      0 |          2 |
|     hls_inst                                                |                                                 bd_0_hls_inst_0 |        210 |        206 |       0 |    4 | 212 |      0 |      0 |          2 |
|       inst                                                  |                                       bd_0_hls_inst_0_maxmul2x2 |        210 |        206 |       0 |    4 | 212 |      0 |      0 |          2 |
|         (inst)                                              |                                       bd_0_hls_inst_0_maxmul2x2 |          6 |          2 |       0 |    4 | 211 |      0 |      0 |          0 |
|         mac_muladd_16s_16s_32s_32_4_1_U2                    |         bd_0_hls_inst_0_maxmul2x2_mac_muladd_16s_16s_32s_32_4_1 |        160 |        160 |       0 |    0 |   0 |      0 |      0 |          2 |
|           maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0_U | bd_0_hls_inst_0_maxmul2x2_mac_muladd_16s_16s_32s_32_4_1_DSP48_0 |        160 |        160 |       0 |    0 |   0 |      0 |      0 |          2 |
+-------------------------------------------------------------+-----------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


