Release 14.5 - xst P.58f (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: sevenSegment.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sevenSegment.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sevenSegment"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : sevenSegment
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/hendri/Documents/workspaceXilinxBasys2/sevenSegmentCounterV1/sevenSegment.vhd" in Library work.
Architecture behavioral of Entity sevensegment is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sevenSegment> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sevenSegment> in library <work> (Architecture <behavioral>).
Entity <sevenSegment> analyzed. Unit <sevenSegment> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sevenSegment>.
    Related source file is "/home/hendri/Documents/workspaceXilinxBasys2/sevenSegmentCounterV1/sevenSegment.vhd".
    Found 16x8-bit ROM for signal <datasegA$mux0002> created at line 97.
    Found 8-bit register for signal <datasegA>.
    Found 4-bit comparator lessequal for signal <datasegA$cmp_le0000> created at line 96.
    Found 26-bit up counter for signal <psc>.
    Found 26-bit comparator less for signal <psc$cmp_lt0000> created at line 76.
    Found 4-bit up counter for signal <sCount>.
    Found 1-bit register for signal <sInv>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <sevenSegment> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 26-bit comparator less                                : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sevenSegment>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_datasegA_mux0002> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sevenSegment> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 2
 26-bit comparator less                                : 1
 4-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <datasegA_7> (without init value) has a constant value of 1 in block <sevenSegment>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sevenSegment> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sevenSegment, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sevenSegment.ngr
Top Level Output File Name         : sevenSegment
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 114
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 29
#      LUT2                        : 1
#      LUT3                        : 7
#      LUT4                        : 6
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 38
#      FD                          : 2
#      FDE                         : 1
#      FDR                         : 34
#      FDS                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                       26  out of   2448     1%  
 Number of Slice Flip Flops:             38  out of   4896     0%  
 Number of 4 input LUTs:                 50  out of   4896     1%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of     92    11%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
sInv                               | BUFG                   | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.415ns (Maximum Frequency: 184.685MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.415ns (frequency: 184.685MHz)
  Total number of paths / destination ports: 892 / 54
-------------------------------------------------------------------------
Delay:               5.415ns (Levels of Logic = 12)
  Source:            psc_6 (FF)
  Destination:       psc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: psc_6 to psc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  psc_6 (psc_6)
     LUT1:I0->O            1   0.704   0.000  Mcompar_psc_cmp_lt0000_cy<0>_rt (Mcompar_psc_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcompar_psc_cmp_lt0000_cy<0> (Mcompar_psc_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<1> (Mcompar_psc_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<2> (Mcompar_psc_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<3> (Mcompar_psc_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<4> (Mcompar_psc_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<5> (Mcompar_psc_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<6> (Mcompar_psc_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<7> (Mcompar_psc_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<8> (Mcompar_psc_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_psc_cmp_lt0000_cy<9> (Mcompar_psc_cmp_lt0000_cy<9>)
     MUXCY:CI->O          27   0.331   1.261  Mcompar_psc_cmp_lt0000_cy<10> (Mcompar_psc_cmp_lt0000_cy<10>)
     FDR:R                     0.911          psc_0
    ----------------------------------------
    Total                      5.415ns (3.532ns logic, 1.883ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sInv'
  Clock period: 3.805ns (frequency: 262.812MHz)
  Total number of paths / destination ports: 50 / 20
-------------------------------------------------------------------------
Delay:               3.805ns (Levels of Logic = 1)
  Source:            sCount_1 (FF)
  Destination:       sCount_1 (FF)
  Source Clock:      sInv rising
  Destination Clock: sInv rising

  Data Path: sCount_1 to sCount_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.591   1.012  sCount_1 (sCount_1)
     LUT3:I1->O            4   0.704   0.587  datasegA_not00011 (datasegA_not0001)
     FDR:R                     0.911          sCount_1
    ----------------------------------------
    Total                      3.805ns (2.206ns logic, 1.599ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            sInv (FF)
  Destination:       tick (PAD)
  Source Clock:      clk rising

  Data Path: sInv to tick
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.591   0.531  sInv (sInv)
     OBUF:I->O                 3.272          tick_OBUF (tick)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sInv'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            datasegA_6 (FF)
  Destination:       datasegA<6> (PAD)
  Source Clock:      sInv rising

  Data Path: datasegA_6 to datasegA<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  datasegA_6 (datasegA_6)
     OBUF:I->O                 3.272          datasegA_6_OBUF (datasegA<6>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.24 secs
 
--> 


Total memory usage is 174564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

