`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:40:23 CST (Jun  3 2025 16:40:23 UTC)

module dut_LessThan_10Sx9S_1U_1(in2, in1, out1);
  input [9:0] in2;
  input [8:0] in1;
  output out1;
  wire [9:0] in2;
  wire [8:0] in1;
  wire out1;
  wire lt_16_24_n_0, lt_16_24_n_1, lt_16_24_n_2, lt_16_24_n_3,
       lt_16_24_n_4, lt_16_24_n_5, lt_16_24_n_6, lt_16_24_n_7;
  wire lt_16_24_n_8, lt_16_24_n_9, lt_16_24_n_10, lt_16_24_n_11,
       lt_16_24_n_12, lt_16_24_n_13, lt_16_24_n_14, lt_16_24_n_15;
  wire lt_16_24_n_16, lt_16_24_n_17, lt_16_24_n_18, lt_16_24_n_19,
       lt_16_24_n_20, lt_16_24_n_21, lt_16_24_n_22, lt_16_24_n_23;
  wire lt_16_24_n_24, lt_16_24_n_25, lt_16_24_n_26, lt_16_24_n_27,
       lt_16_24_n_28, lt_16_24_n_29, lt_16_24_n_30, lt_16_24_n_31;
  wire lt_16_24_n_32, lt_16_24_n_33, lt_16_24_n_34, lt_16_24_n_35,
       lt_16_24_n_36, n_0, n_1, n_20;
  MXI2XL g23(.A (n_0), .B (n_1), .S0 (n_20), .Y (out1));
  INVX1 g24(.A (n_0), .Y (n_1));
  XNOR2X1 g25(.A (in2[9]), .B (in1[8]), .Y (n_0));
  NOR2BX1 lt_16_24_g177(.AN (lt_16_24_n_31), .B (lt_16_24_n_36), .Y
       (n_20));
  NOR2X1 lt_16_24_g178(.A (lt_16_24_n_25), .B (lt_16_24_n_35), .Y
       (lt_16_24_n_36));
  AOI21X1 lt_16_24_g179(.A0 (lt_16_24_n_27), .A1 (lt_16_24_n_34), .B0
       (lt_16_24_n_33), .Y (lt_16_24_n_35));
  OAI21X1 lt_16_24_g180(.A0 (lt_16_24_n_23), .A1 (lt_16_24_n_32), .B0
       (lt_16_24_n_30), .Y (lt_16_24_n_34));
  OAI21X1 lt_16_24_g181(.A0 (lt_16_24_n_24), .A1 (lt_16_24_n_29), .B0
       (lt_16_24_n_28), .Y (lt_16_24_n_33));
  AOI21X1 lt_16_24_g182(.A0 (lt_16_24_n_0), .A1 (lt_16_24_n_12), .B0
       (lt_16_24_n_10), .Y (lt_16_24_n_32));
  AOI32X1 lt_16_24_g183(.A0 (lt_16_24_n_16), .A1 (in2[8]), .A2
       (lt_16_24_n_1), .B0 (in2[9]), .B1 (lt_16_24_n_1), .Y
       (lt_16_24_n_31));
  AOI21X1 lt_16_24_g184(.A0 (lt_16_24_n_15), .A1 (lt_16_24_n_11), .B0
       (lt_16_24_n_13), .Y (lt_16_24_n_30));
  AOI21X1 lt_16_24_g185(.A0 (lt_16_24_n_21), .A1 (lt_16_24_n_18), .B0
       (lt_16_24_n_14), .Y (lt_16_24_n_29));
  AOI21X1 lt_16_24_g186(.A0 (lt_16_24_n_22), .A1 (lt_16_24_n_20), .B0
       (lt_16_24_n_19), .Y (lt_16_24_n_28));
  NOR2X1 lt_16_24_g187(.A (lt_16_24_n_24), .B (lt_16_24_n_26), .Y
       (lt_16_24_n_27));
  OAI2BB1X1 lt_16_24_g188(.A0N (in1[4]), .A1N (lt_16_24_n_5), .B0
       (lt_16_24_n_21), .Y (lt_16_24_n_26));
  OAI21X1 lt_16_24_g189(.A0 (lt_16_24_n_1), .A1 (in2[8]), .B0
       (lt_16_24_n_16), .Y (lt_16_24_n_25));
  NAND2X1 lt_16_24_g190(.A (lt_16_24_n_22), .B (lt_16_24_n_17), .Y
       (lt_16_24_n_24));
  NAND2X1 lt_16_24_g191(.A (lt_16_24_n_15), .B (lt_16_24_n_9), .Y
       (lt_16_24_n_23));
  NOR2X1 lt_16_24_g192(.A (lt_16_24_n_6), .B (in1[6]), .Y
       (lt_16_24_n_20));
  NOR2BX1 lt_16_24_g193(.AN (in2[7]), .B (in1[7]), .Y (lt_16_24_n_19));
  NOR2X1 lt_16_24_g194(.A (lt_16_24_n_5), .B (in1[4]), .Y
       (lt_16_24_n_18));
  NAND2X1 lt_16_24_g195(.A (in1[6]), .B (lt_16_24_n_6), .Y
       (lt_16_24_n_17));
  NAND2X1 lt_16_24_g197(.A (in1[7]), .B (lt_16_24_n_8), .Y
       (lt_16_24_n_22));
  NAND2X2 lt_16_24_g198(.A (in1[5]), .B (lt_16_24_n_2), .Y
       (lt_16_24_n_21));
  NOR2X1 lt_16_24_g199(.A (lt_16_24_n_2), .B (in1[5]), .Y
       (lt_16_24_n_14));
  NOR2X1 lt_16_24_g200(.A (lt_16_24_n_7), .B (in1[3]), .Y
       (lt_16_24_n_13));
  NAND2X1 lt_16_24_g201(.A (in1[1]), .B (lt_16_24_n_4), .Y
       (lt_16_24_n_12));
  NOR2X2 lt_16_24_g202(.A (in1[2]), .B (lt_16_24_n_3), .Y
       (lt_16_24_n_11));
  NOR2X1 lt_16_24_g203(.A (lt_16_24_n_4), .B (in1[1]), .Y
       (lt_16_24_n_10));
  NAND2X1 lt_16_24_g204(.A (in1[2]), .B (lt_16_24_n_3), .Y
       (lt_16_24_n_9));
  NAND2BX1 lt_16_24_g205(.AN (in2[9]), .B (in1[8]), .Y (lt_16_24_n_16));
  NAND2X2 lt_16_24_g206(.A (in1[3]), .B (lt_16_24_n_7), .Y
       (lt_16_24_n_15));
  INVX1 lt_16_24_g207(.A (in2[7]), .Y (lt_16_24_n_8));
  CLKINVX2 lt_16_24_g208(.A (in2[3]), .Y (lt_16_24_n_7));
  INVX1 lt_16_24_g209(.A (in2[6]), .Y (lt_16_24_n_6));
  INVX1 lt_16_24_g211(.A (in2[4]), .Y (lt_16_24_n_5));
  INVX1 lt_16_24_g212(.A (in2[1]), .Y (lt_16_24_n_4));
  INVX1 lt_16_24_g213(.A (in2[2]), .Y (lt_16_24_n_3));
  INVX1 lt_16_24_g214(.A (in2[5]), .Y (lt_16_24_n_2));
  INVX1 lt_16_24_g215(.A (in1[8]), .Y (lt_16_24_n_1));
  NAND2BX1 lt_16_24_g2(.AN (in2[0]), .B (in1[0]), .Y (lt_16_24_n_0));
endmodule


