vendor_name = ModelSim
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/registrador.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ula_soma4.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/bancoRegistradores.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ROM.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/ula.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoR.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/display7Seg.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/edgeDetector.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform1.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform2.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform3.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform4.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform5.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform6.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoI.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/extensorsinal.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/tipoJ.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/RAM.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform7.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform8.vwf
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/output_files/Waveform9.vwf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/matte/Documents/Insper/Semestre_6/Design_de_computadores/mips/MIPS_restored/db/MIPS.cbx.xml
design_name = hard_block
design_name = tipoI
instance = comp, \HEX0[0]~output\, HEX0[0]~output, tipoI, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, tipoI, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, tipoI, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, tipoI, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, tipoI, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, tipoI, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, tipoI, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, tipoI, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, tipoI, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, tipoI, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, tipoI, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, tipoI, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, tipoI, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, tipoI, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, tipoI, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, tipoI, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, tipoI, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, tipoI, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, tipoI, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, tipoI, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, tipoI, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, tipoI, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, tipoI, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, tipoI, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, tipoI, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, tipoI, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, tipoI, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, tipoI, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, tipoI, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, tipoI, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, tipoI, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, tipoI, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, tipoI, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, tipoI, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, tipoI, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, tipoI, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, tipoI, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, tipoI, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, tipoI, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, tipoI, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, tipoI, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, tipoI, 1
instance = comp, \HEX6[0]~output\, HEX6[0]~output, tipoI, 1
instance = comp, \HEX6[1]~output\, HEX6[1]~output, tipoI, 1
instance = comp, \HEX6[2]~output\, HEX6[2]~output, tipoI, 1
instance = comp, \HEX6[3]~output\, HEX6[3]~output, tipoI, 1
instance = comp, \HEX6[4]~output\, HEX6[4]~output, tipoI, 1
instance = comp, \HEX6[5]~output\, HEX6[5]~output, tipoI, 1
instance = comp, \HEX6[6]~output\, HEX6[6]~output, tipoI, 1
instance = comp, \HEX7[0]~output\, HEX7[0]~output, tipoI, 1
instance = comp, \HEX7[1]~output\, HEX7[1]~output, tipoI, 1
instance = comp, \HEX7[2]~output\, HEX7[2]~output, tipoI, 1
instance = comp, \HEX7[3]~output\, HEX7[3]~output, tipoI, 1
instance = comp, \HEX7[4]~output\, HEX7[4]~output, tipoI, 1
instance = comp, \HEX7[5]~output\, HEX7[5]~output, tipoI, 1
instance = comp, \HEX7[6]~output\, HEX7[6]~output, tipoI, 1
instance = comp, \LEDG[0]~output\, LEDG[0]~output, tipoI, 1
instance = comp, \LEDG[1]~output\, LEDG[1]~output, tipoI, 1
instance = comp, \LEDG[2]~output\, LEDG[2]~output, tipoI, 1
instance = comp, \LEDG[3]~output\, LEDG[3]~output, tipoI, 1
instance = comp, \LEDG[4]~output\, LEDG[4]~output, tipoI, 1
instance = comp, \LEDG[5]~output\, LEDG[5]~output, tipoI, 1
instance = comp, \LEDG[6]~output\, LEDG[6]~output, tipoI, 1
instance = comp, \LEDG[7]~output\, LEDG[7]~output, tipoI, 1
instance = comp, \SW[2]~input\, SW[2]~input, tipoI, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, tipoI, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, tipoI, 1
instance = comp, \EDclk|saidaQ~0\, EDclk|saidaQ~0, tipoI, 1
instance = comp, \EDclk|saidaQ\, EDclk|saidaQ, tipoI, 1
instance = comp, \EDclk|saida\, EDclk|saida, tipoI, 1
instance = comp, \EDclk|saida~clkctrl\, EDclk|saida~clkctrl, tipoI, 1
instance = comp, \PC|q[2]~39\, PC|q[2]~39, tipoI, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, tipoI, 1
instance = comp, \EDpc|saidaQ\, EDpc|saidaQ, tipoI, 1
instance = comp, \EDpc|saida\, EDpc|saida, tipoI, 1
instance = comp, \PC|q[2]\, PC|q[2], tipoI, 1
instance = comp, \PC|q[3]~13\, PC|q[3]~13, tipoI, 1
instance = comp, \PC|q[3]\, PC|q[3], tipoI, 1
instance = comp, \PC|q[4]~15\, PC|q[4]~15, tipoI, 1
instance = comp, \PC|q[4]\, PC|q[4], tipoI, 1
instance = comp, \PC|q[5]~17\, PC|q[5]~17, tipoI, 1
instance = comp, \PC|q[5]\, PC|q[5], tipoI, 1
instance = comp, \PC|q[6]~19\, PC|q[6]~19, tipoI, 1
instance = comp, \PC|q[6]\, PC|q[6], tipoI, 1
instance = comp, \PC|q[7]~21\, PC|q[7]~21, tipoI, 1
instance = comp, \PC|q[7]\, PC|q[7], tipoI, 1
instance = comp, \MEMORIA_INSTRUCOES|memROM~0\, MEMORIA_INSTRUCOES|memROM~0, tipoI, 1
instance = comp, \MEMORIA_INSTRUCOES|memROM~1\, MEMORIA_INSTRUCOES|memROM~1, tipoI, 1
instance = comp, \SW[3]~input\, SW[3]~input, tipoI, 1
instance = comp, \ULA|Add0~9\, ULA|Add0~9, tipoI, 1
instance = comp, \ULA|Mux8~0\, ULA|Mux8~0, tipoI, 1
instance = comp, \MEMORIA_INSTRUCOES|memROM~2\, MEMORIA_INSTRUCOES|memROM~2, tipoI, 1
instance = comp, \BR|saidaB[2]~1\, BR|saidaB[2]~1, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~36feeder\, MEMORIA_DADOS|ram~36feeder, tipoI, 1
instance = comp, \SW[4]~input\, SW[4]~input, tipoI, 1
instance = comp, \ULA|Mux31~10\, ULA|Mux31~10, tipoI, 1
instance = comp, \BR|saidaB[0]~14\, BR|saidaB[0]~14, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~34\, MEMORIA_DADOS|ram~34, tipoI, 1
instance = comp, \BR|saidaB[31]~30\, BR|saidaB[31]~30, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~65\, MEMORIA_DADOS|ram~65, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~97feeder\, MEMORIA_DADOS|ram~97feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~130\, MEMORIA_DADOS|ram~130, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~97\, MEMORIA_DADOS|ram~97, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~128\, MEMORIA_DADOS|ram~128, tipoI, 1
instance = comp, \BR|registrador~357feeder\, BR|registrador~357feeder, tipoI, 1
instance = comp, \SW[1]~input\, SW[1]~input, tipoI, 1
instance = comp, \BR|registrador~1092\, BR|registrador~1092, tipoI, 1
instance = comp, \BR|registrador~357\, BR|registrador~357, tipoI, 1
instance = comp, \BR|saidaA[31]~30\, BR|saidaA[31]~30, tipoI, 1
instance = comp, \BR|saidaB[1]~31\, BR|saidaB[1]~31, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~67\, MEMORIA_DADOS|ram~67, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~35\, MEMORIA_DADOS|ram~35, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~129\, MEMORIA_DADOS|ram~129, tipoI, 1
instance = comp, \BR|registrador~327\, BR|registrador~327, tipoI, 1
instance = comp, \BR|saidaA[1]~31\, BR|saidaA[1]~31, tipoI, 1
instance = comp, \BR|saidaB[28]~27\, BR|saidaB[28]~27, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~94feeder\, MEMORIA_DADOS|ram~94feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~94\, MEMORIA_DADOS|ram~94, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~62\, MEMORIA_DADOS|ram~62, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~125\, MEMORIA_DADOS|ram~125, tipoI, 1
instance = comp, \BR|registrador~354\, BR|registrador~354, tipoI, 1
instance = comp, \BR|saidaA[28]~27\, BR|saidaA[28]~27, tipoI, 1
instance = comp, \BR|saidaB[27]~26\, BR|saidaB[27]~26, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~61\, MEMORIA_DADOS|ram~61, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~93feeder\, MEMORIA_DADOS|ram~93feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~93\, MEMORIA_DADOS|ram~93, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~124\, MEMORIA_DADOS|ram~124, tipoI, 1
instance = comp, \BR|registrador~353\, BR|registrador~353, tipoI, 1
instance = comp, \BR|saidaA[27]~26\, BR|saidaA[27]~26, tipoI, 1
instance = comp, \BR|saidaB[29]~28\, BR|saidaB[29]~28, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~95feeder\, MEMORIA_DADOS|ram~95feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~95\, MEMORIA_DADOS|ram~95, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~63\, MEMORIA_DADOS|ram~63, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~126\, MEMORIA_DADOS|ram~126, tipoI, 1
instance = comp, \BR|registrador~355\, BR|registrador~355, tipoI, 1
instance = comp, \BR|saidaA[29]~28\, BR|saidaA[29]~28, tipoI, 1
instance = comp, \BR|saidaB[26]~25\, BR|saidaB[26]~25, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~60\, MEMORIA_DADOS|ram~60, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~92feeder\, MEMORIA_DADOS|ram~92feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~92\, MEMORIA_DADOS|ram~92, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~123\, MEMORIA_DADOS|ram~123, tipoI, 1
instance = comp, \BR|registrador~352\, BR|registrador~352, tipoI, 1
instance = comp, \BR|saidaA[26]~25\, BR|saidaA[26]~25, tipoI, 1
instance = comp, \ULA|Mux31~16\, ULA|Mux31~16, tipoI, 1
instance = comp, \BR|saidaB[30]~29\, BR|saidaB[30]~29, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~64\, MEMORIA_DADOS|ram~64, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~96feeder\, MEMORIA_DADOS|ram~96feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~96\, MEMORIA_DADOS|ram~96, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~127\, MEMORIA_DADOS|ram~127, tipoI, 1
instance = comp, \BR|registrador~356\, BR|registrador~356, tipoI, 1
instance = comp, \BR|saidaA[30]~29\, BR|saidaA[30]~29, tipoI, 1
instance = comp, \ULA|Mux31~17\, ULA|Mux31~17, tipoI, 1
instance = comp, \BR|saidaB[6]~4\, BR|saidaB[6]~4, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~72feeder\, MEMORIA_DADOS|ram~72feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~72\, MEMORIA_DADOS|ram~72, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~40\, MEMORIA_DADOS|ram~40, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~102\, MEMORIA_DADOS|ram~102, tipoI, 1
instance = comp, \BR|registrador~332\, BR|registrador~332, tipoI, 1
instance = comp, \BR|saidaA[6]~4\, BR|saidaA[6]~4, tipoI, 1
instance = comp, \BR|saidaB[7]~5\, BR|saidaB[7]~5, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~41\, MEMORIA_DADOS|ram~41, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~73feeder\, MEMORIA_DADOS|ram~73feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~73\, MEMORIA_DADOS|ram~73, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~103\, MEMORIA_DADOS|ram~103, tipoI, 1
instance = comp, \BR|registrador~333feeder\, BR|registrador~333feeder, tipoI, 1
instance = comp, \BR|registrador~333\, BR|registrador~333, tipoI, 1
instance = comp, \BR|saidaA[7]~5\, BR|saidaA[7]~5, tipoI, 1
instance = comp, \ULA|Mux31~4\, ULA|Mux31~4, tipoI, 1
instance = comp, \BR|saidaB[5]~2\, BR|saidaB[5]~2, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~71feeder\, MEMORIA_DADOS|ram~71feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~71\, MEMORIA_DADOS|ram~71, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~39feeder\, MEMORIA_DADOS|ram~39feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~39\, MEMORIA_DADOS|ram~39, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~100\, MEMORIA_DADOS|ram~100, tipoI, 1
instance = comp, \BR|registrador~331\, BR|registrador~331, tipoI, 1
instance = comp, \BR|saidaA[5]~2\, BR|saidaA[5]~2, tipoI, 1
instance = comp, \BR|saidaB[4]~3\, BR|saidaB[4]~3, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~38feeder\, MEMORIA_DADOS|ram~38feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~38\, MEMORIA_DADOS|ram~38, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~70feeder\, MEMORIA_DADOS|ram~70feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~70\, MEMORIA_DADOS|ram~70, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~101\, MEMORIA_DADOS|ram~101, tipoI, 1
instance = comp, \BR|registrador~330\, BR|registrador~330, tipoI, 1
instance = comp, \BR|saidaA[4]~3\, BR|saidaA[4]~3, tipoI, 1
instance = comp, \ULA|Mux31~3\, ULA|Mux31~3, tipoI, 1
instance = comp, \PC|q[8]~23\, PC|q[8]~23, tipoI, 1
instance = comp, \PC|q[8]\, PC|q[8], tipoI, 1
instance = comp, \PC|q[9]~25\, PC|q[9]~25, tipoI, 1
instance = comp, \PC|q[9]\, PC|q[9], tipoI, 1
instance = comp, \BR|saidaB[8]~6\, BR|saidaB[8]~6, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~74\, MEMORIA_DADOS|ram~74, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~42\, MEMORIA_DADOS|ram~42, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~104\, MEMORIA_DADOS|ram~104, tipoI, 1
instance = comp, \BR|registrador~334\, BR|registrador~334, tipoI, 1
instance = comp, \BR|saidaA[8]~6\, BR|saidaA[8]~6, tipoI, 1
instance = comp, \BR|saidaB[9]~7\, BR|saidaB[9]~7, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~43feeder\, MEMORIA_DADOS|ram~43feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~43\, MEMORIA_DADOS|ram~43, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~75feeder\, MEMORIA_DADOS|ram~75feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~75\, MEMORIA_DADOS|ram~75, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~105\, MEMORIA_DADOS|ram~105, tipoI, 1
instance = comp, \BR|registrador~335\, BR|registrador~335, tipoI, 1
instance = comp, \BR|saidaA[9]~7\, BR|saidaA[9]~7, tipoI, 1
instance = comp, \ULA|Mux31~5\, ULA|Mux31~5, tipoI, 1
instance = comp, \BR|saidaB[3]~0\, BR|saidaB[3]~0, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~37\, MEMORIA_DADOS|ram~37, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~69feeder\, MEMORIA_DADOS|ram~69feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~69\, MEMORIA_DADOS|ram~69, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~98\, MEMORIA_DADOS|ram~98, tipoI, 1
instance = comp, \BR|registrador~329feeder\, BR|registrador~329feeder, tipoI, 1
instance = comp, \BR|registrador~329\, BR|registrador~329, tipoI, 1
instance = comp, \BR|saidaA[3]~0\, BR|saidaA[3]~0, tipoI, 1
instance = comp, \BR|saidaA[2]~1\, BR|saidaA[2]~1, tipoI, 1
instance = comp, \ULA|Mux31~2\, ULA|Mux31~2, tipoI, 1
instance = comp, \ULA|Mux31~6\, ULA|Mux31~6, tipoI, 1
instance = comp, \PC|q[10]~27\, PC|q[10]~27, tipoI, 1
instance = comp, \PC|q[10]\, PC|q[10], tipoI, 1
instance = comp, \PC|q[11]~29\, PC|q[11]~29, tipoI, 1
instance = comp, \PC|q[11]\, PC|q[11], tipoI, 1
instance = comp, \PC|q[12]~31\, PC|q[12]~31, tipoI, 1
instance = comp, \PC|q[12]\, PC|q[12], tipoI, 1
instance = comp, \PC|q[13]~33\, PC|q[13]~33, tipoI, 1
instance = comp, \PC|q[13]\, PC|q[13], tipoI, 1
instance = comp, \BR|saidaB[13]~11\, BR|saidaB[13]~11, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~79\, MEMORIA_DADOS|ram~79, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~47\, MEMORIA_DADOS|ram~47, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~109\, MEMORIA_DADOS|ram~109, tipoI, 1
instance = comp, \BR|registrador~339\, BR|registrador~339, tipoI, 1
instance = comp, \BR|saidaA[13]~11\, BR|saidaA[13]~11, tipoI, 1
instance = comp, \BR|saidaB[12]~10\, BR|saidaB[12]~10, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~46\, MEMORIA_DADOS|ram~46, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~78\, MEMORIA_DADOS|ram~78, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~108\, MEMORIA_DADOS|ram~108, tipoI, 1
instance = comp, \BR|registrador~338\, BR|registrador~338, tipoI, 1
instance = comp, \BR|saidaA[12]~10\, BR|saidaA[12]~10, tipoI, 1
instance = comp, \ULA|Mux31~8\, ULA|Mux31~8, tipoI, 1
instance = comp, \BR|saidaB[17]~16\, BR|saidaB[17]~16, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~83feeder\, MEMORIA_DADOS|ram~83feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~83\, MEMORIA_DADOS|ram~83, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~51\, MEMORIA_DADOS|ram~51, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~114\, MEMORIA_DADOS|ram~114, tipoI, 1
instance = comp, \BR|registrador~343feeder\, BR|registrador~343feeder, tipoI, 1
instance = comp, \BR|registrador~343\, BR|registrador~343, tipoI, 1
instance = comp, \BR|saidaA[17]~16\, BR|saidaA[17]~16, tipoI, 1
instance = comp, \BR|saidaB[16]~15\, BR|saidaB[16]~15, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~50\, MEMORIA_DADOS|ram~50, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~82feeder\, MEMORIA_DADOS|ram~82feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~82\, MEMORIA_DADOS|ram~82, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~113\, MEMORIA_DADOS|ram~113, tipoI, 1
instance = comp, \BR|registrador~342\, BR|registrador~342, tipoI, 1
instance = comp, \BR|saidaA[16]~15\, BR|saidaA[16]~15, tipoI, 1
instance = comp, \ULA|Mux31~11\, ULA|Mux31~11, tipoI, 1
instance = comp, \BR|saidaB[11]~9\, BR|saidaB[11]~9, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~77feeder\, MEMORIA_DADOS|ram~77feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~77\, MEMORIA_DADOS|ram~77, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~45feeder\, MEMORIA_DADOS|ram~45feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~45\, MEMORIA_DADOS|ram~45, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~107\, MEMORIA_DADOS|ram~107, tipoI, 1
instance = comp, \BR|registrador~337\, BR|registrador~337, tipoI, 1
instance = comp, \BR|saidaA[11]~9\, BR|saidaA[11]~9, tipoI, 1
instance = comp, \BR|saidaB[10]~8\, BR|saidaB[10]~8, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~76feeder\, MEMORIA_DADOS|ram~76feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~76\, MEMORIA_DADOS|ram~76, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~44feeder\, MEMORIA_DADOS|ram~44feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~44\, MEMORIA_DADOS|ram~44, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~106\, MEMORIA_DADOS|ram~106, tipoI, 1
instance = comp, \BR|registrador~336\, BR|registrador~336, tipoI, 1
instance = comp, \BR|saidaA[10]~8\, BR|saidaA[10]~8, tipoI, 1
instance = comp, \ULA|Mux31~7\, ULA|Mux31~7, tipoI, 1
instance = comp, \PC|q[14]~35\, PC|q[14]~35, tipoI, 1
instance = comp, \PC|q[14]\, PC|q[14], tipoI, 1
instance = comp, \PC|q[15]~37\, PC|q[15]~37, tipoI, 1
instance = comp, \PC|q[15]\, PC|q[15], tipoI, 1
instance = comp, \BR|saidaB[14]~12\, BR|saidaB[14]~12, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~48\, MEMORIA_DADOS|ram~48, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~80\, MEMORIA_DADOS|ram~80, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~110\, MEMORIA_DADOS|ram~110, tipoI, 1
instance = comp, \BR|registrador~340\, BR|registrador~340, tipoI, 1
instance = comp, \BR|saidaA[14]~12\, BR|saidaA[14]~12, tipoI, 1
instance = comp, \BR|saidaB[15]~13\, BR|saidaB[15]~13, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~81feeder\, MEMORIA_DADOS|ram~81feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~81\, MEMORIA_DADOS|ram~81, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~49\, MEMORIA_DADOS|ram~49, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~111\, MEMORIA_DADOS|ram~111, tipoI, 1
instance = comp, \BR|registrador~341\, BR|registrador~341, tipoI, 1
instance = comp, \BR|saidaA[15]~13\, BR|saidaA[15]~13, tipoI, 1
instance = comp, \ULA|Mux31~9\, ULA|Mux31~9, tipoI, 1
instance = comp, \ULA|Mux31~12\, ULA|Mux31~12, tipoI, 1
instance = comp, \BR|saidaB[23]~22\, BR|saidaB[23]~22, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~57\, MEMORIA_DADOS|ram~57, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~89feeder\, MEMORIA_DADOS|ram~89feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~89\, MEMORIA_DADOS|ram~89, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~120\, MEMORIA_DADOS|ram~120, tipoI, 1
instance = comp, \BR|registrador~349\, BR|registrador~349, tipoI, 1
instance = comp, \BR|saidaA[23]~22\, BR|saidaA[23]~22, tipoI, 1
instance = comp, \BR|saidaB[25]~24\, BR|saidaB[25]~24, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~91feeder\, MEMORIA_DADOS|ram~91feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~91\, MEMORIA_DADOS|ram~91, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~59\, MEMORIA_DADOS|ram~59, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~122\, MEMORIA_DADOS|ram~122, tipoI, 1
instance = comp, \BR|registrador~351\, BR|registrador~351, tipoI, 1
instance = comp, \BR|saidaA[25]~24\, BR|saidaA[25]~24, tipoI, 1
instance = comp, \BR|saidaB[24]~23\, BR|saidaB[24]~23, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~58\, MEMORIA_DADOS|ram~58, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~90feeder\, MEMORIA_DADOS|ram~90feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~90\, MEMORIA_DADOS|ram~90, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~121\, MEMORIA_DADOS|ram~121, tipoI, 1
instance = comp, \BR|registrador~350\, BR|registrador~350, tipoI, 1
instance = comp, \BR|saidaA[24]~23\, BR|saidaA[24]~23, tipoI, 1
instance = comp, \BR|saidaB[22]~21\, BR|saidaB[22]~21, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~88feeder\, MEMORIA_DADOS|ram~88feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~88\, MEMORIA_DADOS|ram~88, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~56\, MEMORIA_DADOS|ram~56, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~119\, MEMORIA_DADOS|ram~119, tipoI, 1
instance = comp, \BR|registrador~348\, BR|registrador~348, tipoI, 1
instance = comp, \BR|saidaA[22]~21\, BR|saidaA[22]~21, tipoI, 1
instance = comp, \ULA|Mux31~14\, ULA|Mux31~14, tipoI, 1
instance = comp, \BR|saidaB[19]~18\, BR|saidaB[19]~18, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~53\, MEMORIA_DADOS|ram~53, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~85feeder\, MEMORIA_DADOS|ram~85feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~85\, MEMORIA_DADOS|ram~85, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~116\, MEMORIA_DADOS|ram~116, tipoI, 1
instance = comp, \BR|registrador~345\, BR|registrador~345, tipoI, 1
instance = comp, \BR|saidaA[19]~18\, BR|saidaA[19]~18, tipoI, 1
instance = comp, \BR|saidaB[20]~19\, BR|saidaB[20]~19, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~86feeder\, MEMORIA_DADOS|ram~86feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~86\, MEMORIA_DADOS|ram~86, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~54\, MEMORIA_DADOS|ram~54, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~117\, MEMORIA_DADOS|ram~117, tipoI, 1
instance = comp, \BR|registrador~346\, BR|registrador~346, tipoI, 1
instance = comp, \BR|saidaA[20]~19\, BR|saidaA[20]~19, tipoI, 1
instance = comp, \BR|saidaB[18]~17\, BR|saidaB[18]~17, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~84feeder\, MEMORIA_DADOS|ram~84feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~84\, MEMORIA_DADOS|ram~84, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~52\, MEMORIA_DADOS|ram~52, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~115\, MEMORIA_DADOS|ram~115, tipoI, 1
instance = comp, \BR|registrador~344\, BR|registrador~344, tipoI, 1
instance = comp, \BR|saidaA[18]~17\, BR|saidaA[18]~17, tipoI, 1
instance = comp, \BR|saidaB[21]~20\, BR|saidaB[21]~20, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~87feeder\, MEMORIA_DADOS|ram~87feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~87\, MEMORIA_DADOS|ram~87, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~55\, MEMORIA_DADOS|ram~55, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~118\, MEMORIA_DADOS|ram~118, tipoI, 1
instance = comp, \BR|registrador~347feeder\, BR|registrador~347feeder, tipoI, 1
instance = comp, \BR|registrador~347\, BR|registrador~347, tipoI, 1
instance = comp, \BR|saidaA[21]~20\, BR|saidaA[21]~20, tipoI, 1
instance = comp, \ULA|Mux31~13\, ULA|Mux31~13, tipoI, 1
instance = comp, \ULA|Mux31~15\, ULA|Mux31~15, tipoI, 1
instance = comp, \ULA|Mux31~18\, ULA|Mux31~18, tipoI, 1
instance = comp, \ULA|Mux31~19\, ULA|Mux31~19, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~66\, MEMORIA_DADOS|ram~66, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~112\, MEMORIA_DADOS|ram~112, tipoI, 1
instance = comp, \BR|registrador~326\, BR|registrador~326, tipoI, 1
instance = comp, \BR|saidaA[0]~14\, BR|saidaA[0]~14, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~131\, MEMORIA_DADOS|ram~131, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~36\, MEMORIA_DADOS|ram~36, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~68feeder\, MEMORIA_DADOS|ram~68feeder, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~68\, MEMORIA_DADOS|ram~68, tipoI, 1
instance = comp, \MEMORIA_DADOS|ram~99\, MEMORIA_DADOS|ram~99, tipoI, 1
instance = comp, \BR|registrador~328\, BR|registrador~328, tipoI, 1
instance = comp, \BR|registrador~1093\, BR|registrador~1093, tipoI, 1
instance = comp, \BR|registrador~40\, BR|registrador~40, tipoI, 1
instance = comp, \BR|registrador~1062\, BR|registrador~1062, tipoI, 1
instance = comp, \ULA|Add0~0\, ULA|Add0~0, tipoI, 1
instance = comp, \ULA|Add0~2\, ULA|Add0~2, tipoI, 1
instance = comp, \ULA|Add0~4\, ULA|Add0~4, tipoI, 1
instance = comp, \ULA|Add0~6\, ULA|Add0~6, tipoI, 1
instance = comp, \ULA|Add0~7\, ULA|Add0~7, tipoI, 1
instance = comp, \ULA|Add0~10\, ULA|Add0~10, tipoI, 1
instance = comp, \ULA|Add0~11\, ULA|Add0~11, tipoI, 1
instance = comp, \ULA|Add0~12\, ULA|Add0~12, tipoI, 1
instance = comp, \BR|registrador~1095\, BR|registrador~1095, tipoI, 1
instance = comp, \BR|registrador~41\, BR|registrador~41, tipoI, 1
instance = comp, \BR|registrador~1063\, BR|registrador~1063, tipoI, 1
instance = comp, \ULA|Add0~14\, ULA|Add0~14, tipoI, 1
instance = comp, \ULA|Mux30~4\, ULA|Mux30~4, tipoI, 1
instance = comp, \DISPLAY0|saida7seg[0]~2\, DISPLAY0|saida7seg[0]~2, tipoI, 1
instance = comp, \ULA|Add0~111\, ULA|Add0~111, tipoI, 1
instance = comp, \ULA|Add0~112\, ULA|Add0~112, tipoI, 1
instance = comp, \DISPLAY0|saida7seg[2]~8\, DISPLAY0|saida7seg[2]~8, tipoI, 1
instance = comp, \DISPLAY0|saida7seg[2]~3\, DISPLAY0|saida7seg[2]~3, tipoI, 1
instance = comp, \DISPLAY0|saida7seg[3]~4\, DISPLAY0|saida7seg[3]~4, tipoI, 1
instance = comp, \DISPLAY0|saida7seg[4]~5\, DISPLAY0|saida7seg[4]~5, tipoI, 1
instance = comp, \DISPLAY0|saida7seg[5]~6\, DISPLAY0|saida7seg[5]~6, tipoI, 1
instance = comp, \DISPLAY0|saida7seg[6]~7\, DISPLAY0|saida7seg[6]~7, tipoI, 1
instance = comp, \ULA|Add0~19\, ULA|Add0~19, tipoI, 1
instance = comp, \ULA|Add0~20\, ULA|Add0~20, tipoI, 1
instance = comp, \ULA|Add0~15\, ULA|Add0~15, tipoI, 1
instance = comp, \ULA|Add0~16\, ULA|Add0~16, tipoI, 1
instance = comp, \ULA|Add0~21\, ULA|Add0~21, tipoI, 1
instance = comp, \ULA|Add0~23\, ULA|Add0~23, tipoI, 1
instance = comp, \BR|registrador~44\, BR|registrador~44, tipoI, 1
instance = comp, \BR|registrador~1065\, BR|registrador~1065, tipoI, 1
instance = comp, \ULA|Add0~25\, ULA|Add0~25, tipoI, 1
instance = comp, \ULA|Add0~26\, ULA|Add0~26, tipoI, 1
instance = comp, \ULA|Add0~27\, ULA|Add0~27, tipoI, 1
instance = comp, \BR|registrador~1096\, BR|registrador~1096, tipoI, 1
instance = comp, \BR|registrador~45\, BR|registrador~45, tipoI, 1
instance = comp, \BR|registrador~1066\, BR|registrador~1066, tipoI, 1
instance = comp, \ULA|Add0~29\, ULA|Add0~29, tipoI, 1
instance = comp, \BR|registrador~1097\, BR|registrador~1097, tipoI, 1
instance = comp, \BR|registrador~43\, BR|registrador~43, tipoI, 1
instance = comp, \BR|registrador~1067\, BR|registrador~1067, tipoI, 1
instance = comp, \ULA|Add0~30\, ULA|Add0~30, tipoI, 1
instance = comp, \BR|registrador~42\, BR|registrador~42, tipoI, 1
instance = comp, \BR|registrador~1064\, BR|registrador~1064, tipoI, 1
instance = comp, \ULA|Add0~18\, ULA|Add0~18, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[0]~4\, DISPLAY1|saida7seg[0]~4, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[1]~12\, DISPLAY1|saida7seg[1]~12, tipoI, 1
instance = comp, \DISPLAY1|saida7seg~5\, DISPLAY1|saida7seg~5, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[1]~6\, DISPLAY1|saida7seg[1]~6, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[2]~13\, DISPLAY1|saida7seg[2]~13, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[2]~7\, DISPLAY1|saida7seg[2]~7, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[3]~8\, DISPLAY1|saida7seg[3]~8, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[4]~9\, DISPLAY1|saida7seg[4]~9, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[5]~10\, DISPLAY1|saida7seg[5]~10, tipoI, 1
instance = comp, \DISPLAY1|saida7seg[6]~11\, DISPLAY1|saida7seg[6]~11, tipoI, 1
instance = comp, \ULA|Add0~36\, ULA|Add0~36, tipoI, 1
instance = comp, \ULA|Add0~31\, ULA|Add0~31, tipoI, 1
instance = comp, \ULA|Add0~32\, ULA|Add0~32, tipoI, 1
instance = comp, \ULA|Add0~37\, ULA|Add0~37, tipoI, 1
instance = comp, \BR|registrador~1099\, BR|registrador~1099, tipoI, 1
instance = comp, \BR|registrador~47\, BR|registrador~47, tipoI, 1
instance = comp, \BR|registrador~1071\, BR|registrador~1071, tipoI, 1
instance = comp, \ULA|Add0~46\, ULA|Add0~46, tipoI, 1
instance = comp, \ULA|Add0~35\, ULA|Add0~35, tipoI, 1
instance = comp, \ULA|Add0~39\, ULA|Add0~39, tipoI, 1
instance = comp, \BR|registrador~48\, BR|registrador~48, tipoI, 1
instance = comp, \BR|registrador~1069\, BR|registrador~1069, tipoI, 1
instance = comp, \ULA|Add0~41\, ULA|Add0~41, tipoI, 1
instance = comp, \BR|registrador~1098\, BR|registrador~1098, tipoI, 1
instance = comp, \BR|registrador~49\, BR|registrador~49, tipoI, 1
instance = comp, \BR|registrador~1070\, BR|registrador~1070, tipoI, 1
instance = comp, \ULA|Add0~42\, ULA|Add0~42, tipoI, 1
instance = comp, \ULA|Add0~43\, ULA|Add0~43, tipoI, 1
instance = comp, \ULA|Add0~45\, ULA|Add0~45, tipoI, 1
instance = comp, \BR|registrador~46\, BR|registrador~46, tipoI, 1
instance = comp, \BR|registrador~1068\, BR|registrador~1068, tipoI, 1
instance = comp, \ULA|Add0~34\, ULA|Add0~34, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[0]~4\, DISPLAY2|saida7seg[0]~4, tipoI, 1
instance = comp, \DISPLAY2|saida7seg~5\, DISPLAY2|saida7seg~5, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[1]~12\, DISPLAY2|saida7seg[1]~12, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[1]~6\, DISPLAY2|saida7seg[1]~6, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[2]~13\, DISPLAY2|saida7seg[2]~13, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[2]~7\, DISPLAY2|saida7seg[2]~7, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[3]~8\, DISPLAY2|saida7seg[3]~8, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[4]~9\, DISPLAY2|saida7seg[4]~9, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[5]~10\, DISPLAY2|saida7seg[5]~10, tipoI, 1
instance = comp, \DISPLAY2|saida7seg[6]~11\, DISPLAY2|saida7seg[6]~11, tipoI, 1
instance = comp, \ULA|Add0~51\, ULA|Add0~51, tipoI, 1
instance = comp, \ULA|Add0~52\, ULA|Add0~52, tipoI, 1
instance = comp, \ULA|Add0~47\, ULA|Add0~47, tipoI, 1
instance = comp, \ULA|Add0~48\, ULA|Add0~48, tipoI, 1
instance = comp, \ULA|Add0~53\, ULA|Add0~53, tipoI, 1
instance = comp, \ULA|Add0~55\, ULA|Add0~55, tipoI, 1
instance = comp, \BR|registrador~52\, BR|registrador~52, tipoI, 1
instance = comp, \BR|registrador~1073\, BR|registrador~1073, tipoI, 1
instance = comp, \ULA|Add0~57\, ULA|Add0~57, tipoI, 1
instance = comp, \BR|registrador~1100\, BR|registrador~1100, tipoI, 1
instance = comp, \BR|registrador~53\, BR|registrador~53, tipoI, 1
instance = comp, \BR|registrador~1074\, BR|registrador~1074, tipoI, 1
instance = comp, \ULA|Add0~58\, ULA|Add0~58, tipoI, 1
instance = comp, \ULA|Add0~59\, ULA|Add0~59, tipoI, 1
instance = comp, \ULA|Add0~61\, ULA|Add0~61, tipoI, 1
instance = comp, \BR|registrador~50\, BR|registrador~50, tipoI, 1
instance = comp, \BR|registrador~1072\, BR|registrador~1072, tipoI, 1
instance = comp, \ULA|Add0~50\, ULA|Add0~50, tipoI, 1
instance = comp, \BR|registrador~1101\, BR|registrador~1101, tipoI, 1
instance = comp, \BR|registrador~51\, BR|registrador~51, tipoI, 1
instance = comp, \BR|registrador~1075\, BR|registrador~1075, tipoI, 1
instance = comp, \ULA|Add0~62\, ULA|Add0~62, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[0]~2\, DISPLAY3|saida7seg[0]~2, tipoI, 1
instance = comp, \DISPLAY3|saida7seg~3\, DISPLAY3|saida7seg~3, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[1]~11\, DISPLAY3|saida7seg[1]~11, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[1]~4\, DISPLAY3|saida7seg[1]~4, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[2]~5\, DISPLAY3|saida7seg[2]~5, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[2]~6\, DISPLAY3|saida7seg[2]~6, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[3]~7\, DISPLAY3|saida7seg[3]~7, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[4]~8\, DISPLAY3|saida7seg[4]~8, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[5]~9\, DISPLAY3|saida7seg[5]~9, tipoI, 1
instance = comp, \DISPLAY3|saida7seg[6]~10\, DISPLAY3|saida7seg[6]~10, tipoI, 1
instance = comp, \ULA|Add0~63\, ULA|Add0~63, tipoI, 1
instance = comp, \ULA|Add0~66\, ULA|Add0~66, tipoI, 1
instance = comp, \ULA|Add0~68\, ULA|Add0~68, tipoI, 1
instance = comp, \ULA|Add0~71\, ULA|Add0~71, tipoI, 1
instance = comp, \BR|registrador~1102\, BR|registrador~1102, tipoI, 1
instance = comp, \BR|registrador~57\, BR|registrador~57, tipoI, 1
instance = comp, \BR|registrador~1078\, BR|registrador~1078, tipoI, 1
instance = comp, \ULA|Add0~73\, ULA|Add0~73, tipoI, 1
instance = comp, \BR|registrador~56\, BR|registrador~56, tipoI, 1
instance = comp, \BR|registrador~1077\, BR|registrador~1077, tipoI, 1
instance = comp, \ULA|Add0~70\, ULA|Add0~70, tipoI, 1
instance = comp, \BR|registrador~54\, BR|registrador~54, tipoI, 1
instance = comp, \BR|registrador~1076\, BR|registrador~1076, tipoI, 1
instance = comp, \ULA|Add0~65\, ULA|Add0~65, tipoI, 1
instance = comp, \BR|registrador~1103\, BR|registrador~1103, tipoI, 1
instance = comp, \BR|registrador~55\, BR|registrador~55, tipoI, 1
instance = comp, \BR|registrador~1079\, BR|registrador~1079, tipoI, 1
instance = comp, \ULA|Add0~74\, ULA|Add0~74, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[0]~2\, DISPLAY4|saida7seg[0]~2, tipoI, 1
instance = comp, \DISPLAY4|saida7seg~3\, DISPLAY4|saida7seg~3, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[1]~11\, DISPLAY4|saida7seg[1]~11, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[1]~4\, DISPLAY4|saida7seg[1]~4, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[2]~5\, DISPLAY4|saida7seg[2]~5, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[2]~6\, DISPLAY4|saida7seg[2]~6, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[3]~7\, DISPLAY4|saida7seg[3]~7, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[4]~8\, DISPLAY4|saida7seg[4]~8, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[5]~9\, DISPLAY4|saida7seg[5]~9, tipoI, 1
instance = comp, \DISPLAY4|saida7seg[6]~10\, DISPLAY4|saida7seg[6]~10, tipoI, 1
instance = comp, \ULA|Add0~75\, ULA|Add0~75, tipoI, 1
instance = comp, \ULA|Add0~78\, ULA|Add0~78, tipoI, 1
instance = comp, \BR|registrador~1105\, BR|registrador~1105, tipoI, 1
instance = comp, \BR|registrador~59\, BR|registrador~59, tipoI, 1
instance = comp, \BR|registrador~1083\, BR|registrador~1083, tipoI, 1
instance = comp, \ULA|Add0~86\, ULA|Add0~86, tipoI, 1
instance = comp, \BR|registrador~58\, BR|registrador~58, tipoI, 1
instance = comp, \BR|registrador~1080\, BR|registrador~1080, tipoI, 1
instance = comp, \ULA|Add0~77\, ULA|Add0~77, tipoI, 1
instance = comp, \ULA|Add0~80\, ULA|Add0~80, tipoI, 1
instance = comp, \BR|registrador~60\, BR|registrador~60, tipoI, 1
instance = comp, \BR|registrador~1081\, BR|registrador~1081, tipoI, 1
instance = comp, \ULA|Add0~82\, ULA|Add0~82, tipoI, 1
instance = comp, \BR|registrador~1104\, BR|registrador~1104, tipoI, 1
instance = comp, \BR|registrador~61\, BR|registrador~61, tipoI, 1
instance = comp, \BR|registrador~1082\, BR|registrador~1082, tipoI, 1
instance = comp, \ULA|Add0~83\, ULA|Add0~83, tipoI, 1
instance = comp, \ULA|Add0~85\, ULA|Add0~85, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[0]~2\, DISPLAY5|saida7seg[0]~2, tipoI, 1
instance = comp, \DISPLAY5|saida7seg~3\, DISPLAY5|saida7seg~3, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[1]~11\, DISPLAY5|saida7seg[1]~11, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[1]~4\, DISPLAY5|saida7seg[1]~4, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[2]~5\, DISPLAY5|saida7seg[2]~5, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[2]~6\, DISPLAY5|saida7seg[2]~6, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[3]~7\, DISPLAY5|saida7seg[3]~7, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[4]~8\, DISPLAY5|saida7seg[4]~8, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[5]~9\, DISPLAY5|saida7seg[5]~9, tipoI, 1
instance = comp, \DISPLAY5|saida7seg[6]~10\, DISPLAY5|saida7seg[6]~10, tipoI, 1
instance = comp, \BR|registrador~64\, BR|registrador~64, tipoI, 1
instance = comp, \BR|registrador~1085\, BR|registrador~1085, tipoI, 1
instance = comp, \ULA|Add0~87\, ULA|Add0~87, tipoI, 1
instance = comp, \ULA|Add0~90\, ULA|Add0~90, tipoI, 1
instance = comp, \ULA|Add0~92\, ULA|Add0~92, tipoI, 1
instance = comp, \ULA|Add0~94\, ULA|Add0~94, tipoI, 1
instance = comp, \ULA|Add0~95\, ULA|Add0~95, tipoI, 1
instance = comp, \BR|registrador~1106\, BR|registrador~1106, tipoI, 1
instance = comp, \BR|registrador~65\, BR|registrador~65, tipoI, 1
instance = comp, \BR|registrador~1086\, BR|registrador~1086, tipoI, 1
instance = comp, \ULA|Add0~97\, ULA|Add0~97, tipoI, 1
instance = comp, \BR|registrador~62\, BR|registrador~62, tipoI, 1
instance = comp, \BR|registrador~1084\, BR|registrador~1084, tipoI, 1
instance = comp, \ULA|Add0~89\, ULA|Add0~89, tipoI, 1
instance = comp, \BR|registrador~1107\, BR|registrador~1107, tipoI, 1
instance = comp, \BR|registrador~63\, BR|registrador~63, tipoI, 1
instance = comp, \BR|registrador~1087\, BR|registrador~1087, tipoI, 1
instance = comp, \ULA|Add0~98\, ULA|Add0~98, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[0]~2\, DISPLAY6|saida7seg[0]~2, tipoI, 1
instance = comp, \DISPLAY6|saida7seg~3\, DISPLAY6|saida7seg~3, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[1]~11\, DISPLAY6|saida7seg[1]~11, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[1]~4\, DISPLAY6|saida7seg[1]~4, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[2]~5\, DISPLAY6|saida7seg[2]~5, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[2]~6\, DISPLAY6|saida7seg[2]~6, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[3]~7\, DISPLAY6|saida7seg[3]~7, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[4]~8\, DISPLAY6|saida7seg[4]~8, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[5]~9\, DISPLAY6|saida7seg[5]~9, tipoI, 1
instance = comp, \DISPLAY6|saida7seg[6]~10\, DISPLAY6|saida7seg[6]~10, tipoI, 1
instance = comp, \ULA|Add0~99\, ULA|Add0~99, tipoI, 1
instance = comp, \ULA|Add0~102\, ULA|Add0~102, tipoI, 1
instance = comp, \ULA|Add0~104\, ULA|Add0~104, tipoI, 1
instance = comp, \BR|registrador~68\, BR|registrador~68, tipoI, 1
instance = comp, \BR|registrador~1089\, BR|registrador~1089, tipoI, 1
instance = comp, \ULA|Add0~106\, ULA|Add0~106, tipoI, 1
instance = comp, \ULA|Add0~107\, ULA|Add0~107, tipoI, 1
instance = comp, \BR|registrador~1108\, BR|registrador~1108, tipoI, 1
instance = comp, \BR|registrador~69\, BR|registrador~69, tipoI, 1
instance = comp, \BR|registrador~1090\, BR|registrador~1090, tipoI, 1
instance = comp, \ULA|Add0~109\, ULA|Add0~109, tipoI, 1
instance = comp, \BR|registrador~1109\, BR|registrador~1109, tipoI, 1
instance = comp, \BR|registrador~67\, BR|registrador~67, tipoI, 1
instance = comp, \BR|registrador~1091\, BR|registrador~1091, tipoI, 1
instance = comp, \ULA|Add0~110\, ULA|Add0~110, tipoI, 1
instance = comp, \BR|registrador~66\, BR|registrador~66, tipoI, 1
instance = comp, \BR|registrador~1088\, BR|registrador~1088, tipoI, 1
instance = comp, \ULA|Add0~101\, ULA|Add0~101, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[0]~2\, DISPLAY7|saida7seg[0]~2, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[1]~11\, DISPLAY7|saida7seg[1]~11, tipoI, 1
instance = comp, \DISPLAY7|saida7seg~3\, DISPLAY7|saida7seg~3, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[1]~4\, DISPLAY7|saida7seg[1]~4, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[2]~5\, DISPLAY7|saida7seg[2]~5, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[2]~6\, DISPLAY7|saida7seg[2]~6, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[3]~7\, DISPLAY7|saida7seg[3]~7, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[4]~8\, DISPLAY7|saida7seg[4]~8, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[5]~9\, DISPLAY7|saida7seg[5]~9, tipoI, 1
instance = comp, \DISPLAY7|saida7seg[6]~10\, DISPLAY7|saida7seg[6]~10, tipoI, 1
instance = comp, \SW[0]~input\, SW[0]~input, tipoI, 1
instance = comp, \SW[5]~input\, SW[5]~input, tipoI, 1
instance = comp, \SW[6]~input\, SW[6]~input, tipoI, 1
instance = comp, \SW[7]~input\, SW[7]~input, tipoI, 1
instance = comp, \SW[8]~input\, SW[8]~input, tipoI, 1
instance = comp, \SW[9]~input\, SW[9]~input, tipoI, 1
instance = comp, \SW[10]~input\, SW[10]~input, tipoI, 1
instance = comp, \SW[11]~input\, SW[11]~input, tipoI, 1
instance = comp, \SW[12]~input\, SW[12]~input, tipoI, 1
instance = comp, \SW[13]~input\, SW[13]~input, tipoI, 1
instance = comp, \SW[14]~input\, SW[14]~input, tipoI, 1
instance = comp, \SW[15]~input\, SW[15]~input, tipoI, 1
instance = comp, \SW[16]~input\, SW[16]~input, tipoI, 1
instance = comp, \SW[17]~input\, SW[17]~input, tipoI, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, tipoI, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, tipoI, 1
