-- VHDL for IBM SMS ALD page 16.20.02.1
-- Title: ADD SUBT RST ADD + RESET SUBT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/2/2020 11:19:57 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_20_02_1_ADD_SUBT_RST_ADD_RESET_SUBT_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_BODY_OR_EXTENSION:	 in STD_LOGIC;
		PB_B_CH_WM_BIT:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_RESET_TYPE_OP_CODES:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE_2:	 in STD_LOGIC;
		PS_RESET_ADD_OP_CODE:	 in STD_LOGIC;
		PS_UNITS_LATCH:	 in STD_LOGIC;
		PS_RESET_SUBT_OP_CODE:	 in STD_LOGIC;
		MS_1401_MODE_1:	 in STD_LOGIC;
		MS_B_CH_INSERT_PLUS_ZERO:	 out STD_LOGIC;
		MS_RA_OR_RS_DOT_1_DOT_B_DOT_X_OR_Y:	 out STD_LOGIC;
		MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW:	 out STD_LOGIC;
		MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE:	 out STD_LOGIC;
		MS_RA_DOT_U_DOT_B:	 out STD_LOGIC;
		MS_RS_DOT_U_DOT_B:	 out STD_LOGIC;
		MS_RA_OR_RS_DOT_B_DOT_NOT_1401:	 out STD_LOGIC);
end ALD_16_20_02_1_ADD_SUBT_RST_ADD_RESET_SUBT_ACC;

architecture behavioral of ALD_16_20_02_1_ADD_SUBT_RST_ADD_RESET_SUBT_ACC is 

	signal OUT_2A_C: STD_LOGIC;
	signal OUT_4B_D: STD_LOGIC;
	signal OUT_3B_P: STD_LOGIC;
	signal OUT_4C_B: STD_LOGIC;
	signal OUT_3C_C: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_3E_C: STD_LOGIC;
	signal OUT_3F_1: STD_LOGIC;
	signal OUT_3G_1: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;

begin

	OUT_2A_C <= NOT OUT_3B_P;
	OUT_4B_D <= NOT(PS_B_CYCLE_1 AND PS_1ST_SCAN AND PS_RESET_TYPE_OP_CODES );
	OUT_3B_P <= NOT(OUT_4B_D );
	OUT_4C_B <= NOT OUT_4B_D;
	OUT_3C_C <= NOT(OUT_4C_B AND PB_B_CH_WM_BIT );
	OUT_2C_C <= NOT(OUT_3B_P AND PS_BODY_OR_EXTENSION );
	OUT_3E_C <= NOT(PS_RESET_TYPE_OP_CODES AND PS_LAST_INSN_RO_CYCLE_2 );
	OUT_3F_1 <= NOT(PS_RESET_ADD_OP_CODE AND PS_B_CYCLE_1 AND PS_UNITS_LATCH );
	OUT_3G_1 <= NOT(PS_UNITS_LATCH AND PS_B_CYCLE_1 AND PS_RESET_SUBT_OP_CODE );
	OUT_3H_C <= NOT(PS_B_CYCLE_1 AND PS_RESET_TYPE_OP_CODES AND MS_1401_MODE_1 );

	MS_B_CH_INSERT_PLUS_ZERO <= OUT_2A_C;
	MB_RA_OR_RS_DOT_1_DOT_B_DOT_BW <= OUT_3C_C;
	MS_RA_OR_RS_DOT_1_DOT_B_DOT_X_OR_Y <= OUT_2C_C;
	MS_RA_OR_RS_DOT_LAST_INSN_RO_CYCLE <= OUT_3E_C;
	MS_RA_DOT_U_DOT_B <= OUT_3F_1;
	MS_RS_DOT_U_DOT_B <= OUT_3G_1;
	MS_RA_OR_RS_DOT_B_DOT_NOT_1401 <= OUT_3H_C;


end;
