<component>
 <name>Keranous_pcie_tile</name>
 <test_runs>1</test_runs>
 <coverpoints>
  <coverpoint>
   <name>pcie_core_clk</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 18446744073709551615)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>0</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>axi_clk</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 18446744073709551615)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>0</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>isolate_req</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>config_update</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>10</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>ras_error</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>dma_completion</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>controller_misc_int</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>noc_timeout</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>f0()</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>atomic</type>
     <count>0</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_cii_hv</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>20</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_cii_hdr_type</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>f0()</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>atomic</type>
     <count>4</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_cii_hdr_addr</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>f0()</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>atomic</type>
     <count>11</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_flr_request</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_ras_error</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_dma_completion</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_misc_int</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_app_bus_num</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 255)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_app_dev_num</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 255)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>3</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_device_type</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>1</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_sys_int</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>0</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>cold_reset_n</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>12</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>warm_reset_n</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>function_level_reset</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>hot_reset_requested</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_controller_reset_n</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>14</count>
    </bin>
   </bins>
  </coverpoint>
  <coverpoint>
   <name>pcie_hot_reset</name>
   <type>interface</type>
   <disabled>0</disabled>
   <comment></comment>
   <definition></definition>
   <conditional>0</conditional>
   <bins>
    <bin>
     <name>auto_bin</name>
     <description></description>
     <definition>(0 - 1)</definition>
     <conditional>0</conditional>
     <illegal>0</illegal>
     <type>array</type>
     <size>1</size>
     <count>2</count>
    </bin>
   </bins>
  </coverpoint>
 </coverpoints>
</component>
