#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb  2 13:51:02 2026
# Process ID: 31916
# Current directory: D:/FPGA_Projects/DecimalDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent62040 D:\FPGA_Projects\DecimalDisplay\DecimalDisplay.xpr
# Log file: D:/FPGA_Projects/DecimalDisplay/vivado.log
# Journal file: D:/FPGA_Projects/DecimalDisplay\vivado.jou
# Running On: xavier, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 68097 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Projects/DecimalDisplay/DecimalDisplay.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/FPGA_Projects/DecimalDisplay/top_tb_behav.wcfg
source top_tb.tcl
run all
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_sim
