{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "27", "@timestamp": "2021-11-27T17:29:28.000028-05:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "14", "@year": "2015", "@month": "07"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}]}], "citation-title": "Hardware accelerators for information retrieval and data mining", "abstracts": "\u00a9 2015 IEEE.Many algorithms in informatics require a set of objects with similar properties to be grouped (clustered) on the basis of some predefined criteria. The proposed technique involves hierarchical merging in which software, responsible for solving the entire problem, is enhanced with highly parallel networks in hardware accelerators. Additional improvements are achieved with the aid of support methods that are sort and verification of object intersections that may also be autonomously used for other types of information processing and database management. It is shown and experimentally proved that the proposed solutions are efficient. They can be used in such areas as health care, statistical data manipulation and so on.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "data mining", "@xml:lang": "eng"}, {"$": "FPGA", "@xml:lang": "eng"}, {"$": "hardware accelerator", "@xml:lang": "eng"}, {"$": "information retrieval", "@xml:lang": "eng"}, {"$": "parallel processing", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "2015 International Conference on Information and Communication Technology Research, ICTRC 2015", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "202", "@last": "205"}}, "@type": "p", "isbn": {"@level": "volume", "$": "9781479989669", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpartno": "1of1"}, "confevent": {"confname": "1st International Conference on Information and Communication Technology Research, ICTRC 2015", "confsponsors": {"confsponsor": [{"$": "ACTVET"}, {"$": "ADEC"}, {"$": "Etisalat"}, {"$": "IEEE"}, {"$": "Institute of Applied Technology (IAT)"}, {"$": "Telecommunications Regulatory Authority (TRA)"}], "@complete": "n"}, "confnumber": "1", "confcatnumber": "CFP15A32-ART", "confseriestitle": "International Conference on Information and Communication Technology Research", "conflocation": {"@country": "are", "city": "Abu Dhabi"}, "confcode": "113932", "confdate": {"enddate": {"@day": "19", "@year": "2015", "@month": "05"}, "startdate": {"@day": "17", "@year": "2015", "@month": "05"}}}}}, "sourcetitle": "2015 International Conference on Information and Communication Technology Research, ICTRC 2015", "publicationdate": {"month": "07", "year": "2015", "date-text": {"@xfab-added": "true", "$": "14 July 2015"}, "day": "14"}, "sourcetitle-abbrev": "Int. Conf. Inf. Commun. Technol. Res., ICTRC", "@country": "usa", "issuetitle": "2015 International Conference on Information and Communication Technology Research, ICTRC 2015", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7156457", "@srcid": "21100415981"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1701"}, {"$": "1705"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "723.2", "classification-description": "Data Processing and Image Processing"}, {"classification-code": "901.3", "classification-description": "Engineering Research"}, {"classification-code": "903.3", "classification-description": "Information Retrieval and Use"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": "COMP"}]}}}, "item-info": {"copyright": {"$": "Copyright 2021 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "27", "@timestamp": "BST 09:13:53", "@year": "2021", "@month": "09"}}, "itemidlist": {"itemid": [{"$": "606417172", "@idtype": "PUI"}, {"$": "640819583", "@idtype": "CAR-ID"}, {"$": "20154201393231", "@idtype": "CPX"}, {"$": "20152338872", "@idtype": "SCOPUS"}, {"$": "84944145029", "@idtype": "SCP"}, {"$": "84944145029", "@idtype": "SGR"}], "ce:doi": "10.1109/ICTRC.2015.7156457"}}, "tail": {"bibliography": {"@refcount": "25", "reference": [{"ref-fulltext": "G. Serban and A. C\u00e2mpan, Hierarchical Adaptive Clustering, Informatica, vol. 19, no. 1, pp. 101-112, 2008", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Hierarchical adaptive clustering"}, "refd-itemidlist": {"itemid": {"$": "42149177267", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "19", "@issue": "1"}, "pagerange": {"@first": "101", "@last": "112"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Serban", "ce:indexed-name": "Serban G."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "C\u00e2mpan", "ce:indexed-name": "Campan A."}]}, "ref-sourcetitle": "Informatica"}}, {"ref-fulltext": "Z.K. Baker and V.K. Prasanna, An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems, Proc. 14th Annual IEEE Symp. on Field-Programmable Custom Computing Machines-FCCM, Napa, USA, April 2006, pp. 67-75", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "An architecture for efficient hardware data mining using reconfigurable computing systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "67", "@last": "75"}}, "ref-text": "Napa, USA, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proc. 14th Annual IEEE Symp. on Field-Programmable Custom Computing Machines-FCCM"}}, {"ref-fulltext": "S. Sun, Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms, Ph.D. thesis, Iowa State University, 2011, available at: http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421andcontext=etd", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421andcontext=etd", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84883859795", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, Iowa State University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}]}, "ref-sourcetitle": "Analysis and Acceleration of Data Mining Algorithms on High Performance Reconfigurable Computing Platforms"}}, {"ref-fulltext": "X. Wu, V. Kumar, J.R. Quinlan, et al. Top 10 algorithms in data mining, Knowledge and Information Systems, vol. 14, no. 1, pp. 1-37, 2014", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowledge and Information Systems"}}, {"ref-fulltext": "M.F.M. Firdhous, Automating Legal Research through Data Mining, Int. Journal of Advanced Computer Science and Applications, vol. 1, no. 6, pp. 9-16, 2010", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Automating legal research through data mining"}, "refd-itemidlist": {"itemid": {"$": "84866620800", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "6"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.F.M.", "@_fa": "true", "ce:surname": "Firdhous", "ce:indexed-name": "Firdhous M.F.M."}]}, "ref-sourcetitle": "Int. Journal of Advanced Computer Science and Applications"}}, {"ref-fulltext": "D.E. Knuth, The Art of Computer Programming. Sorting and Searching, vol. III, Addison-Wesley, New York, 2011", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The art of computer programming"}, "refd-itemidlist": {"itemid": {"$": "0003352252", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Addison-Wesley, New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "Sorting and Searching"}}, {"ref-fulltext": "G. Estrin, Organization of Computer Systems-The Fixed Plus Variable Structure Computer, Proc. Western Joint IRE-AIEE-ACM Computer Conference, New York, May 1960, pp. 33-40", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of computer systems\\-The fixed plus variable structure computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-text": "New York, May", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proc. Western Joint IRE-AIEE-ACM Computer Conference"}}, {"ref-fulltext": "M. Santarini, Zynq-7000 EPP Sets Stage for New Era of Innovations, Xcell Journal, no. 75, 2011, available at: http://www.eetimes.com/design/programmable-logic/4217069/Zynq-7000-EPP-sets-stage-for-new-era-of-innovations", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://www.eetimes.com/design/programmable-logic/4217069/Zynq-7000-EPP-sets-stage-for-new-era-of-innovations", "@type": "email"}}, "ref-title": {"ref-titletext": "Zynq-7000 epp sets stage for new era of innovations"}, "refd-itemidlist": {"itemid": {"$": "84863053015", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "75"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "Xilinx, Inc., All Programmable SoC Software Developers Guide, available at: http://www.xilinx.com/support/documentation/user-guides /ug821-zynq-7000-swdev.pdf", "@id": "9", "ref-info": {"ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug821-zynq-7000-swdev.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84944073809", "@idtype": "SGR"}}, "ref-sourcetitle": "All Programmable SoC Software Developers Guide"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite Guides, available at: www.xilinx.com", "@id": "10", "ref-info": {"ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "www.xilinx.com", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84944036436", "@idtype": "SGR"}}, "ref-sourcetitle": "Vivado Design Suite Guides"}}, {"ref-fulltext": "L.H. Crockett, R.A. Elliot, M.A. Enderwitz, and R.W. Stewart, The Zynq Book, University of Strathclyde, 2014", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84923130074", "@idtype": "SGR"}}, "ref-text": "University of Strathclyde", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.H.", "@_fa": "true", "ce:surname": "Crockett", "ce:indexed-name": "Crockett L.H."}, {"@seq": "2", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Elliot", "ce:indexed-name": "Elliot R.A."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Enderwitz", "ce:indexed-name": "Enderwitz M.A."}, {"@seq": "4", "ce:initials": "R.W.", "@_fa": "true", "ce:surname": "Stewart", "ce:indexed-name": "Stewart R.W."}]}, "ref-sourcetitle": "The Zynq Book"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip, TUT Press, 2014", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "B. Sukhwani, H. Min, M. Thoennes, P. Dube, B. Brezzo, S. Asaad, and D.E. Dillenberger, Database Analytics: A Reconfigurable-Computing Approach, IEEE Micro, vol. 34, no. 1, pp. 19-29, 2014", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Database analytics: A reconfigurable-computing approach"}, "refd-itemidlist": {"itemid": {"$": "84897145782", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "1"}, "pagerange": {"@first": "19", "@last": "29"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Sukhwani", "ce:indexed-name": "Sukhwani B."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Min", "ce:indexed-name": "Min H."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Thoennes", "ce:indexed-name": "Thoennes M."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dube", "ce:indexed-name": "Dube P."}, {"@seq": "5", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Brezzo", "ce:indexed-name": "Brezzo B."}, {"@seq": "6", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Asaad", "ce:indexed-name": "Asaad S."}, {"@seq": "7", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Dillenberger", "ce:indexed-name": "Dillenberger D.E."}]}, "ref-sourcetitle": "IEEE Micro"}}, {"ref-fulltext": "R. Mueller, J. Teubner, and G. Alonso, Sorting Networks on FPGAs, The International Journal on Very Large Data Bases, vol. 21, no. 1, pp. 1-23, 2012", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAS"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "M. Zuluada, P. Milder, and M. Puschel, Computer Generation of Streaming Sorting Networks, Proc. 49th Design Automation Conference, San Francisco, June 2012, pp. 1245-1253", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "San Francisco, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proc. 49th Design Automation Conference"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. thesis, ETH, Zurich, 2010", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, High-performance implementation of regular and easily scalable sorting networks on an FPGA, Microprocessors and Microsystems, vol. 38, no. 5, pp. 470-484, 2014", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, and L. Titarenko, Synthesis and Optimization of FPGA-based Systems, Springer, 2014", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "O. Arnold, S. Haas, G. Fettweis, B. Schlegel, T. Kissinger, and W. Lehner, An application-specific instruction set for accelerating setoriented database primitives, Proc. ACM SIGMOD International Conference on Management of Data, Utah, USA, June 2014, pp. 767-778", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "An application-specific instruction set for accelerating setoriented database primitives"}, "refd-itemidlist": {"itemid": {"$": "84904326435", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "767", "@last": "778"}}, "ref-text": "Utah, USA, June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Arnold", "ce:indexed-name": "Arnold O."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Haas", "ce:indexed-name": "Haas S."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Fettweis", "ce:indexed-name": "Fettweis G."}, {"@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Schlegel", "ce:indexed-name": "Schlegel B."}, {"@seq": "5", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kissinger", "ce:indexed-name": "Kissinger T."}, {"@seq": "6", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lehner", "ce:indexed-name": "Lehner W."}]}, "ref-sourcetitle": "Proc. ACM SIGMOD International Conference on Management of Data"}}, {"ref-fulltext": "S.W. Aj-Haj Baddar and K.E.Batcher, Designing Sorting Networks. A New Paradigm, Springer, 2011", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "A New Paradigm, Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks"}}, {"ref-fulltext": "Xilinx, Inc., VC707 Evaluation Board for the Virtex-7 FPGA User Guide, 2015 available at: http://www.xilinx.com/support/documentation/boards-and-kits/vc707/u g885-VC707-Eval-Bd.pdf", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84944047505", "@idtype": "SGR"}}, "ref-sourcetitle": "VC707 Evaluation Board for the Virtex-7 FPGA User Guide"}}, {"ref-fulltext": "Avnet, Inc., ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide, 2014, available at: http://www.zedboard.org/sites/default/files/documentations/ZedBoard- HW-UG-v2-2.pdf", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Avnet", "ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-sourcetitle": "ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide"}}, {"ref-fulltext": "Digilent, Inc., ZyBo Reference Manual, 2014, available at: http://digilentinc.com/Data/Products/ZYBO/ZYBO-RM-B-V6.pdf", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Digilent", "ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84908695399", "@idtype": "SGR"}}, "ref-sourcetitle": "ZyBo Reference Manual"}}, {"ref-fulltext": "Xilinx, Inc., Zynq-7000 All Programmable SoC Technical Reference Manual, 2014, available at: http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"websitename": "Xilinx", "ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Xilinx, Inc., ZC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable SoC User Guide, 2014", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84944039444", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "ZC706 Evaluation Board for the Zynq-7000 XC7Z045 All Programmable SoC User Guide"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84944145029", "dc:description": "\u00a9 2015 IEEE.Many algorithms in informatics require a set of objects with similar properties to be grouped (clustered) on the basis of some predefined criteria. The proposed technique involves hierarchical merging in which software, responsible for solving the entire problem, is enhanced with highly parallel networks in hardware accelerators. Additional improvements are achieved with the aid of support methods that are sort and verification of object intersections that may also be autonomously used for other types of information processing and database management. It is shown and experimentally proved that the proposed solutions are efficient. They can be used in such areas as health care, statistical data manipulation and so on.", "prism:coverDate": "2015-07-14", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84944145029", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84944145029"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84944145029&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84944145029&origin=inward"}], "prism:isbn": "9781479989669", "prism:publicationName": "2015 International Conference on Information and Communication Technology Research, ICTRC 2015", "source-id": "21100415981", "citedby-count": "1", "subtype": "cp", "prism:pageRange": "202-205", "dc:title": "Hardware accelerators for information retrieval and data mining", "prism:endingPage": "205", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICTRC.2015.7156457", "prism:startingPage": "202", "article-number": "7156457", "dc:identifier": "SCOPUS_ID:84944145029", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Database management", "@weight": "b", "@candidate": "n"}, {"$": "Hardware accelerators", "@weight": "b", "@candidate": "n"}, {"$": "Hierarchical merging", "@weight": "b", "@candidate": "n"}, {"$": "Highly parallels", "@weight": "b", "@candidate": "n"}, {"$": "Parallel processing", "@weight": "b", "@candidate": "n"}, {"$": "Statistical datas", "@weight": "b", "@candidate": "n"}, {"$": "Support method", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "data mining"}, {"@_fa": "true", "$": "FPGA"}, {"@_fa": "true", "$": "hardware accelerator"}, {"@_fa": "true", "$": "information retrieval"}, {"@_fa": "true", "$": "parallel processing"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (miscellaneous)", "@code": "1701", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}, {"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "5", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}]}}