INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archive/4waytrafficlightsignal/TrafficLightSignal/TrafficLightSignal.srcs/sources_1/new/ringA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archive/4waytrafficlightsignal/TrafficLightSignal/TrafficLightSignal.srcs/sources_1/new/ringB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archive/4waytrafficlightsignal/TrafficLightSignal/TrafficLightSignal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/archive/4waytrafficlightsignal/TrafficLightSignal/TrafficLightSignal.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
