INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/game_state.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_state
WARNING: [VRFC 10-3676] redeclaration of ansi port 'p1_state' is not allowed [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/game_state.sv:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'p2_state' is not allowed [/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sources_1/new/game_state.sv:66]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/afs/athena.mit.edu/user/d/i/dianah13/ddl/Game-Logic/game_logic/game_logic.srcs/sim_1/new/game_state_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_state_tb
