/*******************************************************************************
* File Name: cydevicegnu_trm.inc
* 
* PSoC Creator  4.2
*
* Description:
* This file provides all of the address values for the entire PSoC device.
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.set CYDEV_FLASH_BASE, 0x00000000
.set CYDEV_FLASH_SIZE, 0x00020000
.set CYREG_FLASH_DATA_MBASE, 0x00000000
.set CYREG_FLASH_DATA_MSIZE, 0x00020000
.set CYDEV_SFLASH_BASE, 0x0ffff000
.set CYDEV_SFLASH_SIZE, 0x00000800
.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff0ff
.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff100
.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff101
.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff102
.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff103
.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff104
.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff105
.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff106
.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff107
.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff108
.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff109
.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff10a
.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff10b
.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff10c
.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff10d
.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff10e
.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff10f
.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff110
.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff111
.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff112
.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff113
.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff114
.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff115
.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff116
.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff117
.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff118
.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff119
.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff11a
.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff11b
.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff11c
.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff11d
.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff11e
.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff11f
.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff120
.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff121
.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff122
.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff123
.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff124
.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff125
.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff126
.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff127
.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff128
.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff129
.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff12a
.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff12b
.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff12c
.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff12d
.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff12e
.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff12f
.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff130
.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff131
.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff132
.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff133
.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff134
.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff135
.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff136
.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff137
.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff138
.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff139
.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff13a
.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff13b
.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff13c
.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff13d
.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff13e
.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff13f
.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff140
.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff141
.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff142
.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff143
.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff144
.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff145
.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff146
.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff147
.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff148
.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff149
.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff14a
.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff14b
.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff14c
.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff14d
.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff14e
.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff14f
.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff150
.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff151
.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff152
.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff153
.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff154
.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff155
.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff156
.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff157
.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff158
.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff159
.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff15a
.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff15b
.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff15c
.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff15d
.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff15e
.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff15f
.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff160
.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff161
.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff162
.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff163
.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff164
.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff165
.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff166
.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff167
.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff168
.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff169
.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff16a
.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff16b
.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff16c
.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff16d
.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff16e
.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff16f
.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff170
.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff171
.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff172
.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff173
.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff174
.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff175
.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff176
.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff177
.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff178
.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff179
.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff17a
.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff17b
.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff17c
.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff17d
.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff17e
.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff17f
.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff200
.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff204
.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff208
.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff20c
.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff210
.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff214
.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff218
.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff21c
.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff220
.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff224
.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff228
.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff22c
.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff230
.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff234
.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff238
.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff23c
.set CYREG_SFLASH_SILICON_ID, 0x0ffff244
.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
.set CYFLD_SFLASH_ID__SIZE, 0x00000010
.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff250
.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff252
.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff254
.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff258
.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
.set CYREG_SFLASH_FLASH_START, 0x0ffff25c
.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM1, 0x0ffff260
.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__OFFSET, 0x00000000
.set CYFLD_SFLASH_CSD_ADC_CAL_LSB__SIZE, 0x00000008
.set CYREG_SFLASH_CSDV2_CSD0_ADC_TRIM2, 0x0ffff261
.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__OFFSET, 0x00000000
.set CYFLD_SFLASH_CSD_ADC_CAL_MSB__SIZE, 0x00000008
.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff264
.set CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET, 0x00000000
.set CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE, 0x00000010
.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff266
.set CYFLD_SFLASH_TEMP_OFFSET__OFFSET, 0x00000000
.set CYFLD_SFLASH_TEMP_OFFSET__SIZE, 0x00000010
.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff270
.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff271
.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff272
.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff273
.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff274
.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff275
.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff276
.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff277
.set CYREG_SFLASH_DIE_LOT0, 0x0ffff278
.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_LOT1, 0x0ffff279
.set CYREG_SFLASH_DIE_LOT2, 0x0ffff27a
.set CYREG_SFLASH_DIE_WAFER, 0x0ffff27b
.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_X, 0x0ffff27c
.set CYFLD_SFLASH_X__OFFSET, 0x00000000
.set CYFLD_SFLASH_X__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_Y, 0x0ffff27d
.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
.set CYFLD_SFLASH_Y__SIZE, 0x00000008
.set CYREG_SFLASH_DIE_SORT, 0x0ffff27e
.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
.set CYREG_SFLASH_DIE_MINOR, 0x0ffff27f
.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff33e
.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff33f
.set CYREG_SFLASH_IMO_TCTRIM_LT0, 0x0ffff34c
.set CYFLD_SFLASH_STEPSIZE__OFFSET, 0x00000000
.set CYFLD_SFLASH_STEPSIZE__SIZE, 0x00000005
.set CYFLD_SFLASH_TCTRIM__OFFSET, 0x00000005
.set CYFLD_SFLASH_TCTRIM__SIZE, 0x00000002
.set CYREG_SFLASH_IMO_TCTRIM_LT1, 0x0ffff34d
.set CYREG_SFLASH_IMO_TCTRIM_LT2, 0x0ffff34e
.set CYREG_SFLASH_IMO_TCTRIM_LT3, 0x0ffff34f
.set CYREG_SFLASH_IMO_TCTRIM_LT4, 0x0ffff350
.set CYREG_SFLASH_IMO_TCTRIM_LT5, 0x0ffff351
.set CYREG_SFLASH_IMO_TCTRIM_LT6, 0x0ffff352
.set CYREG_SFLASH_IMO_TCTRIM_LT7, 0x0ffff353
.set CYREG_SFLASH_IMO_TCTRIM_LT8, 0x0ffff354
.set CYREG_SFLASH_IMO_TCTRIM_LT9, 0x0ffff355
.set CYREG_SFLASH_IMO_TCTRIM_LT10, 0x0ffff356
.set CYREG_SFLASH_IMO_TCTRIM_LT11, 0x0ffff357
.set CYREG_SFLASH_IMO_TCTRIM_LT12, 0x0ffff358
.set CYREG_SFLASH_IMO_TCTRIM_LT13, 0x0ffff359
.set CYREG_SFLASH_IMO_TCTRIM_LT14, 0x0ffff35a
.set CYREG_SFLASH_IMO_TCTRIM_LT15, 0x0ffff35b
.set CYREG_SFLASH_IMO_TCTRIM_LT16, 0x0ffff35c
.set CYREG_SFLASH_IMO_TCTRIM_LT17, 0x0ffff35d
.set CYREG_SFLASH_IMO_TCTRIM_LT18, 0x0ffff35e
.set CYREG_SFLASH_IMO_TCTRIM_LT19, 0x0ffff35f
.set CYREG_SFLASH_IMO_TCTRIM_LT20, 0x0ffff360
.set CYREG_SFLASH_IMO_TCTRIM_LT21, 0x0ffff361
.set CYREG_SFLASH_IMO_TCTRIM_LT22, 0x0ffff362
.set CYREG_SFLASH_IMO_TCTRIM_LT23, 0x0ffff363
.set CYREG_SFLASH_IMO_TCTRIM_LT24, 0x0ffff364
.set CYREG_SFLASH_IMO_TRIM_LT0, 0x0ffff365
.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
.set CYREG_SFLASH_IMO_TRIM_LT1, 0x0ffff366
.set CYREG_SFLASH_IMO_TRIM_LT2, 0x0ffff367
.set CYREG_SFLASH_IMO_TRIM_LT3, 0x0ffff368
.set CYREG_SFLASH_IMO_TRIM_LT4, 0x0ffff369
.set CYREG_SFLASH_IMO_TRIM_LT5, 0x0ffff36a
.set CYREG_SFLASH_IMO_TRIM_LT6, 0x0ffff36b
.set CYREG_SFLASH_IMO_TRIM_LT7, 0x0ffff36c
.set CYREG_SFLASH_IMO_TRIM_LT8, 0x0ffff36d
.set CYREG_SFLASH_IMO_TRIM_LT9, 0x0ffff36e
.set CYREG_SFLASH_IMO_TRIM_LT10, 0x0ffff36f
.set CYREG_SFLASH_IMO_TRIM_LT11, 0x0ffff370
.set CYREG_SFLASH_IMO_TRIM_LT12, 0x0ffff371
.set CYREG_SFLASH_IMO_TRIM_LT13, 0x0ffff372
.set CYREG_SFLASH_IMO_TRIM_LT14, 0x0ffff373
.set CYREG_SFLASH_IMO_TRIM_LT15, 0x0ffff374
.set CYREG_SFLASH_IMO_TRIM_LT16, 0x0ffff375
.set CYREG_SFLASH_IMO_TRIM_LT17, 0x0ffff376
.set CYREG_SFLASH_IMO_TRIM_LT18, 0x0ffff377
.set CYREG_SFLASH_IMO_TRIM_LT19, 0x0ffff378
.set CYREG_SFLASH_IMO_TRIM_LT20, 0x0ffff379
.set CYREG_SFLASH_IMO_TRIM_LT21, 0x0ffff37a
.set CYREG_SFLASH_IMO_TRIM_LT22, 0x0ffff37b
.set CYREG_SFLASH_IMO_TRIM_LT23, 0x0ffff37c
.set CYREG_SFLASH_IMO_TRIM_LT24, 0x0ffff37d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH0, 0x0ffff400
.set CYFLD_SFLASH_BYTE_MEM__OFFSET, 0x00000000
.set CYFLD_SFLASH_BYTE_MEM__SIZE, 0x00000008
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1, 0x0ffff401
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH2, 0x0ffff402
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH3, 0x0ffff403
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH4, 0x0ffff404
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH5, 0x0ffff405
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH6, 0x0ffff406
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH7, 0x0ffff407
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH8, 0x0ffff408
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH9, 0x0ffff409
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH10, 0x0ffff40a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH11, 0x0ffff40b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH12, 0x0ffff40c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH13, 0x0ffff40d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH14, 0x0ffff40e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH15, 0x0ffff40f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH16, 0x0ffff410
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH17, 0x0ffff411
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH18, 0x0ffff412
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH19, 0x0ffff413
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH20, 0x0ffff414
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH21, 0x0ffff415
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH22, 0x0ffff416
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH23, 0x0ffff417
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH24, 0x0ffff418
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH25, 0x0ffff419
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH26, 0x0ffff41a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH27, 0x0ffff41b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH28, 0x0ffff41c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH29, 0x0ffff41d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH30, 0x0ffff41e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH31, 0x0ffff41f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH32, 0x0ffff420
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH33, 0x0ffff421
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH34, 0x0ffff422
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH35, 0x0ffff423
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH36, 0x0ffff424
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH37, 0x0ffff425
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH38, 0x0ffff426
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH39, 0x0ffff427
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH40, 0x0ffff428
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH41, 0x0ffff429
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH42, 0x0ffff42a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH43, 0x0ffff42b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH44, 0x0ffff42c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH45, 0x0ffff42d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH46, 0x0ffff42e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH47, 0x0ffff42f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH48, 0x0ffff430
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH49, 0x0ffff431
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH50, 0x0ffff432
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH51, 0x0ffff433
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH52, 0x0ffff434
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH53, 0x0ffff435
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH54, 0x0ffff436
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH55, 0x0ffff437
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH56, 0x0ffff438
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH57, 0x0ffff439
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH58, 0x0ffff43a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH59, 0x0ffff43b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH60, 0x0ffff43c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH61, 0x0ffff43d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH62, 0x0ffff43e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH63, 0x0ffff43f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH64, 0x0ffff440
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH65, 0x0ffff441
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH66, 0x0ffff442
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH67, 0x0ffff443
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH68, 0x0ffff444
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH69, 0x0ffff445
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH70, 0x0ffff446
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH71, 0x0ffff447
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH72, 0x0ffff448
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH73, 0x0ffff449
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH74, 0x0ffff44a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH75, 0x0ffff44b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH76, 0x0ffff44c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH77, 0x0ffff44d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH78, 0x0ffff44e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH79, 0x0ffff44f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH80, 0x0ffff450
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH81, 0x0ffff451
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH82, 0x0ffff452
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH83, 0x0ffff453
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH84, 0x0ffff454
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH85, 0x0ffff455
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH86, 0x0ffff456
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH87, 0x0ffff457
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH88, 0x0ffff458
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH89, 0x0ffff459
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH90, 0x0ffff45a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH91, 0x0ffff45b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH92, 0x0ffff45c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH93, 0x0ffff45d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH94, 0x0ffff45e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH95, 0x0ffff45f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH96, 0x0ffff460
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH97, 0x0ffff461
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH98, 0x0ffff462
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH99, 0x0ffff463
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH100, 0x0ffff464
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH101, 0x0ffff465
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH102, 0x0ffff466
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH103, 0x0ffff467
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH104, 0x0ffff468
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH105, 0x0ffff469
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH106, 0x0ffff46a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH107, 0x0ffff46b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH108, 0x0ffff46c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH109, 0x0ffff46d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH110, 0x0ffff46e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH111, 0x0ffff46f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH112, 0x0ffff470
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH113, 0x0ffff471
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH114, 0x0ffff472
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH115, 0x0ffff473
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH116, 0x0ffff474
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH117, 0x0ffff475
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH118, 0x0ffff476
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH119, 0x0ffff477
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH120, 0x0ffff478
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH121, 0x0ffff479
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH122, 0x0ffff47a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH123, 0x0ffff47b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH124, 0x0ffff47c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH125, 0x0ffff47d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH126, 0x0ffff47e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH127, 0x0ffff47f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH128, 0x0ffff480
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH129, 0x0ffff481
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH130, 0x0ffff482
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH131, 0x0ffff483
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH132, 0x0ffff484
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH133, 0x0ffff485
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH134, 0x0ffff486
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH135, 0x0ffff487
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH136, 0x0ffff488
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH137, 0x0ffff489
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH138, 0x0ffff48a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH139, 0x0ffff48b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH140, 0x0ffff48c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH141, 0x0ffff48d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH142, 0x0ffff48e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH143, 0x0ffff48f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH144, 0x0ffff490
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH145, 0x0ffff491
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH146, 0x0ffff492
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH147, 0x0ffff493
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH148, 0x0ffff494
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH149, 0x0ffff495
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH150, 0x0ffff496
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH151, 0x0ffff497
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH152, 0x0ffff498
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH153, 0x0ffff499
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH154, 0x0ffff49a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH155, 0x0ffff49b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH156, 0x0ffff49c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH157, 0x0ffff49d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH158, 0x0ffff49e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH159, 0x0ffff49f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH160, 0x0ffff4a0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH161, 0x0ffff4a1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH162, 0x0ffff4a2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH163, 0x0ffff4a3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH164, 0x0ffff4a4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH165, 0x0ffff4a5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH166, 0x0ffff4a6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH167, 0x0ffff4a7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH168, 0x0ffff4a8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH169, 0x0ffff4a9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH170, 0x0ffff4aa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH171, 0x0ffff4ab
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH172, 0x0ffff4ac
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH173, 0x0ffff4ad
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH174, 0x0ffff4ae
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH175, 0x0ffff4af
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH176, 0x0ffff4b0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH177, 0x0ffff4b1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH178, 0x0ffff4b2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH179, 0x0ffff4b3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH180, 0x0ffff4b4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH181, 0x0ffff4b5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH182, 0x0ffff4b6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH183, 0x0ffff4b7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH184, 0x0ffff4b8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH185, 0x0ffff4b9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH186, 0x0ffff4ba
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH187, 0x0ffff4bb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH188, 0x0ffff4bc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH189, 0x0ffff4bd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH190, 0x0ffff4be
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH191, 0x0ffff4bf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH192, 0x0ffff4c0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH193, 0x0ffff4c1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH194, 0x0ffff4c2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH195, 0x0ffff4c3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH196, 0x0ffff4c4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH197, 0x0ffff4c5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH198, 0x0ffff4c6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH199, 0x0ffff4c7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH200, 0x0ffff4c8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH201, 0x0ffff4c9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH202, 0x0ffff4ca
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH203, 0x0ffff4cb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH204, 0x0ffff4cc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH205, 0x0ffff4cd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH206, 0x0ffff4ce
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH207, 0x0ffff4cf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH208, 0x0ffff4d0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH209, 0x0ffff4d1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH210, 0x0ffff4d2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH211, 0x0ffff4d3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH212, 0x0ffff4d4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH213, 0x0ffff4d5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH214, 0x0ffff4d6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH215, 0x0ffff4d7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH216, 0x0ffff4d8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH217, 0x0ffff4d9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH218, 0x0ffff4da
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH219, 0x0ffff4db
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH220, 0x0ffff4dc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH221, 0x0ffff4dd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH222, 0x0ffff4de
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH223, 0x0ffff4df
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH224, 0x0ffff4e0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH225, 0x0ffff4e1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH226, 0x0ffff4e2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH227, 0x0ffff4e3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH228, 0x0ffff4e4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH229, 0x0ffff4e5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH230, 0x0ffff4e6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH231, 0x0ffff4e7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH232, 0x0ffff4e8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH233, 0x0ffff4e9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH234, 0x0ffff4ea
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH235, 0x0ffff4eb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH236, 0x0ffff4ec
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH237, 0x0ffff4ed
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH238, 0x0ffff4ee
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH239, 0x0ffff4ef
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH240, 0x0ffff4f0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH241, 0x0ffff4f1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH242, 0x0ffff4f2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH243, 0x0ffff4f3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH244, 0x0ffff4f4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH245, 0x0ffff4f5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH246, 0x0ffff4f6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH247, 0x0ffff4f7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH248, 0x0ffff4f8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH249, 0x0ffff4f9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH250, 0x0ffff4fa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH251, 0x0ffff4fb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH252, 0x0ffff4fc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH253, 0x0ffff4fd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH254, 0x0ffff4fe
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH255, 0x0ffff4ff
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH256, 0x0ffff500
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH257, 0x0ffff501
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH258, 0x0ffff502
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH259, 0x0ffff503
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH260, 0x0ffff504
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH261, 0x0ffff505
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH262, 0x0ffff506
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH263, 0x0ffff507
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH264, 0x0ffff508
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH265, 0x0ffff509
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH266, 0x0ffff50a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH267, 0x0ffff50b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH268, 0x0ffff50c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH269, 0x0ffff50d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH270, 0x0ffff50e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH271, 0x0ffff50f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH272, 0x0ffff510
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH273, 0x0ffff511
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH274, 0x0ffff512
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH275, 0x0ffff513
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH276, 0x0ffff514
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH277, 0x0ffff515
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH278, 0x0ffff516
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH279, 0x0ffff517
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH280, 0x0ffff518
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH281, 0x0ffff519
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH282, 0x0ffff51a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH283, 0x0ffff51b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH284, 0x0ffff51c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH285, 0x0ffff51d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH286, 0x0ffff51e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH287, 0x0ffff51f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH288, 0x0ffff520
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH289, 0x0ffff521
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH290, 0x0ffff522
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH291, 0x0ffff523
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH292, 0x0ffff524
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH293, 0x0ffff525
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH294, 0x0ffff526
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH295, 0x0ffff527
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH296, 0x0ffff528
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH297, 0x0ffff529
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH298, 0x0ffff52a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH299, 0x0ffff52b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH300, 0x0ffff52c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH301, 0x0ffff52d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH302, 0x0ffff52e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH303, 0x0ffff52f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH304, 0x0ffff530
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH305, 0x0ffff531
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH306, 0x0ffff532
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH307, 0x0ffff533
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH308, 0x0ffff534
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH309, 0x0ffff535
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH310, 0x0ffff536
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH311, 0x0ffff537
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH312, 0x0ffff538
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH313, 0x0ffff539
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH314, 0x0ffff53a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH315, 0x0ffff53b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH316, 0x0ffff53c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH317, 0x0ffff53d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH318, 0x0ffff53e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH319, 0x0ffff53f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH320, 0x0ffff540
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH321, 0x0ffff541
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH322, 0x0ffff542
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH323, 0x0ffff543
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH324, 0x0ffff544
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH325, 0x0ffff545
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH326, 0x0ffff546
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH327, 0x0ffff547
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH328, 0x0ffff548
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH329, 0x0ffff549
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH330, 0x0ffff54a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH331, 0x0ffff54b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH332, 0x0ffff54c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH333, 0x0ffff54d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH334, 0x0ffff54e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH335, 0x0ffff54f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH336, 0x0ffff550
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH337, 0x0ffff551
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH338, 0x0ffff552
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH339, 0x0ffff553
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH340, 0x0ffff554
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH341, 0x0ffff555
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH342, 0x0ffff556
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH343, 0x0ffff557
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH344, 0x0ffff558
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH345, 0x0ffff559
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH346, 0x0ffff55a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH347, 0x0ffff55b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH348, 0x0ffff55c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH349, 0x0ffff55d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH350, 0x0ffff55e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH351, 0x0ffff55f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH352, 0x0ffff560
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH353, 0x0ffff561
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH354, 0x0ffff562
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH355, 0x0ffff563
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH356, 0x0ffff564
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH357, 0x0ffff565
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH358, 0x0ffff566
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH359, 0x0ffff567
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH360, 0x0ffff568
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH361, 0x0ffff569
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH362, 0x0ffff56a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH363, 0x0ffff56b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH364, 0x0ffff56c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH365, 0x0ffff56d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH366, 0x0ffff56e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH367, 0x0ffff56f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH368, 0x0ffff570
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH369, 0x0ffff571
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH370, 0x0ffff572
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH371, 0x0ffff573
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH372, 0x0ffff574
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH373, 0x0ffff575
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH374, 0x0ffff576
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH375, 0x0ffff577
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH376, 0x0ffff578
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH377, 0x0ffff579
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH378, 0x0ffff57a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH379, 0x0ffff57b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH380, 0x0ffff57c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH381, 0x0ffff57d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH382, 0x0ffff57e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH383, 0x0ffff57f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH384, 0x0ffff580
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH385, 0x0ffff581
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH386, 0x0ffff582
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH387, 0x0ffff583
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH388, 0x0ffff584
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH389, 0x0ffff585
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH390, 0x0ffff586
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH391, 0x0ffff587
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH392, 0x0ffff588
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH393, 0x0ffff589
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH394, 0x0ffff58a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH395, 0x0ffff58b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH396, 0x0ffff58c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH397, 0x0ffff58d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH398, 0x0ffff58e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH399, 0x0ffff58f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH400, 0x0ffff590
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH401, 0x0ffff591
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH402, 0x0ffff592
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH403, 0x0ffff593
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH404, 0x0ffff594
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH405, 0x0ffff595
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH406, 0x0ffff596
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH407, 0x0ffff597
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH408, 0x0ffff598
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH409, 0x0ffff599
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH410, 0x0ffff59a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH411, 0x0ffff59b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH412, 0x0ffff59c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH413, 0x0ffff59d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH414, 0x0ffff59e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH415, 0x0ffff59f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH416, 0x0ffff5a0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH417, 0x0ffff5a1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH418, 0x0ffff5a2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH419, 0x0ffff5a3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH420, 0x0ffff5a4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH421, 0x0ffff5a5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH422, 0x0ffff5a6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH423, 0x0ffff5a7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH424, 0x0ffff5a8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH425, 0x0ffff5a9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH426, 0x0ffff5aa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH427, 0x0ffff5ab
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH428, 0x0ffff5ac
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH429, 0x0ffff5ad
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH430, 0x0ffff5ae
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH431, 0x0ffff5af
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH432, 0x0ffff5b0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH433, 0x0ffff5b1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH434, 0x0ffff5b2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH435, 0x0ffff5b3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH436, 0x0ffff5b4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH437, 0x0ffff5b5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH438, 0x0ffff5b6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH439, 0x0ffff5b7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH440, 0x0ffff5b8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH441, 0x0ffff5b9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH442, 0x0ffff5ba
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH443, 0x0ffff5bb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH444, 0x0ffff5bc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH445, 0x0ffff5bd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH446, 0x0ffff5be
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH447, 0x0ffff5bf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH448, 0x0ffff5c0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH449, 0x0ffff5c1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH450, 0x0ffff5c2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH451, 0x0ffff5c3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH452, 0x0ffff5c4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH453, 0x0ffff5c5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH454, 0x0ffff5c6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH455, 0x0ffff5c7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH456, 0x0ffff5c8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH457, 0x0ffff5c9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH458, 0x0ffff5ca
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH459, 0x0ffff5cb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH460, 0x0ffff5cc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH461, 0x0ffff5cd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH462, 0x0ffff5ce
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH463, 0x0ffff5cf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH464, 0x0ffff5d0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH465, 0x0ffff5d1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH466, 0x0ffff5d2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH467, 0x0ffff5d3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH468, 0x0ffff5d4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH469, 0x0ffff5d5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH470, 0x0ffff5d6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH471, 0x0ffff5d7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH472, 0x0ffff5d8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH473, 0x0ffff5d9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH474, 0x0ffff5da
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH475, 0x0ffff5db
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH476, 0x0ffff5dc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH477, 0x0ffff5dd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH478, 0x0ffff5de
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH479, 0x0ffff5df
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH480, 0x0ffff5e0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH481, 0x0ffff5e1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH482, 0x0ffff5e2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH483, 0x0ffff5e3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH484, 0x0ffff5e4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH485, 0x0ffff5e5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH486, 0x0ffff5e6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH487, 0x0ffff5e7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH488, 0x0ffff5e8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH489, 0x0ffff5e9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH490, 0x0ffff5ea
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH491, 0x0ffff5eb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH492, 0x0ffff5ec
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH493, 0x0ffff5ed
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH494, 0x0ffff5ee
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH495, 0x0ffff5ef
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH496, 0x0ffff5f0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH497, 0x0ffff5f1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH498, 0x0ffff5f2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH499, 0x0ffff5f3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH500, 0x0ffff5f4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH501, 0x0ffff5f5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH502, 0x0ffff5f6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH503, 0x0ffff5f7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH504, 0x0ffff5f8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH505, 0x0ffff5f9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH506, 0x0ffff5fa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH507, 0x0ffff5fb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH508, 0x0ffff5fc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH509, 0x0ffff5fd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH510, 0x0ffff5fe
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH511, 0x0ffff5ff
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH512, 0x0ffff600
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH513, 0x0ffff601
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH514, 0x0ffff602
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH515, 0x0ffff603
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH516, 0x0ffff604
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH517, 0x0ffff605
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH518, 0x0ffff606
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH519, 0x0ffff607
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH520, 0x0ffff608
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH521, 0x0ffff609
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH522, 0x0ffff60a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH523, 0x0ffff60b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH524, 0x0ffff60c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH525, 0x0ffff60d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH526, 0x0ffff60e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH527, 0x0ffff60f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH528, 0x0ffff610
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH529, 0x0ffff611
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH530, 0x0ffff612
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH531, 0x0ffff613
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH532, 0x0ffff614
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH533, 0x0ffff615
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH534, 0x0ffff616
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH535, 0x0ffff617
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH536, 0x0ffff618
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH537, 0x0ffff619
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH538, 0x0ffff61a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH539, 0x0ffff61b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH540, 0x0ffff61c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH541, 0x0ffff61d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH542, 0x0ffff61e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH543, 0x0ffff61f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH544, 0x0ffff620
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH545, 0x0ffff621
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH546, 0x0ffff622
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH547, 0x0ffff623
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH548, 0x0ffff624
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH549, 0x0ffff625
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH550, 0x0ffff626
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH551, 0x0ffff627
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH552, 0x0ffff628
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH553, 0x0ffff629
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH554, 0x0ffff62a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH555, 0x0ffff62b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH556, 0x0ffff62c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH557, 0x0ffff62d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH558, 0x0ffff62e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH559, 0x0ffff62f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH560, 0x0ffff630
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH561, 0x0ffff631
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH562, 0x0ffff632
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH563, 0x0ffff633
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH564, 0x0ffff634
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH565, 0x0ffff635
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH566, 0x0ffff636
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH567, 0x0ffff637
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH568, 0x0ffff638
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH569, 0x0ffff639
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH570, 0x0ffff63a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH571, 0x0ffff63b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH572, 0x0ffff63c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH573, 0x0ffff63d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH574, 0x0ffff63e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH575, 0x0ffff63f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH576, 0x0ffff640
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH577, 0x0ffff641
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH578, 0x0ffff642
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH579, 0x0ffff643
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH580, 0x0ffff644
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH581, 0x0ffff645
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH582, 0x0ffff646
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH583, 0x0ffff647
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH584, 0x0ffff648
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH585, 0x0ffff649
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH586, 0x0ffff64a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH587, 0x0ffff64b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH588, 0x0ffff64c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH589, 0x0ffff64d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH590, 0x0ffff64e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH591, 0x0ffff64f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH592, 0x0ffff650
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH593, 0x0ffff651
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH594, 0x0ffff652
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH595, 0x0ffff653
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH596, 0x0ffff654
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH597, 0x0ffff655
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH598, 0x0ffff656
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH599, 0x0ffff657
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH600, 0x0ffff658
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH601, 0x0ffff659
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH602, 0x0ffff65a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH603, 0x0ffff65b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH604, 0x0ffff65c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH605, 0x0ffff65d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH606, 0x0ffff65e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH607, 0x0ffff65f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH608, 0x0ffff660
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH609, 0x0ffff661
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH610, 0x0ffff662
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH611, 0x0ffff663
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH612, 0x0ffff664
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH613, 0x0ffff665
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH614, 0x0ffff666
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH615, 0x0ffff667
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH616, 0x0ffff668
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH617, 0x0ffff669
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH618, 0x0ffff66a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH619, 0x0ffff66b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH620, 0x0ffff66c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH621, 0x0ffff66d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH622, 0x0ffff66e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH623, 0x0ffff66f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH624, 0x0ffff670
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH625, 0x0ffff671
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH626, 0x0ffff672
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH627, 0x0ffff673
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH628, 0x0ffff674
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH629, 0x0ffff675
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH630, 0x0ffff676
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH631, 0x0ffff677
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH632, 0x0ffff678
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH633, 0x0ffff679
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH634, 0x0ffff67a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH635, 0x0ffff67b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH636, 0x0ffff67c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH637, 0x0ffff67d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH638, 0x0ffff67e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH639, 0x0ffff67f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH640, 0x0ffff680
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH641, 0x0ffff681
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH642, 0x0ffff682
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH643, 0x0ffff683
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH644, 0x0ffff684
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH645, 0x0ffff685
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH646, 0x0ffff686
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH647, 0x0ffff687
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH648, 0x0ffff688
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH649, 0x0ffff689
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH650, 0x0ffff68a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH651, 0x0ffff68b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH652, 0x0ffff68c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH653, 0x0ffff68d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH654, 0x0ffff68e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH655, 0x0ffff68f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH656, 0x0ffff690
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH657, 0x0ffff691
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH658, 0x0ffff692
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH659, 0x0ffff693
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH660, 0x0ffff694
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH661, 0x0ffff695
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH662, 0x0ffff696
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH663, 0x0ffff697
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH664, 0x0ffff698
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH665, 0x0ffff699
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH666, 0x0ffff69a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH667, 0x0ffff69b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH668, 0x0ffff69c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH669, 0x0ffff69d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH670, 0x0ffff69e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH671, 0x0ffff69f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH672, 0x0ffff6a0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH673, 0x0ffff6a1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH674, 0x0ffff6a2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH675, 0x0ffff6a3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH676, 0x0ffff6a4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH677, 0x0ffff6a5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH678, 0x0ffff6a6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH679, 0x0ffff6a7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH680, 0x0ffff6a8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH681, 0x0ffff6a9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH682, 0x0ffff6aa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH683, 0x0ffff6ab
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH684, 0x0ffff6ac
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH685, 0x0ffff6ad
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH686, 0x0ffff6ae
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH687, 0x0ffff6af
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH688, 0x0ffff6b0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH689, 0x0ffff6b1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH690, 0x0ffff6b2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH691, 0x0ffff6b3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH692, 0x0ffff6b4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH693, 0x0ffff6b5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH694, 0x0ffff6b6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH695, 0x0ffff6b7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH696, 0x0ffff6b8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH697, 0x0ffff6b9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH698, 0x0ffff6ba
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH699, 0x0ffff6bb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH700, 0x0ffff6bc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH701, 0x0ffff6bd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH702, 0x0ffff6be
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH703, 0x0ffff6bf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH704, 0x0ffff6c0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH705, 0x0ffff6c1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH706, 0x0ffff6c2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH707, 0x0ffff6c3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH708, 0x0ffff6c4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH709, 0x0ffff6c5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH710, 0x0ffff6c6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH711, 0x0ffff6c7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH712, 0x0ffff6c8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH713, 0x0ffff6c9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH714, 0x0ffff6ca
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH715, 0x0ffff6cb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH716, 0x0ffff6cc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH717, 0x0ffff6cd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH718, 0x0ffff6ce
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH719, 0x0ffff6cf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH720, 0x0ffff6d0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH721, 0x0ffff6d1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH722, 0x0ffff6d2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH723, 0x0ffff6d3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH724, 0x0ffff6d4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH725, 0x0ffff6d5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH726, 0x0ffff6d6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH727, 0x0ffff6d7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH728, 0x0ffff6d8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH729, 0x0ffff6d9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH730, 0x0ffff6da
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH731, 0x0ffff6db
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH732, 0x0ffff6dc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH733, 0x0ffff6dd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH734, 0x0ffff6de
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH735, 0x0ffff6df
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH736, 0x0ffff6e0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH737, 0x0ffff6e1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH738, 0x0ffff6e2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH739, 0x0ffff6e3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH740, 0x0ffff6e4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH741, 0x0ffff6e5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH742, 0x0ffff6e6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH743, 0x0ffff6e7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH744, 0x0ffff6e8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH745, 0x0ffff6e9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH746, 0x0ffff6ea
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH747, 0x0ffff6eb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH748, 0x0ffff6ec
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH749, 0x0ffff6ed
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH750, 0x0ffff6ee
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH751, 0x0ffff6ef
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH752, 0x0ffff6f0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH753, 0x0ffff6f1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH754, 0x0ffff6f2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH755, 0x0ffff6f3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH756, 0x0ffff6f4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH757, 0x0ffff6f5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH758, 0x0ffff6f6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH759, 0x0ffff6f7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH760, 0x0ffff6f8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH761, 0x0ffff6f9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH762, 0x0ffff6fa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH763, 0x0ffff6fb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH764, 0x0ffff6fc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH765, 0x0ffff6fd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH766, 0x0ffff6fe
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH767, 0x0ffff6ff
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH768, 0x0ffff700
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH769, 0x0ffff701
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH770, 0x0ffff702
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH771, 0x0ffff703
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH772, 0x0ffff704
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH773, 0x0ffff705
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH774, 0x0ffff706
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH775, 0x0ffff707
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH776, 0x0ffff708
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH777, 0x0ffff709
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH778, 0x0ffff70a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH779, 0x0ffff70b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH780, 0x0ffff70c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH781, 0x0ffff70d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH782, 0x0ffff70e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH783, 0x0ffff70f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH784, 0x0ffff710
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH785, 0x0ffff711
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH786, 0x0ffff712
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH787, 0x0ffff713
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH788, 0x0ffff714
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH789, 0x0ffff715
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH790, 0x0ffff716
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH791, 0x0ffff717
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH792, 0x0ffff718
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH793, 0x0ffff719
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH794, 0x0ffff71a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH795, 0x0ffff71b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH796, 0x0ffff71c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH797, 0x0ffff71d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH798, 0x0ffff71e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH799, 0x0ffff71f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH800, 0x0ffff720
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH801, 0x0ffff721
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH802, 0x0ffff722
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH803, 0x0ffff723
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH804, 0x0ffff724
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH805, 0x0ffff725
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH806, 0x0ffff726
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH807, 0x0ffff727
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH808, 0x0ffff728
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH809, 0x0ffff729
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH810, 0x0ffff72a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH811, 0x0ffff72b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH812, 0x0ffff72c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH813, 0x0ffff72d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH814, 0x0ffff72e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH815, 0x0ffff72f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH816, 0x0ffff730
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH817, 0x0ffff731
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH818, 0x0ffff732
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH819, 0x0ffff733
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH820, 0x0ffff734
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH821, 0x0ffff735
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH822, 0x0ffff736
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH823, 0x0ffff737
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH824, 0x0ffff738
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH825, 0x0ffff739
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH826, 0x0ffff73a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH827, 0x0ffff73b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH828, 0x0ffff73c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH829, 0x0ffff73d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH830, 0x0ffff73e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH831, 0x0ffff73f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH832, 0x0ffff740
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH833, 0x0ffff741
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH834, 0x0ffff742
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH835, 0x0ffff743
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH836, 0x0ffff744
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH837, 0x0ffff745
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH838, 0x0ffff746
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH839, 0x0ffff747
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH840, 0x0ffff748
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH841, 0x0ffff749
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH842, 0x0ffff74a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH843, 0x0ffff74b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH844, 0x0ffff74c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH845, 0x0ffff74d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH846, 0x0ffff74e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH847, 0x0ffff74f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH848, 0x0ffff750
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH849, 0x0ffff751
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH850, 0x0ffff752
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH851, 0x0ffff753
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH852, 0x0ffff754
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH853, 0x0ffff755
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH854, 0x0ffff756
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH855, 0x0ffff757
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH856, 0x0ffff758
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH857, 0x0ffff759
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH858, 0x0ffff75a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH859, 0x0ffff75b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH860, 0x0ffff75c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH861, 0x0ffff75d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH862, 0x0ffff75e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH863, 0x0ffff75f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH864, 0x0ffff760
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH865, 0x0ffff761
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH866, 0x0ffff762
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH867, 0x0ffff763
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH868, 0x0ffff764
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH869, 0x0ffff765
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH870, 0x0ffff766
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH871, 0x0ffff767
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH872, 0x0ffff768
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH873, 0x0ffff769
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH874, 0x0ffff76a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH875, 0x0ffff76b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH876, 0x0ffff76c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH877, 0x0ffff76d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH878, 0x0ffff76e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH879, 0x0ffff76f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH880, 0x0ffff770
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH881, 0x0ffff771
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH882, 0x0ffff772
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH883, 0x0ffff773
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH884, 0x0ffff774
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH885, 0x0ffff775
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH886, 0x0ffff776
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH887, 0x0ffff777
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH888, 0x0ffff778
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH889, 0x0ffff779
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH890, 0x0ffff77a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH891, 0x0ffff77b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH892, 0x0ffff77c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH893, 0x0ffff77d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH894, 0x0ffff77e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH895, 0x0ffff77f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH896, 0x0ffff780
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH897, 0x0ffff781
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH898, 0x0ffff782
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH899, 0x0ffff783
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH900, 0x0ffff784
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH901, 0x0ffff785
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH902, 0x0ffff786
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH903, 0x0ffff787
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH904, 0x0ffff788
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH905, 0x0ffff789
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH906, 0x0ffff78a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH907, 0x0ffff78b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH908, 0x0ffff78c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH909, 0x0ffff78d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH910, 0x0ffff78e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH911, 0x0ffff78f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH912, 0x0ffff790
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH913, 0x0ffff791
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH914, 0x0ffff792
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH915, 0x0ffff793
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH916, 0x0ffff794
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH917, 0x0ffff795
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH918, 0x0ffff796
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH919, 0x0ffff797
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH920, 0x0ffff798
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH921, 0x0ffff799
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH922, 0x0ffff79a
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH923, 0x0ffff79b
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH924, 0x0ffff79c
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH925, 0x0ffff79d
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH926, 0x0ffff79e
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH927, 0x0ffff79f
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH928, 0x0ffff7a0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH929, 0x0ffff7a1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH930, 0x0ffff7a2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH931, 0x0ffff7a3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH932, 0x0ffff7a4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH933, 0x0ffff7a5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH934, 0x0ffff7a6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH935, 0x0ffff7a7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH936, 0x0ffff7a8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH937, 0x0ffff7a9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH938, 0x0ffff7aa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH939, 0x0ffff7ab
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH940, 0x0ffff7ac
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH941, 0x0ffff7ad
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH942, 0x0ffff7ae
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH943, 0x0ffff7af
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH944, 0x0ffff7b0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH945, 0x0ffff7b1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH946, 0x0ffff7b2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH947, 0x0ffff7b3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH948, 0x0ffff7b4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH949, 0x0ffff7b5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH950, 0x0ffff7b6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH951, 0x0ffff7b7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH952, 0x0ffff7b8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH953, 0x0ffff7b9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH954, 0x0ffff7ba
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH955, 0x0ffff7bb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH956, 0x0ffff7bc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH957, 0x0ffff7bd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH958, 0x0ffff7be
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH959, 0x0ffff7bf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH960, 0x0ffff7c0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH961, 0x0ffff7c1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH962, 0x0ffff7c2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH963, 0x0ffff7c3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH964, 0x0ffff7c4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH965, 0x0ffff7c5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH966, 0x0ffff7c6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH967, 0x0ffff7c7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH968, 0x0ffff7c8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH969, 0x0ffff7c9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH970, 0x0ffff7ca
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH971, 0x0ffff7cb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH972, 0x0ffff7cc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH973, 0x0ffff7cd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH974, 0x0ffff7ce
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH975, 0x0ffff7cf
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH976, 0x0ffff7d0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH977, 0x0ffff7d1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH978, 0x0ffff7d2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH979, 0x0ffff7d3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH980, 0x0ffff7d4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH981, 0x0ffff7d5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH982, 0x0ffff7d6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH983, 0x0ffff7d7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH984, 0x0ffff7d8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH985, 0x0ffff7d9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH986, 0x0ffff7da
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH987, 0x0ffff7db
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH988, 0x0ffff7dc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH989, 0x0ffff7dd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH990, 0x0ffff7de
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH991, 0x0ffff7df
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH992, 0x0ffff7e0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH993, 0x0ffff7e1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH994, 0x0ffff7e2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH995, 0x0ffff7e3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH996, 0x0ffff7e4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH997, 0x0ffff7e5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH998, 0x0ffff7e6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH999, 0x0ffff7e7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1000, 0x0ffff7e8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1001, 0x0ffff7e9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1002, 0x0ffff7ea
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1003, 0x0ffff7eb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1004, 0x0ffff7ec
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1005, 0x0ffff7ed
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1006, 0x0ffff7ee
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1007, 0x0ffff7ef
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1008, 0x0ffff7f0
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1009, 0x0ffff7f1
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1010, 0x0ffff7f2
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1011, 0x0ffff7f3
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1012, 0x0ffff7f4
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1013, 0x0ffff7f5
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1014, 0x0ffff7f6
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1015, 0x0ffff7f7
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1016, 0x0ffff7f8
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1017, 0x0ffff7f9
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1018, 0x0ffff7fa
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1019, 0x0ffff7fb
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1020, 0x0ffff7fc
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1021, 0x0ffff7fd
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1022, 0x0ffff7fe
.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1023, 0x0ffff7ff
.set CYDEV_ROM_BASE, 0x10000000
.set CYDEV_ROM_SIZE, 0x00002000
.set CYREG_ROM_DATA_MBASE, 0x10000000
.set CYREG_ROM_DATA_MSIZE, 0x00002000
.set CYDEV_SRAM_BASE, 0x20000000
.set CYDEV_SRAM_SIZE, 0x00004000
.set CYREG_SRAM_DATA_MBASE, 0x20000000
.set CYREG_SRAM_DATA_MSIZE, 0x00004000
.set CYDEV_PERI_BASE, 0x40010000
.set CYDEV_PERI_SIZE, 0x00010000
.set CYREG_PERI_DIV_CMD, 0x40010000
.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
.set CYREG_PERI_PCLK_CTL0, 0x40010100
.set CYREG_PERI_PCLK_CTL1, 0x40010104
.set CYREG_PERI_PCLK_CTL2, 0x40010108
.set CYREG_PERI_PCLK_CTL3, 0x4001010c
.set CYREG_PERI_PCLK_CTL4, 0x40010110
.set CYREG_PERI_PCLK_CTL5, 0x40010114
.set CYREG_PERI_PCLK_CTL6, 0x40010118
.set CYREG_PERI_PCLK_CTL7, 0x4001011c
.set CYREG_PERI_PCLK_CTL8, 0x40010120
.set CYREG_PERI_PCLK_CTL9, 0x40010124
.set CYREG_PERI_PCLK_CTL10, 0x40010128
.set CYREG_PERI_PCLK_CTL11, 0x4001012c
.set CYREG_PERI_PCLK_CTL12, 0x40010130
.set CYREG_PERI_PCLK_CTL13, 0x40010134
.set CYREG_PERI_PCLK_CTL14, 0x40010138
.set CYREG_PERI_PCLK_CTL15, 0x4001013c
.set CYREG_PERI_PCLK_CTL16, 0x40010140
.set CYREG_PERI_PCLK_CTL17, 0x40010144
.set CYREG_PERI_PCLK_CTL18, 0x40010148
.set CYREG_PERI_DIV_16_CTL0, 0x40010300
.set CYFLD_PERI_EN__OFFSET, 0x00000000
.set CYFLD_PERI_EN__SIZE, 0x00000001
.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
.set CYREG_PERI_DIV_16_CTL1, 0x40010304
.set CYREG_PERI_DIV_16_CTL2, 0x40010308
.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
.set CYREG_PERI_DIV_16_CTL4, 0x40010310
.set CYREG_PERI_DIV_16_CTL5, 0x40010314
.set CYREG_PERI_DIV_16_CTL6, 0x40010318
.set CYREG_PERI_DIV_16_CTL7, 0x4001031c
.set CYREG_PERI_DIV_16_CTL8, 0x40010320
.set CYREG_PERI_DIV_16_CTL9, 0x40010324
.set CYREG_PERI_DIV_16_CTL10, 0x40010328
.set CYREG_PERI_DIV_16_CTL11, 0x4001032c
.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
.set CYREG_PERI_DIV_16_5_CTL2, 0x40010408
.set CYREG_PERI_DIV_16_5_CTL3, 0x4001040c
.set CYREG_PERI_DIV_16_5_CTL4, 0x40010410
.set CYREG_PERI_DIV_24_5_CTL, 0x40010500
.set CYFLD_PERI_INT24_DIV__OFFSET, 0x00000008
.set CYFLD_PERI_INT24_DIV__SIZE, 0x00000018
.set CYREG_PERI_TR_CTL, 0x40010600
.set CYFLD_PERI_TR_SEL__OFFSET, 0x00000000
.set CYFLD_PERI_TR_SEL__SIZE, 0x00000007
.set CYFLD_PERI_TR_GROUP__OFFSET, 0x00000008
.set CYFLD_PERI_TR_GROUP__SIZE, 0x00000004
.set CYFLD_PERI_TR_COUNT__OFFSET, 0x00000010
.set CYFLD_PERI_TR_COUNT__SIZE, 0x00000008
.set CYFLD_PERI_TR_OUT__OFFSET, 0x0000001e
.set CYFLD_PERI_TR_OUT__SIZE, 0x00000001
.set CYFLD_PERI_TR_ACT__OFFSET, 0x0000001f
.set CYFLD_PERI_TR_ACT__SIZE, 0x00000001
.set CYDEV_PERI_TR_GROUP0_BASE, 0x40012000
.set CYDEV_PERI_TR_GROUP0_SIZE, 0x00000200
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL0, 0x40012000
.set CYFLD_PERI_TR_GROUP_SEL__OFFSET, 0x00000000
.set CYFLD_PERI_TR_GROUP_SEL__SIZE, 0x00000006
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL1, 0x40012004
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL2, 0x40012008
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL3, 0x4001200c
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL4, 0x40012010
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL5, 0x40012014
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL6, 0x40012018
.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL7, 0x4001201c
.set CYDEV_PERI_TR_GROUP1_BASE, 0x40012200
.set CYDEV_PERI_TR_GROUP1_SIZE, 0x00000200
.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL0, 0x40012200
.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL1, 0x40012204
.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL2, 0x40012208
.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL3, 0x4001220c
.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL4, 0x40012210
.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL5, 0x40012214
.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL6, 0x40012218
.set CYDEV_PERI_TR_GROUP2_BASE, 0x40012400
.set CYDEV_PERI_TR_GROUP2_SIZE, 0x00000200
.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL, 0x40012400
.set CYDEV_PERI_TR_GROUP3_BASE, 0x40012600
.set CYDEV_PERI_TR_GROUP3_SIZE, 0x00000200
.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL, 0x40012600
.set CYDEV_HSIOM_BASE, 0x40020000
.set CYDEV_HSIOM_SIZE, 0x00004000
.set CYREG_HSIOM_PORT_SEL0, 0x40020000
.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
.set CYREG_HSIOM_PORT_SEL1, 0x40020100
.set CYREG_HSIOM_PORT_SEL2, 0x40020200
.set CYREG_HSIOM_PORT_SEL3, 0x40020300
.set CYREG_HSIOM_PORT_SEL4, 0x40020400
.set CYREG_HSIOM_PORT_SEL5, 0x40020500
.set CYREG_HSIOM_PORT_SEL6, 0x40020600
.set CYREG_HSIOM_PORT_SEL7, 0x40020700
.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
.set CYREG_PWR_CONTROL, 0x40030000
.set CYFLD__POWER_MODE__OFFSET, 0x00000000
.set CYFLD__POWER_MODE__SIZE, 0x00000004
.set CYVAL__POWER_MODE_RESET, 0x00000000
.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
.set CYVAL__POWER_MODE_SLEEP, 0x00000002
.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
.set CYFLD__LPM_READY__OFFSET, 0x00000005
.set CYFLD__LPM_READY__SIZE, 0x00000001
.set CYFLD__OVER_TEMP_EN__OFFSET, 0x00000010
.set CYFLD__OVER_TEMP_EN__SIZE, 0x00000001
.set CYFLD__OVER_TEMP_THRESH__OFFSET, 0x00000011
.set CYFLD__OVER_TEMP_THRESH__SIZE, 0x00000001
.set CYFLD__SPARE__OFFSET, 0x00000012
.set CYFLD__SPARE__SIZE, 0x00000002
.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
.set CYFLD__EXT_VCCD__SIZE, 0x00000001
.set CYREG_PWR_KEY_DELAY, 0x40030004
.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
.set CYREG_PWR_DDFT_SELECT, 0x4003000c
.set CYFLD__DDFT0_SEL__OFFSET, 0x00000000
.set CYFLD__DDFT0_SEL__SIZE, 0x00000004
.set CYVAL__DDFT0_SEL_WAKEUP, 0x00000000
.set CYVAL__DDFT0_SEL_AWAKE, 0x00000001
.set CYVAL__DDFT0_SEL_ACT_POWER_EN, 0x00000002
.set CYVAL__DDFT0_SEL_ACT_POWER_UP, 0x00000003
.set CYVAL__DDFT0_SEL_ACT_POWER_GOOD, 0x00000004
.set CYVAL__DDFT0_SEL_ACT_REF_EN, 0x00000005
.set CYVAL__DDFT0_SEL_ACT_COMP_EN, 0x00000006
.set CYVAL__DDFT0_SEL_DPSLP_REF_EN, 0x00000007
.set CYVAL__DDFT0_SEL_DPSLP_REG_EN, 0x00000008
.set CYVAL__DDFT0_SEL_DPSLP_COMP_EN, 0x00000009
.set CYVAL__DDFT0_SEL_OVER_TEMP_EN, 0x0000000a
.set CYVAL__DDFT0_SEL_SLEEPHOLDREQ_N, 0x0000000b
.set CYVAL__DDFT0_SEL_ADFT_BUF_EN, 0x0000000c
.set CYVAL__DDFT0_SEL_ATPG_OBSERVE, 0x0000000d
.set CYVAL__DDFT0_SEL_GND, 0x0000000e
.set CYVAL__DDFT0_SEL_PWR, 0x0000000f
.set CYFLD__DDFT1_SEL__OFFSET, 0x00000004
.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
.set CYVAL__DDFT1_SEL_WAKEUP, 0x00000000
.set CYVAL__DDFT1_SEL_AWAKE, 0x00000001
.set CYVAL__DDFT1_SEL_ACT_POWER_EN, 0x00000002
.set CYVAL__DDFT1_SEL_ACT_POWER_UP, 0x00000003
.set CYVAL__DDFT1_SEL_ACT_POWER_GOOD, 0x00000004
.set CYVAL__DDFT1_SEL_ACT_REF_VALID, 0x00000005
.set CYVAL__DDFT1_SEL_ACT_REG_VALID, 0x00000006
.set CYVAL__DDFT1_SEL_ACT_COMP_OUT, 0x00000007
.set CYVAL__DDFT1_SEL_ACT_TEMP_HIGH, 0x00000008
.set CYVAL__DDFT1_SEL_DPSLP_COMP_OUT, 0x00000009
.set CYVAL__DDFT1_SEL_DPSLP_POWER_UP, 0x0000000a
.set CYVAL__DDFT1_SEL_AWAKE_DELAYED, 0x0000000b
.set CYVAL__DDFT1_SEL_LPM_READY, 0x0000000c
.set CYVAL__DDFT1_SEL_SLEEPHOLDACK_N, 0x0000000d
.set CYVAL__DDFT1_SEL_GND, 0x0000000e
.set CYVAL__DDFT1_SEL_PWR, 0x0000000f
.set CYREG_TST_MODE, 0x40030014
.set CYFLD__SWD_CONNECTED__OFFSET, 0x00000002
.set CYFLD__SWD_CONNECTED__SIZE, 0x00000001
.set CYFLD__BLOCK_ALT_XRES__OFFSET, 0x0000001c
.set CYFLD__BLOCK_ALT_XRES__SIZE, 0x00000001
.set CYFLD__TEST_KEY_DFT_EN__OFFSET, 0x0000001e
.set CYFLD__TEST_KEY_DFT_EN__SIZE, 0x00000001
.set CYFLD__TEST_MODE__OFFSET, 0x0000001f
.set CYFLD__TEST_MODE__SIZE, 0x00000001
.set CYREG_TST_DDFT_CTRL, 0x40030018
.set CYFLD__DFT_SEL0__OFFSET, 0x00000000
.set CYFLD__DFT_SEL0__SIZE, 0x00000004
.set CYVAL__DFT_SEL0_SRC0, 0x00000000
.set CYVAL__DFT_SEL0_SRC1, 0x00000001
.set CYVAL__DFT_SEL0_SRC2, 0x00000002
.set CYVAL__DFT_SEL0_SRC3, 0x00000003
.set CYVAL__DFT_SEL0_SRC4, 0x00000004
.set CYVAL__DFT_SEL0_SRC5, 0x00000005
.set CYVAL__DFT_SEL0_SRC6, 0x00000006
.set CYVAL__DFT_SEL0_SRC7, 0x00000007
.set CYVAL__DFT_SEL0_CLK0, 0x00000008
.set CYVAL__DFT_SEL0_CLK1, 0x00000009
.set CYVAL__DFT_SEL0_PWR0, 0x0000000a
.set CYVAL__DFT_SEL0_PWR1, 0x0000000b
.set CYVAL__DFT_SEL0_RES0, 0x0000000c
.set CYVAL__DFT_SEL0_RES1, 0x0000000d
.set CYVAL__DFT_SEL0_ADFT_COMP, 0x0000000e
.set CYVAL__DFT_SEL0_VSS, 0x0000000f
.set CYFLD__DFT_SEL1__OFFSET, 0x00000008
.set CYFLD__DFT_SEL1__SIZE, 0x00000004
.set CYVAL__DFT_SEL1_SRC0, 0x00000000
.set CYVAL__DFT_SEL1_SRC1, 0x00000001
.set CYVAL__DFT_SEL1_SRC2, 0x00000002
.set CYVAL__DFT_SEL1_SRC3, 0x00000003
.set CYVAL__DFT_SEL1_SRC4, 0x00000004
.set CYVAL__DFT_SEL1_SRC5, 0x00000005
.set CYVAL__DFT_SEL1_SRC6, 0x00000006
.set CYVAL__DFT_SEL1_SRC7, 0x00000007
.set CYVAL__DFT_SEL1_CLK0, 0x00000008
.set CYVAL__DFT_SEL1_CLK1, 0x00000009
.set CYVAL__DFT_SEL1_PWR0, 0x0000000a
.set CYVAL__DFT_SEL1_PWR1, 0x0000000b
.set CYVAL__DFT_SEL1_RES0, 0x0000000c
.set CYVAL__DFT_SEL1_RES1, 0x0000000d
.set CYVAL__DFT_SEL1_ADFT_COMP, 0x0000000e
.set CYVAL__DFT_SEL1_VSS, 0x0000000f
.set CYFLD__ENABLE__OFFSET, 0x0000001f
.set CYFLD__ENABLE__SIZE, 0x00000001
.set CYREG_TST_TRIM_CNTR1, 0x4003001c
.set CYFLD__COUNTER__OFFSET, 0x00000000
.set CYFLD__COUNTER__SIZE, 0x00000010
.set CYFLD__COUNTER_DONE__OFFSET, 0x0000001f
.set CYFLD__COUNTER_DONE__SIZE, 0x00000001
.set CYREG_TST_TRIM_CNTR2, 0x40030020
.set CYREG_TST_ADFT_CTRL, 0x40030024
.set CYFLD__BUF_AUTO_ZERO__OFFSET, 0x00000000
.set CYFLD__BUF_AUTO_ZERO__SIZE, 0x00000001
.set CYFLD__BUF_MODE__OFFSET, 0x00000008
.set CYFLD__BUF_MODE__SIZE, 0x00000002
.set CYFLD__BUF_COMP_OUT__OFFSET, 0x00000010
.set CYFLD__BUF_COMP_OUT__SIZE, 0x00000001
.set CYFLD__BUF_EN__OFFSET, 0x0000001f
.set CYFLD__BUF_EN__SIZE, 0x00000001
.set CYREG_CLK_SELECT, 0x40030028
.set CYFLD__HFCLK_SEL__OFFSET, 0x00000000
.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
.set CYVAL__HFCLK_SEL_IMO, 0x00000000
.set CYVAL__HFCLK_SEL_EXTCLK, 0x00000001
.set CYVAL__HFCLK_SEL_ECO, 0x00000002
.set CYFLD__HFCLK_DIV__OFFSET, 0x00000002
.set CYFLD__HFCLK_DIV__SIZE, 0x00000002
.set CYVAL__HFCLK_DIV_NO_DIV, 0x00000000
.set CYVAL__HFCLK_DIV_DIV_BY_2, 0x00000001
.set CYVAL__HFCLK_DIV_DIV_BY_4, 0x00000002
.set CYVAL__HFCLK_DIV_DIV_BY_8, 0x00000003
.set CYFLD__PUMP_SEL__OFFSET, 0x00000004
.set CYFLD__PUMP_SEL__SIZE, 0x00000002
.set CYVAL__PUMP_SEL_GND, 0x00000000
.set CYVAL__PUMP_SEL_IMO, 0x00000001
.set CYVAL__PUMP_SEL_HFCLK, 0x00000002
.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000006
.set CYFLD__SYSCLK_DIV__SIZE, 0x00000002
.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
.set CYREG_CLK_ILO_CONFIG, 0x4003002c
.set CYREG_CLK_IMO_CONFIG, 0x40030030
.set CYREG_CLK_DFT_SELECT, 0x40030034
.set CYFLD__DFT_DIV0__OFFSET, 0x00000004
.set CYFLD__DFT_DIV0__SIZE, 0x00000002
.set CYVAL__DFT_DIV0_NO_DIV, 0x00000000
.set CYVAL__DFT_DIV0_DIV_BY_2, 0x00000001
.set CYVAL__DFT_DIV0_DIV_BY_4, 0x00000002
.set CYVAL__DFT_DIV0_DIV_BY_8, 0x00000003
.set CYFLD__DFT_EDGE0__OFFSET, 0x00000006
.set CYFLD__DFT_EDGE0__SIZE, 0x00000001
.set CYVAL__DFT_EDGE0_POSEDGE, 0x00000000
.set CYVAL__DFT_EDGE0_NEGEDGE, 0x00000001
.set CYFLD__DFT_DIV1__OFFSET, 0x0000000c
.set CYFLD__DFT_DIV1__SIZE, 0x00000002
.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
.set CYFLD__DFT_EDGE1__OFFSET, 0x0000000e
.set CYFLD__DFT_EDGE1__SIZE, 0x00000001
.set CYVAL__DFT_EDGE1_POSEDGE, 0x00000000
.set CYVAL__DFT_EDGE1_NEGEDGE, 0x00000001
.set CYREG_WDT_DISABLE_KEY, 0x40030038
.set CYFLD__KEY__OFFSET, 0x00000000
.set CYFLD__KEY__SIZE, 0x00000020
.set CYREG_WDT_COUNTER, 0x4003003c
.set CYREG_WDT_MATCH, 0x40030040
.set CYFLD__MATCH__OFFSET, 0x00000000
.set CYFLD__MATCH__SIZE, 0x00000010
.set CYFLD__IGNORE_BITS__OFFSET, 0x00000010
.set CYFLD__IGNORE_BITS__SIZE, 0x00000004
.set CYREG_SRSS_INTR, 0x40030044
.set CYFLD__WDT_MATCH__OFFSET, 0x00000000
.set CYFLD__WDT_MATCH__SIZE, 0x00000001
.set CYFLD__TEMP_HIGH__OFFSET, 0x00000001
.set CYFLD__TEMP_HIGH__SIZE, 0x00000001
.set CYREG_SRSS_INTR_SET, 0x40030048
.set CYREG_SRSS_INTR_MASK, 0x4003004c
.set CYREG_RES_CAUSE, 0x40030054
.set CYFLD__RESET_WDT__OFFSET, 0x00000000
.set CYFLD__RESET_WDT__SIZE, 0x00000001
.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
.set CYFLD__RESET_SOFT__SIZE, 0x00000001
.set CYREG_PWR_BG_TRIM1, 0x40030f00
.set CYFLD__REF_VTRIM__OFFSET, 0x00000000
.set CYFLD__REF_VTRIM__SIZE, 0x00000006
.set CYREG_PWR_BG_TRIM2, 0x40030f04
.set CYFLD__REF_ITRIM__OFFSET, 0x00000000
.set CYFLD__REF_ITRIM__SIZE, 0x00000006
.set CYREG_CLK_IMO_SELECT, 0x40030f08
.set CYFLD__FREQ__OFFSET, 0x00000000
.set CYFLD__FREQ__SIZE, 0x00000003
.set CYVAL__FREQ_24_MHZ, 0x00000000
.set CYVAL__FREQ_28_MHZ, 0x00000001
.set CYVAL__FREQ_32_MHZ, 0x00000002
.set CYVAL__FREQ_36_MHZ, 0x00000003
.set CYVAL__FREQ_40_MHZ, 0x00000004
.set CYVAL__FREQ_44_MHZ, 0x00000005
.set CYVAL__FREQ_48_MHZ, 0x00000006
.set CYREG_CLK_IMO_TRIM1, 0x40030f0c
.set CYFLD__OFFSET__OFFSET, 0x00000000
.set CYFLD__OFFSET__SIZE, 0x00000008
.set CYREG_CLK_IMO_TRIM2, 0x40030f10
.set CYFLD__FSOFFSET__OFFSET, 0x00000000
.set CYFLD__FSOFFSET__SIZE, 0x00000003
.set CYREG_PWR_PWRSYS_TRIM1, 0x40030f14
.set CYFLD__DPSLP_REF_TRIM__OFFSET, 0x00000000
.set CYFLD__DPSLP_REF_TRIM__SIZE, 0x00000004
.set CYFLD__SPARE_TRIM__OFFSET, 0x00000004
.set CYFLD__SPARE_TRIM__SIZE, 0x00000004
.set CYREG_CLK_IMO_TRIM3, 0x40030f18
.set CYFLD__STEPSIZE__OFFSET, 0x00000000
.set CYFLD__STEPSIZE__SIZE, 0x00000005
.set CYFLD__TCTRIM__OFFSET, 0x00000005
.set CYFLD__TCTRIM__SIZE, 0x00000002
.set CYDEV_GPIO_BASE, 0x40040000
.set CYDEV_GPIO_SIZE, 0x00004000
.set CYDEV_GPIO_PRT0_BASE, 0x40040000
.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
.set CYREG_GPIO_PRT0_DR, 0x40040000
.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_PS, 0x40040004
.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_PC, 0x40040008
.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
.set CYREG_GPIO_PRT0_INTR, 0x40040010
.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_PC2, 0x40040018
.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
.set CYDEV_GPIO_PRT1_BASE, 0x40040100
.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
.set CYREG_GPIO_PRT1_DR, 0x40040100
.set CYREG_GPIO_PRT1_PS, 0x40040104
.set CYREG_GPIO_PRT1_PC, 0x40040108
.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
.set CYREG_GPIO_PRT1_INTR, 0x40040110
.set CYREG_GPIO_PRT1_PC2, 0x40040118
.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
.set CYDEV_GPIO_PRT2_BASE, 0x40040200
.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
.set CYREG_GPIO_PRT2_DR, 0x40040200
.set CYREG_GPIO_PRT2_PS, 0x40040204
.set CYREG_GPIO_PRT2_PC, 0x40040208
.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
.set CYREG_GPIO_PRT2_INTR, 0x40040210
.set CYREG_GPIO_PRT2_PC2, 0x40040218
.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
.set CYDEV_GPIO_PRT3_BASE, 0x40040300
.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
.set CYREG_GPIO_PRT3_DR, 0x40040300
.set CYREG_GPIO_PRT3_PS, 0x40040304
.set CYREG_GPIO_PRT3_PC, 0x40040308
.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
.set CYREG_GPIO_PRT3_INTR, 0x40040310
.set CYREG_GPIO_PRT3_PC2, 0x40040318
.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
.set CYDEV_GPIO_PRT4_BASE, 0x40040400
.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
.set CYREG_GPIO_PRT4_DR, 0x40040400
.set CYREG_GPIO_PRT4_PS, 0x40040404
.set CYREG_GPIO_PRT4_PC, 0x40040408
.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
.set CYREG_GPIO_PRT4_INTR, 0x40040410
.set CYREG_GPIO_PRT4_PC2, 0x40040418
.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
.set CYDEV_GPIO_PRT5_BASE, 0x40040500
.set CYDEV_GPIO_PRT5_SIZE, 0x00000100
.set CYREG_GPIO_PRT5_DR, 0x40040500
.set CYREG_GPIO_PRT5_PS, 0x40040504
.set CYREG_GPIO_PRT5_PC, 0x40040508
.set CYREG_GPIO_PRT5_INTR_CFG, 0x4004050c
.set CYREG_GPIO_PRT5_INTR, 0x40040510
.set CYREG_GPIO_PRT5_PC2, 0x40040518
.set CYREG_GPIO_PRT5_DR_SET, 0x40040540
.set CYREG_GPIO_PRT5_DR_CLR, 0x40040544
.set CYREG_GPIO_PRT5_DR_INV, 0x40040548
.set CYDEV_GPIO_PRT6_BASE, 0x40040600
.set CYDEV_GPIO_PRT6_SIZE, 0x00000100
.set CYREG_GPIO_PRT6_DR, 0x40040600
.set CYREG_GPIO_PRT6_PS, 0x40040604
.set CYREG_GPIO_PRT6_PC, 0x40040608
.set CYREG_GPIO_PRT6_INTR_CFG, 0x4004060c
.set CYREG_GPIO_PRT6_INTR, 0x40040610
.set CYREG_GPIO_PRT6_PC2, 0x40040618
.set CYREG_GPIO_PRT6_DR_SET, 0x40040640
.set CYREG_GPIO_PRT6_DR_CLR, 0x40040644
.set CYREG_GPIO_PRT6_DR_INV, 0x40040648
.set CYDEV_GPIO_PRT7_BASE, 0x40040700
.set CYDEV_GPIO_PRT7_SIZE, 0x00000100
.set CYREG_GPIO_PRT7_DR, 0x40040700
.set CYREG_GPIO_PRT7_PS, 0x40040704
.set CYREG_GPIO_PRT7_PC, 0x40040708
.set CYREG_GPIO_PRT7_INTR_CFG, 0x4004070c
.set CYREG_GPIO_PRT7_INTR, 0x40040710
.set CYREG_GPIO_PRT7_PC2, 0x40040718
.set CYREG_GPIO_PRT7_DR_SET, 0x40040740
.set CYREG_GPIO_PRT7_DR_CLR, 0x40040744
.set CYREG_GPIO_PRT7_DR_INV, 0x40040748
.set CYREG_GPIO_INTR_CAUSE, 0x40041000
.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
.set CYFLD_GPIO_PORT_INT__SIZE, 0x00000008
.set CYDEV_PRGIO_BASE, 0x40050000
.set CYDEV_PRGIO_SIZE, 0x00001000
.set CYDEV_PRGIO_PRT0_BASE, 0x40050000
.set CYDEV_PRGIO_PRT0_SIZE, 0x00000100
.set CYREG_PRGIO_PRT0_CTL, 0x40050000
.set CYFLD_PRGIO_PRT_BYPASS__OFFSET, 0x00000000
.set CYFLD_PRGIO_PRT_BYPASS__SIZE, 0x00000008
.set CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET, 0x00000008
.set CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE, 0x00000005
.set CYFLD_PRGIO_PRT_HLD_OVR__OFFSET, 0x00000018
.set CYFLD_PRGIO_PRT_HLD_OVR__SIZE, 0x00000001
.set CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET, 0x00000019
.set CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE, 0x00000001
.set CYFLD_PRGIO_PRT_ENABLED__OFFSET, 0x0000001f
.set CYFLD_PRGIO_PRT_ENABLED__SIZE, 0x00000001
.set CYREG_PRGIO_PRT0_SYNC_CTL, 0x40050010
.set CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET, 0x00000000
.set CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE, 0x00000008
.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET, 0x00000008
.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE, 0x00000008
.set CYREG_PRGIO_PRT0_LUT_SEL0, 0x40050020
.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET, 0x00000000
.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE, 0x00000004
.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET, 0x00000008
.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE, 0x00000004
.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET, 0x00000010
.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE, 0x00000004
.set CYREG_PRGIO_PRT0_LUT_SEL1, 0x40050024
.set CYREG_PRGIO_PRT0_LUT_SEL2, 0x40050028
.set CYREG_PRGIO_PRT0_LUT_SEL3, 0x4005002c
.set CYREG_PRGIO_PRT0_LUT_SEL4, 0x40050030
.set CYREG_PRGIO_PRT0_LUT_SEL5, 0x40050034
.set CYREG_PRGIO_PRT0_LUT_SEL6, 0x40050038
.set CYREG_PRGIO_PRT0_LUT_SEL7, 0x4005003c
.set CYREG_PRGIO_PRT0_LUT_CTL0, 0x40050040
.set CYFLD_PRGIO_PRT_LUT__OFFSET, 0x00000000
.set CYFLD_PRGIO_PRT_LUT__SIZE, 0x00000008
.set CYFLD_PRGIO_PRT_LUT_OPC__OFFSET, 0x00000008
.set CYFLD_PRGIO_PRT_LUT_OPC__SIZE, 0x00000002
.set CYREG_PRGIO_PRT0_LUT_CTL1, 0x40050044
.set CYREG_PRGIO_PRT0_LUT_CTL2, 0x40050048
.set CYREG_PRGIO_PRT0_LUT_CTL3, 0x4005004c
.set CYREG_PRGIO_PRT0_LUT_CTL4, 0x40050050
.set CYREG_PRGIO_PRT0_LUT_CTL5, 0x40050054
.set CYREG_PRGIO_PRT0_LUT_CTL6, 0x40050058
.set CYREG_PRGIO_PRT0_LUT_CTL7, 0x4005005c
.set CYREG_PRGIO_PRT0_DU_SEL, 0x400500c0
.set CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET, 0x00000000
.set CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE, 0x00000004
.set CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET, 0x00000008
.set CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE, 0x00000004
.set CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET, 0x00000010
.set CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE, 0x00000004
.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET, 0x00000018
.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE, 0x00000002
.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET, 0x0000001c
.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE, 0x00000002
.set CYREG_PRGIO_PRT0_DU_CTL, 0x400500c4
.set CYFLD_PRGIO_PRT_DU_SIZE__OFFSET, 0x00000000
.set CYFLD_PRGIO_PRT_DU_SIZE__SIZE, 0x00000003
.set CYFLD_PRGIO_PRT_DU_OPC__OFFSET, 0x00000008
.set CYFLD_PRGIO_PRT_DU_OPC__SIZE, 0x00000004
.set CYREG_PRGIO_PRT0_DATA, 0x400500f0
.set CYFLD_PRGIO_PRT_DATA__OFFSET, 0x00000000
.set CYFLD_PRGIO_PRT_DATA__SIZE, 0x00000008
.set CYDEV_PRGIO_PRT1_BASE, 0x40050100
.set CYDEV_PRGIO_PRT1_SIZE, 0x00000100
.set CYREG_PRGIO_PRT1_CTL, 0x40050100
.set CYREG_PRGIO_PRT1_SYNC_CTL, 0x40050110
.set CYREG_PRGIO_PRT1_LUT_SEL0, 0x40050120
.set CYREG_PRGIO_PRT1_LUT_SEL1, 0x40050124
.set CYREG_PRGIO_PRT1_LUT_SEL2, 0x40050128
.set CYREG_PRGIO_PRT1_LUT_SEL3, 0x4005012c
.set CYREG_PRGIO_PRT1_LUT_SEL4, 0x40050130
.set CYREG_PRGIO_PRT1_LUT_SEL5, 0x40050134
.set CYREG_PRGIO_PRT1_LUT_SEL6, 0x40050138
.set CYREG_PRGIO_PRT1_LUT_SEL7, 0x4005013c
.set CYREG_PRGIO_PRT1_LUT_CTL0, 0x40050140
.set CYREG_PRGIO_PRT1_LUT_CTL1, 0x40050144
.set CYREG_PRGIO_PRT1_LUT_CTL2, 0x40050148
.set CYREG_PRGIO_PRT1_LUT_CTL3, 0x4005014c
.set CYREG_PRGIO_PRT1_LUT_CTL4, 0x40050150
.set CYREG_PRGIO_PRT1_LUT_CTL5, 0x40050154
.set CYREG_PRGIO_PRT1_LUT_CTL6, 0x40050158
.set CYREG_PRGIO_PRT1_LUT_CTL7, 0x4005015c
.set CYREG_PRGIO_PRT1_DU_SEL, 0x400501c0
.set CYREG_PRGIO_PRT1_DU_CTL, 0x400501c4
.set CYREG_PRGIO_PRT1_DATA, 0x400501f0
.set CYDEV_PRGIO_PRT2_BASE, 0x40050200
.set CYDEV_PRGIO_PRT2_SIZE, 0x00000100
.set CYREG_PRGIO_PRT2_CTL, 0x40050200
.set CYREG_PRGIO_PRT2_SYNC_CTL, 0x40050210
.set CYREG_PRGIO_PRT2_LUT_SEL0, 0x40050220
.set CYREG_PRGIO_PRT2_LUT_SEL1, 0x40050224
.set CYREG_PRGIO_PRT2_LUT_SEL2, 0x40050228
.set CYREG_PRGIO_PRT2_LUT_SEL3, 0x4005022c
.set CYREG_PRGIO_PRT2_LUT_SEL4, 0x40050230
.set CYREG_PRGIO_PRT2_LUT_SEL5, 0x40050234
.set CYREG_PRGIO_PRT2_LUT_SEL6, 0x40050238
.set CYREG_PRGIO_PRT2_LUT_SEL7, 0x4005023c
.set CYREG_PRGIO_PRT2_LUT_CTL0, 0x40050240
.set CYREG_PRGIO_PRT2_LUT_CTL1, 0x40050244
.set CYREG_PRGIO_PRT2_LUT_CTL2, 0x40050248
.set CYREG_PRGIO_PRT2_LUT_CTL3, 0x4005024c
.set CYREG_PRGIO_PRT2_LUT_CTL4, 0x40050250
.set CYREG_PRGIO_PRT2_LUT_CTL5, 0x40050254
.set CYREG_PRGIO_PRT2_LUT_CTL6, 0x40050258
.set CYREG_PRGIO_PRT2_LUT_CTL7, 0x4005025c
.set CYREG_PRGIO_PRT2_DU_SEL, 0x400502c0
.set CYREG_PRGIO_PRT2_DU_CTL, 0x400502c4
.set CYREG_PRGIO_PRT2_DATA, 0x400502f0
.set CYDEV_CPUSS_BASE, 0x40100000
.set CYDEV_CPUSS_SIZE, 0x00001000
.set CYREG_CPUSS_SYSREQ, 0x40100004
.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
.set CYREG_CPUSS_SYSARG, 0x40100008
.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
.set CYREG_CPUSS_PROTECTION, 0x4010000c
.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
.set CYREG_CPUSS_PRIV_ROM, 0x40100010
.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
.set CYREG_CPUSS_PRIV_RAM, 0x40100014
.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000c
.set CYREG_CPUSS_WOUNDING, 0x4010001c
.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
.set CYREG_CPUSS_FLASH_CTL, 0x40100030
.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
.set CYFLD_CPUSS_ARB__OFFSET, 0x00000010
.set CYFLD_CPUSS_ARB__SIZE, 0x00000002
.set CYREG_CPUSS_ROM_CTL, 0x40100034
.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
.set CYREG_CPUSS_RAM_CTL, 0x40100038
.set CYREG_CPUSS_DMAC_CTL, 0x4010003c
.set CYREG_CPUSS_SL_CTL0, 0x40100100
.set CYREG_CPUSS_SL_CTL1, 0x40100104
.set CYREG_CPUSS_SL_CTL2, 0x40100108
.set CYDEV_DMAC_BASE, 0x40101000
.set CYDEV_DMAC_SIZE, 0x00001000
.set CYREG_DMAC_CTL, 0x40101000
.set CYFLD_DMAC_ENABLED__OFFSET, 0x0000001f
.set CYFLD_DMAC_ENABLED__SIZE, 0x00000001
.set CYREG_DMAC_STATUS, 0x40101010
.set CYFLD_DMAC_DATA_NR__OFFSET, 0x00000000
.set CYFLD_DMAC_DATA_NR__SIZE, 0x00000010
.set CYFLD_DMAC_CH_ADDR__OFFSET, 0x00000010
.set CYFLD_DMAC_CH_ADDR__SIZE, 0x00000003
.set CYFLD_DMAC_STATE__OFFSET, 0x00000018
.set CYFLD_DMAC_STATE__SIZE, 0x00000003
.set CYFLD_DMAC_PRIO__OFFSET, 0x0000001c
.set CYFLD_DMAC_PRIO__SIZE, 0x00000002
.set CYFLD_DMAC_PING_PONG__OFFSET, 0x0000001e
.set CYFLD_DMAC_PING_PONG__SIZE, 0x00000001
.set CYFLD_DMAC_ACTIVE__OFFSET, 0x0000001f
.set CYFLD_DMAC_ACTIVE__SIZE, 0x00000001
.set CYREG_DMAC_STATUS_SRC_ADDR, 0x40101014
.set CYFLD_DMAC_ADDR__OFFSET, 0x00000000
.set CYFLD_DMAC_ADDR__SIZE, 0x00000020
.set CYREG_DMAC_STATUS_DST_ADDR, 0x40101018
.set CYREG_DMAC_STATUS_CH_ACT, 0x4010101c
.set CYFLD_DMAC_CH__OFFSET, 0x00000000
.set CYFLD_DMAC_CH__SIZE, 0x00000008
.set CYREG_DMAC_CH_CTL0, 0x40101080
.set CYREG_DMAC_CH_CTL1, 0x40101084
.set CYREG_DMAC_CH_CTL2, 0x40101088
.set CYREG_DMAC_CH_CTL3, 0x4010108c
.set CYREG_DMAC_CH_CTL4, 0x40101090
.set CYREG_DMAC_CH_CTL5, 0x40101094
.set CYREG_DMAC_CH_CTL6, 0x40101098
.set CYREG_DMAC_CH_CTL7, 0x4010109c
.set CYREG_DMAC_INTR, 0x401017f0
.set CYREG_DMAC_INTR_SET, 0x401017f4
.set CYREG_DMAC_INTR_MASK, 0x401017f8
.set CYREG_DMAC_INTR_MASKED, 0x401017fc
.set CYDEV_DMAC_DESCR0_BASE, 0x40101800
.set CYDEV_DMAC_DESCR0_SIZE, 0x00000020
.set CYREG_DMAC_DESCR0_PING_SRC, 0x40101800
.set CYFLD_DMAC_DESCR_ADDR__OFFSET, 0x00000000
.set CYFLD_DMAC_DESCR_ADDR__SIZE, 0x00000020
.set CYREG_DMAC_DESCR0_PING_DST, 0x40101804
.set CYREG_DMAC_DESCR0_PING_CTL, 0x40101808
.set CYFLD_DMAC_DESCR_DATA_NR__OFFSET, 0x00000000
.set CYFLD_DMAC_DESCR_DATA_NR__SIZE, 0x00000010
.set CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET, 0x00000010
.set CYFLD_DMAC_DESCR_DATA_SIZE__SIZE, 0x00000002
.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET, 0x00000014
.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET, 0x00000015
.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET, 0x00000016
.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET, 0x00000017
.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET, 0x00000018
.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE, 0x00000002
.set CYFLD_DMAC_DESCR_INV_DESCR__OFFSET, 0x0000001a
.set CYFLD_DMAC_DESCR_INV_DESCR__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET, 0x0000001b
.set CYFLD_DMAC_DESCR_SET_CAUSE__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET, 0x0000001c
.set CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_FLIPPING__OFFSET, 0x0000001d
.set CYFLD_DMAC_DESCR_FLIPPING__SIZE, 0x00000001
.set CYFLD_DMAC_DESCR_OPCODE__OFFSET, 0x0000001e
.set CYFLD_DMAC_DESCR_OPCODE__SIZE, 0x00000002
.set CYREG_DMAC_DESCR0_PING_STATUS, 0x4010180c
.set CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET, 0x00000000
.set CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE, 0x00000010
.set CYFLD_DMAC_DESCR_RESPONSE__OFFSET, 0x00000010
.set CYFLD_DMAC_DESCR_RESPONSE__SIZE, 0x00000003
.set CYFLD_DMAC_DESCR_VALID__OFFSET, 0x0000001f
.set CYFLD_DMAC_DESCR_VALID__SIZE, 0x00000001
.set CYREG_DMAC_DESCR0_PONG_SRC, 0x40101810
.set CYREG_DMAC_DESCR0_PONG_DST, 0x40101814
.set CYREG_DMAC_DESCR0_PONG_CTL, 0x40101818
.set CYREG_DMAC_DESCR0_PONG_STATUS, 0x4010181c
.set CYDEV_DMAC_DESCR1_BASE, 0x40101820
.set CYDEV_DMAC_DESCR1_SIZE, 0x00000020
.set CYREG_DMAC_DESCR1_PING_SRC, 0x40101820
.set CYREG_DMAC_DESCR1_PING_DST, 0x40101824
.set CYREG_DMAC_DESCR1_PING_CTL, 0x40101828
.set CYREG_DMAC_DESCR1_PING_STATUS, 0x4010182c
.set CYREG_DMAC_DESCR1_PONG_SRC, 0x40101830
.set CYREG_DMAC_DESCR1_PONG_DST, 0x40101834
.set CYREG_DMAC_DESCR1_PONG_CTL, 0x40101838
.set CYREG_DMAC_DESCR1_PONG_STATUS, 0x4010183c
.set CYDEV_DMAC_DESCR2_BASE, 0x40101840
.set CYDEV_DMAC_DESCR2_SIZE, 0x00000020
.set CYREG_DMAC_DESCR2_PING_SRC, 0x40101840
.set CYREG_DMAC_DESCR2_PING_DST, 0x40101844
.set CYREG_DMAC_DESCR2_PING_CTL, 0x40101848
.set CYREG_DMAC_DESCR2_PING_STATUS, 0x4010184c
.set CYREG_DMAC_DESCR2_PONG_SRC, 0x40101850
.set CYREG_DMAC_DESCR2_PONG_DST, 0x40101854
.set CYREG_DMAC_DESCR2_PONG_CTL, 0x40101858
.set CYREG_DMAC_DESCR2_PONG_STATUS, 0x4010185c
.set CYDEV_DMAC_DESCR3_BASE, 0x40101860
.set CYDEV_DMAC_DESCR3_SIZE, 0x00000020
.set CYREG_DMAC_DESCR3_PING_SRC, 0x40101860
.set CYREG_DMAC_DESCR3_PING_DST, 0x40101864
.set CYREG_DMAC_DESCR3_PING_CTL, 0x40101868
.set CYREG_DMAC_DESCR3_PING_STATUS, 0x4010186c
.set CYREG_DMAC_DESCR3_PONG_SRC, 0x40101870
.set CYREG_DMAC_DESCR3_PONG_DST, 0x40101874
.set CYREG_DMAC_DESCR3_PONG_CTL, 0x40101878
.set CYREG_DMAC_DESCR3_PONG_STATUS, 0x4010187c
.set CYDEV_DMAC_DESCR4_BASE, 0x40101880
.set CYDEV_DMAC_DESCR4_SIZE, 0x00000020
.set CYREG_DMAC_DESCR4_PING_SRC, 0x40101880
.set CYREG_DMAC_DESCR4_PING_DST, 0x40101884
.set CYREG_DMAC_DESCR4_PING_CTL, 0x40101888
.set CYREG_DMAC_DESCR4_PING_STATUS, 0x4010188c
.set CYREG_DMAC_DESCR4_PONG_SRC, 0x40101890
.set CYREG_DMAC_DESCR4_PONG_DST, 0x40101894
.set CYREG_DMAC_DESCR4_PONG_CTL, 0x40101898
.set CYREG_DMAC_DESCR4_PONG_STATUS, 0x4010189c
.set CYDEV_DMAC_DESCR5_BASE, 0x401018a0
.set CYDEV_DMAC_DESCR5_SIZE, 0x00000020
.set CYREG_DMAC_DESCR5_PING_SRC, 0x401018a0
.set CYREG_DMAC_DESCR5_PING_DST, 0x401018a4
.set CYREG_DMAC_DESCR5_PING_CTL, 0x401018a8
.set CYREG_DMAC_DESCR5_PING_STATUS, 0x401018ac
.set CYREG_DMAC_DESCR5_PONG_SRC, 0x401018b0
.set CYREG_DMAC_DESCR5_PONG_DST, 0x401018b4
.set CYREG_DMAC_DESCR5_PONG_CTL, 0x401018b8
.set CYREG_DMAC_DESCR5_PONG_STATUS, 0x401018bc
.set CYDEV_DMAC_DESCR6_BASE, 0x401018c0
.set CYDEV_DMAC_DESCR6_SIZE, 0x00000020
.set CYREG_DMAC_DESCR6_PING_SRC, 0x401018c0
.set CYREG_DMAC_DESCR6_PING_DST, 0x401018c4
.set CYREG_DMAC_DESCR6_PING_CTL, 0x401018c8
.set CYREG_DMAC_DESCR6_PING_STATUS, 0x401018cc
.set CYREG_DMAC_DESCR6_PONG_SRC, 0x401018d0
.set CYREG_DMAC_DESCR6_PONG_DST, 0x401018d4
.set CYREG_DMAC_DESCR6_PONG_CTL, 0x401018d8
.set CYREG_DMAC_DESCR6_PONG_STATUS, 0x401018dc
.set CYDEV_DMAC_DESCR7_BASE, 0x401018e0
.set CYDEV_DMAC_DESCR7_SIZE, 0x00000020
.set CYREG_DMAC_DESCR7_PING_SRC, 0x401018e0
.set CYREG_DMAC_DESCR7_PING_DST, 0x401018e4
.set CYREG_DMAC_DESCR7_PING_CTL, 0x401018e8
.set CYREG_DMAC_DESCR7_PING_STATUS, 0x401018ec
.set CYREG_DMAC_DESCR7_PONG_SRC, 0x401018f0
.set CYREG_DMAC_DESCR7_PONG_DST, 0x401018f4
.set CYREG_DMAC_DESCR7_PONG_CTL, 0x401018f8
.set CYREG_DMAC_DESCR7_PONG_STATUS, 0x401018fc
.set CYDEV_SPCIF_BASE, 0x40110000
.set CYDEV_SPCIF_SIZE, 0x00010000
.set CYREG_SPCIF_GEOMETRY, 0x40110000
.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
.set CYFLD_SPCIF_FLASH__SIZE, 0x0000000e
.set CYFLD_SPCIF_SFLASH__OFFSET, 0x0000000e
.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000006
.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
.set CYREG_SPCIF_INTR, 0x401107f0
.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
.set CYREG_SPCIF_INTR_SET, 0x401107f4
.set CYREG_SPCIF_INTR_MASK, 0x401107f8
.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
.set CYDEV_TCPWM_BASE, 0x40200000
.set CYDEV_TCPWM_SIZE, 0x00010000
.set CYREG_TCPWM_CTRL, 0x40200000
.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000008
.set CYREG_TCPWM_CMD, 0x40200008
.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000008
.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000008
.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000008
.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000008
.set CYREG_TCPWM_INTR_CAUSE, 0x4020000c
.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000008
.set CYDEV_TCPWM_CNT0_BASE, 0x40200100
.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
.set CYREG_TCPWM_CNT0_CTRL, 0x40200100
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
.set CYREG_TCPWM_CNT0_STATUS, 0x40200104
.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
.set CYREG_TCPWM_CNT0_COUNTER, 0x40200108
.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
.set CYREG_TCPWM_CNT0_CC, 0x4020010c
.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40200110
.set CYREG_TCPWM_CNT0_PERIOD, 0x40200114
.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40200118
.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40200120
.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40200124
.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40200128
.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
.set CYREG_TCPWM_CNT0_INTR, 0x40200130
.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
.set CYREG_TCPWM_CNT0_INTR_SET, 0x40200134
.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40200138
.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4020013c
.set CYDEV_TCPWM_CNT1_BASE, 0x40200140
.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
.set CYREG_TCPWM_CNT1_CTRL, 0x40200140
.set CYREG_TCPWM_CNT1_STATUS, 0x40200144
.set CYREG_TCPWM_CNT1_COUNTER, 0x40200148
.set CYREG_TCPWM_CNT1_CC, 0x4020014c
.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40200150
.set CYREG_TCPWM_CNT1_PERIOD, 0x40200154
.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40200158
.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40200160
.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40200164
.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40200168
.set CYREG_TCPWM_CNT1_INTR, 0x40200170
.set CYREG_TCPWM_CNT1_INTR_SET, 0x40200174
.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40200178
.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4020017c
.set CYDEV_TCPWM_CNT2_BASE, 0x40200180
.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
.set CYREG_TCPWM_CNT2_CTRL, 0x40200180
.set CYREG_TCPWM_CNT2_STATUS, 0x40200184
.set CYREG_TCPWM_CNT2_COUNTER, 0x40200188
.set CYREG_TCPWM_CNT2_CC, 0x4020018c
.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40200190
.set CYREG_TCPWM_CNT2_PERIOD, 0x40200194
.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40200198
.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x402001a0
.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x402001a4
.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x402001a8
.set CYREG_TCPWM_CNT2_INTR, 0x402001b0
.set CYREG_TCPWM_CNT2_INTR_SET, 0x402001b4
.set CYREG_TCPWM_CNT2_INTR_MASK, 0x402001b8
.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x402001bc
.set CYDEV_TCPWM_CNT3_BASE, 0x402001c0
.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
.set CYREG_TCPWM_CNT3_CTRL, 0x402001c0
.set CYREG_TCPWM_CNT3_STATUS, 0x402001c4
.set CYREG_TCPWM_CNT3_COUNTER, 0x402001c8
.set CYREG_TCPWM_CNT3_CC, 0x402001cc
.set CYREG_TCPWM_CNT3_CC_BUFF, 0x402001d0
.set CYREG_TCPWM_CNT3_PERIOD, 0x402001d4
.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x402001d8
.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x402001e0
.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x402001e4
.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x402001e8
.set CYREG_TCPWM_CNT3_INTR, 0x402001f0
.set CYREG_TCPWM_CNT3_INTR_SET, 0x402001f4
.set CYREG_TCPWM_CNT3_INTR_MASK, 0x402001f8
.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x402001fc
.set CYDEV_TCPWM_CNT4_BASE, 0x40200200
.set CYDEV_TCPWM_CNT4_SIZE, 0x00000040
.set CYREG_TCPWM_CNT4_CTRL, 0x40200200
.set CYREG_TCPWM_CNT4_STATUS, 0x40200204
.set CYREG_TCPWM_CNT4_COUNTER, 0x40200208
.set CYREG_TCPWM_CNT4_CC, 0x4020020c
.set CYREG_TCPWM_CNT4_CC_BUFF, 0x40200210
.set CYREG_TCPWM_CNT4_PERIOD, 0x40200214
.set CYREG_TCPWM_CNT4_PERIOD_BUFF, 0x40200218
.set CYREG_TCPWM_CNT4_TR_CTRL0, 0x40200220
.set CYREG_TCPWM_CNT4_TR_CTRL1, 0x40200224
.set CYREG_TCPWM_CNT4_TR_CTRL2, 0x40200228
.set CYREG_TCPWM_CNT4_INTR, 0x40200230
.set CYREG_TCPWM_CNT4_INTR_SET, 0x40200234
.set CYREG_TCPWM_CNT4_INTR_MASK, 0x40200238
.set CYREG_TCPWM_CNT4_INTR_MASKED, 0x4020023c
.set CYDEV_TCPWM_CNT5_BASE, 0x40200240
.set CYDEV_TCPWM_CNT5_SIZE, 0x00000040
.set CYREG_TCPWM_CNT5_CTRL, 0x40200240
.set CYREG_TCPWM_CNT5_STATUS, 0x40200244
.set CYREG_TCPWM_CNT5_COUNTER, 0x40200248
.set CYREG_TCPWM_CNT5_CC, 0x4020024c
.set CYREG_TCPWM_CNT5_CC_BUFF, 0x40200250
.set CYREG_TCPWM_CNT5_PERIOD, 0x40200254
.set CYREG_TCPWM_CNT5_PERIOD_BUFF, 0x40200258
.set CYREG_TCPWM_CNT5_TR_CTRL0, 0x40200260
.set CYREG_TCPWM_CNT5_TR_CTRL1, 0x40200264
.set CYREG_TCPWM_CNT5_TR_CTRL2, 0x40200268
.set CYREG_TCPWM_CNT5_INTR, 0x40200270
.set CYREG_TCPWM_CNT5_INTR_SET, 0x40200274
.set CYREG_TCPWM_CNT5_INTR_MASK, 0x40200278
.set CYREG_TCPWM_CNT5_INTR_MASKED, 0x4020027c
.set CYDEV_TCPWM_CNT6_BASE, 0x40200280
.set CYDEV_TCPWM_CNT6_SIZE, 0x00000040
.set CYREG_TCPWM_CNT6_CTRL, 0x40200280
.set CYREG_TCPWM_CNT6_STATUS, 0x40200284
.set CYREG_TCPWM_CNT6_COUNTER, 0x40200288
.set CYREG_TCPWM_CNT6_CC, 0x4020028c
.set CYREG_TCPWM_CNT6_CC_BUFF, 0x40200290
.set CYREG_TCPWM_CNT6_PERIOD, 0x40200294
.set CYREG_TCPWM_CNT6_PERIOD_BUFF, 0x40200298
.set CYREG_TCPWM_CNT6_TR_CTRL0, 0x402002a0
.set CYREG_TCPWM_CNT6_TR_CTRL1, 0x402002a4
.set CYREG_TCPWM_CNT6_TR_CTRL2, 0x402002a8
.set CYREG_TCPWM_CNT6_INTR, 0x402002b0
.set CYREG_TCPWM_CNT6_INTR_SET, 0x402002b4
.set CYREG_TCPWM_CNT6_INTR_MASK, 0x402002b8
.set CYREG_TCPWM_CNT6_INTR_MASKED, 0x402002bc
.set CYDEV_TCPWM_CNT7_BASE, 0x402002c0
.set CYDEV_TCPWM_CNT7_SIZE, 0x00000040
.set CYREG_TCPWM_CNT7_CTRL, 0x402002c0
.set CYREG_TCPWM_CNT7_STATUS, 0x402002c4
.set CYREG_TCPWM_CNT7_COUNTER, 0x402002c8
.set CYREG_TCPWM_CNT7_CC, 0x402002cc
.set CYREG_TCPWM_CNT7_CC_BUFF, 0x402002d0
.set CYREG_TCPWM_CNT7_PERIOD, 0x402002d4
.set CYREG_TCPWM_CNT7_PERIOD_BUFF, 0x402002d8
.set CYREG_TCPWM_CNT7_TR_CTRL0, 0x402002e0
.set CYREG_TCPWM_CNT7_TR_CTRL1, 0x402002e4
.set CYREG_TCPWM_CNT7_TR_CTRL2, 0x402002e8
.set CYREG_TCPWM_CNT7_INTR, 0x402002f0
.set CYREG_TCPWM_CNT7_INTR_SET, 0x402002f4
.set CYREG_TCPWM_CNT7_INTR_MASK, 0x402002f8
.set CYREG_TCPWM_CNT7_INTR_MASKED, 0x402002fc
.set CYDEV_WCO_BASE, 0x40220000
.set CYDEV_WCO_SIZE, 0x00010000
.set CYREG_WCO_CONFIG, 0x40220000
.set CYFLD_WCO_LPM_EN__OFFSET, 0x00000000
.set CYFLD_WCO_LPM_EN__SIZE, 0x00000001
.set CYFLD_WCO_LPM_AUTO__OFFSET, 0x00000001
.set CYFLD_WCO_LPM_AUTO__SIZE, 0x00000001
.set CYFLD_WCO_EXT_INPUT_EN__OFFSET, 0x00000002
.set CYFLD_WCO_EXT_INPUT_EN__SIZE, 0x00000001
.set CYFLD_WCO_ENBUS__OFFSET, 0x00000010
.set CYFLD_WCO_ENBUS__SIZE, 0x00000008
.set CYFLD_WCO_DPLL_ENABLE__OFFSET, 0x0000001e
.set CYFLD_WCO_DPLL_ENABLE__SIZE, 0x00000001
.set CYFLD_WCO_IP_ENABLE__OFFSET, 0x0000001f
.set CYFLD_WCO_IP_ENABLE__SIZE, 0x00000001
.set CYREG_WCO_STATUS, 0x40220004
.set CYFLD_WCO_OUT_BLNK_A__OFFSET, 0x00000000
.set CYFLD_WCO_OUT_BLNK_A__SIZE, 0x00000001
.set CYREG_WCO_DPLL, 0x40220008
.set CYFLD_WCO_DPLL_MULT__OFFSET, 0x00000000
.set CYFLD_WCO_DPLL_MULT__SIZE, 0x0000000b
.set CYFLD_WCO_DPLL_LF_IGAIN__OFFSET, 0x00000010
.set CYFLD_WCO_DPLL_LF_IGAIN__SIZE, 0x00000003
.set CYFLD_WCO_DPLL_LF_PGAIN__OFFSET, 0x00000013
.set CYFLD_WCO_DPLL_LF_PGAIN__SIZE, 0x00000003
.set CYFLD_WCO_DPLL_LF_LIMIT__OFFSET, 0x00000016
.set CYFLD_WCO_DPLL_LF_LIMIT__SIZE, 0x00000008
.set CYREG_WCO_WDT_CTRLOW, 0x40220200
.set CYFLD_WCO_WDT_CTR0__OFFSET, 0x00000000
.set CYFLD_WCO_WDT_CTR0__SIZE, 0x00000010
.set CYFLD_WCO_WDT_CTR1__OFFSET, 0x00000010
.set CYFLD_WCO_WDT_CTR1__SIZE, 0x00000010
.set CYREG_WCO_WDT_CTRHIGH, 0x40220204
.set CYFLD_WCO_WDT_CTR2__OFFSET, 0x00000000
.set CYFLD_WCO_WDT_CTR2__SIZE, 0x00000020
.set CYREG_WCO_WDT_MATCH, 0x40220208
.set CYFLD_WCO_WDT_MATCH0__OFFSET, 0x00000000
.set CYFLD_WCO_WDT_MATCH0__SIZE, 0x00000010
.set CYFLD_WCO_WDT_MATCH1__OFFSET, 0x00000010
.set CYFLD_WCO_WDT_MATCH1__SIZE, 0x00000010
.set CYREG_WCO_WDT_CONFIG, 0x4022020c
.set CYFLD_WCO_WDT_MODE0__OFFSET, 0x00000000
.set CYFLD_WCO_WDT_MODE0__SIZE, 0x00000002
.set CYVAL_WCO_WDT_MODE0_NOTHING, 0x00000000
.set CYVAL_WCO_WDT_MODE0_INT, 0x00000001
.set CYVAL_WCO_WDT_MODE0_RESET, 0x00000002
.set CYVAL_WCO_WDT_MODE0_INT_THEN_RESET, 0x00000003
.set CYFLD_WCO_WDT_CLEAR0__OFFSET, 0x00000002
.set CYFLD_WCO_WDT_CLEAR0__SIZE, 0x00000001
.set CYFLD_WCO_WDT_CASCADE0_1__OFFSET, 0x00000003
.set CYFLD_WCO_WDT_CASCADE0_1__SIZE, 0x00000001
.set CYFLD_WCO_WDT_MODE1__OFFSET, 0x00000008
.set CYFLD_WCO_WDT_MODE1__SIZE, 0x00000002
.set CYVAL_WCO_WDT_MODE1_NOTHING, 0x00000000
.set CYVAL_WCO_WDT_MODE1_INT, 0x00000001
.set CYVAL_WCO_WDT_MODE1_RESET, 0x00000002
.set CYVAL_WCO_WDT_MODE1_INT_THEN_RESET, 0x00000003
.set CYFLD_WCO_WDT_CLEAR1__OFFSET, 0x0000000a
.set CYFLD_WCO_WDT_CLEAR1__SIZE, 0x00000001
.set CYFLD_WCO_WDT_CASCADE1_2__OFFSET, 0x0000000b
.set CYFLD_WCO_WDT_CASCADE1_2__SIZE, 0x00000001
.set CYFLD_WCO_WDT_MODE2__OFFSET, 0x00000010
.set CYFLD_WCO_WDT_MODE2__SIZE, 0x00000001
.set CYVAL_WCO_WDT_MODE2_NOTHING, 0x00000000
.set CYVAL_WCO_WDT_MODE2_INT, 0x00000001
.set CYFLD_WCO_WDT_BITS2__OFFSET, 0x00000018
.set CYFLD_WCO_WDT_BITS2__SIZE, 0x00000005
.set CYFLD_WCO_LFCLK_SEL__OFFSET, 0x0000001e
.set CYFLD_WCO_LFCLK_SEL__SIZE, 0x00000002
.set CYREG_WCO_WDT_CONTROL, 0x40220210
.set CYFLD_WCO_WDT_ENABLE0__OFFSET, 0x00000000
.set CYFLD_WCO_WDT_ENABLE0__SIZE, 0x00000001
.set CYFLD_WCO_WDT_ENABLED0__OFFSET, 0x00000001
.set CYFLD_WCO_WDT_ENABLED0__SIZE, 0x00000001
.set CYFLD_WCO_WDT_INT0__OFFSET, 0x00000002
.set CYFLD_WCO_WDT_INT0__SIZE, 0x00000001
.set CYFLD_WCO_WDT_RESET0__OFFSET, 0x00000003
.set CYFLD_WCO_WDT_RESET0__SIZE, 0x00000001
.set CYFLD_WCO_WDT_ENABLE1__OFFSET, 0x00000008
.set CYFLD_WCO_WDT_ENABLE1__SIZE, 0x00000001
.set CYFLD_WCO_WDT_ENABLED1__OFFSET, 0x00000009
.set CYFLD_WCO_WDT_ENABLED1__SIZE, 0x00000001
.set CYFLD_WCO_WDT_INT1__OFFSET, 0x0000000a
.set CYFLD_WCO_WDT_INT1__SIZE, 0x00000001
.set CYFLD_WCO_WDT_RESET1__OFFSET, 0x0000000b
.set CYFLD_WCO_WDT_RESET1__SIZE, 0x00000001
.set CYFLD_WCO_WDT_ENABLE2__OFFSET, 0x00000010
.set CYFLD_WCO_WDT_ENABLE2__SIZE, 0x00000001
.set CYFLD_WCO_WDT_ENABLED2__OFFSET, 0x00000011
.set CYFLD_WCO_WDT_ENABLED2__SIZE, 0x00000001
.set CYFLD_WCO_WDT_INT2__OFFSET, 0x00000012
.set CYFLD_WCO_WDT_INT2__SIZE, 0x00000001
.set CYFLD_WCO_WDT_RESET2__OFFSET, 0x00000013
.set CYFLD_WCO_WDT_RESET2__SIZE, 0x00000001
.set CYREG_WCO_WDT_CLKEN, 0x40220214
.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__OFFSET, 0x00000000
.set CYFLD_WCO_CLK_WCO_EN_FOR_WDT__SIZE, 0x00000001
.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__OFFSET, 0x00000001
.set CYFLD_WCO_CLK_ILO_EN_FOR_WDT__SIZE, 0x00000001
.set CYREG_WCO_TRIM, 0x40220f00
.set CYFLD_WCO_XGM__OFFSET, 0x00000000
.set CYFLD_WCO_XGM__SIZE, 0x00000003
.set CYFLD_WCO_LPM_GM__OFFSET, 0x00000004
.set CYFLD_WCO_LPM_GM__SIZE, 0x00000002
.set CYDEV_SCB0_BASE, 0x40240000
.set CYDEV_SCB0_SIZE, 0x00010000
.set CYREG_SCB0_CTRL, 0x40240000
.set CYFLD_SCB_OVS__OFFSET, 0x00000000
.set CYFLD_SCB_OVS__SIZE, 0x00000004
.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
.set CYFLD_SCB_MODE__OFFSET, 0x00000018
.set CYFLD_SCB_MODE__SIZE, 0x00000002
.set CYVAL_SCB_MODE_I2C, 0x00000000
.set CYVAL_SCB_MODE_SPI, 0x00000001
.set CYVAL_SCB_MODE_UART, 0x00000002
.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
.set CYREG_SCB0_STATUS, 0x40240004
.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
.set CYREG_SCB0_SPI_CTRL, 0x40240020
.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
.set CYFLD_SCB_CPHA__SIZE, 0x00000001
.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
.set CYFLD_SCB_CPOL__SIZE, 0x00000001
.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
.set CYREG_SCB0_SPI_STATUS, 0x40240024
.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
.set CYREG_SCB0_UART_CTRL, 0x40240040
.set CYREG_SCB0_UART_TX_CTRL, 0x40240044
.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
.set CYFLD_SCB_PARITY__SIZE, 0x00000001
.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
.set CYREG_SCB0_UART_RX_CTRL, 0x40240048
.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
.set CYREG_SCB0_UART_RX_STATUS, 0x4024004c
.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
.set CYREG_SCB0_UART_FLOW_CTRL, 0x40240050
.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
.set CYREG_SCB0_I2C_CTRL, 0x40240060
.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
.set CYREG_SCB0_I2C_STATUS, 0x40240064
.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
.set CYFLD_SCB_S_READ__SIZE, 0x00000001
.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
.set CYFLD_SCB_M_READ__SIZE, 0x00000001
.set CYREG_SCB0_I2C_M_CMD, 0x40240068
.set CYFLD_SCB_M_START__OFFSET, 0x00000000
.set CYFLD_SCB_M_START__SIZE, 0x00000001
.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
.set CYREG_SCB0_I2C_S_CMD, 0x4024006c
.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
.set CYREG_SCB0_I2C_CFG, 0x40240070
.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
.set CYREG_SCB0_TX_CTRL, 0x40240200
.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
.set CYREG_SCB0_TX_FIFO_CTRL, 0x40240204
.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
.set CYREG_SCB0_TX_FIFO_STATUS, 0x40240208
.set CYFLD_SCB_USED__OFFSET, 0x00000000
.set CYFLD_SCB_USED__SIZE, 0x00000005
.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
.set CYREG_SCB0_TX_FIFO_WR, 0x40240240
.set CYFLD_SCB_DATA__OFFSET, 0x00000000
.set CYFLD_SCB_DATA__SIZE, 0x00000010
.set CYREG_SCB0_RX_CTRL, 0x40240300
.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
.set CYREG_SCB0_RX_FIFO_CTRL, 0x40240304
.set CYREG_SCB0_RX_FIFO_STATUS, 0x40240308
.set CYREG_SCB0_RX_MATCH, 0x40240310
.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
.set CYFLD_SCB_ADDR__SIZE, 0x00000008
.set CYFLD_SCB_MASK__OFFSET, 0x00000010
.set CYFLD_SCB_MASK__SIZE, 0x00000008
.set CYREG_SCB0_RX_FIFO_RD, 0x40240340
.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40240344
.set CYREG_SCB0_EZ_DATA0, 0x40240400
.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
.set CYREG_SCB0_EZ_DATA1, 0x40240404
.set CYREG_SCB0_EZ_DATA2, 0x40240408
.set CYREG_SCB0_EZ_DATA3, 0x4024040c
.set CYREG_SCB0_EZ_DATA4, 0x40240410
.set CYREG_SCB0_EZ_DATA5, 0x40240414
.set CYREG_SCB0_EZ_DATA6, 0x40240418
.set CYREG_SCB0_EZ_DATA7, 0x4024041c
.set CYREG_SCB0_EZ_DATA8, 0x40240420
.set CYREG_SCB0_EZ_DATA9, 0x40240424
.set CYREG_SCB0_EZ_DATA10, 0x40240428
.set CYREG_SCB0_EZ_DATA11, 0x4024042c
.set CYREG_SCB0_EZ_DATA12, 0x40240430
.set CYREG_SCB0_EZ_DATA13, 0x40240434
.set CYREG_SCB0_EZ_DATA14, 0x40240438
.set CYREG_SCB0_EZ_DATA15, 0x4024043c
.set CYREG_SCB0_EZ_DATA16, 0x40240440
.set CYREG_SCB0_EZ_DATA17, 0x40240444
.set CYREG_SCB0_EZ_DATA18, 0x40240448
.set CYREG_SCB0_EZ_DATA19, 0x4024044c
.set CYREG_SCB0_EZ_DATA20, 0x40240450
.set CYREG_SCB0_EZ_DATA21, 0x40240454
.set CYREG_SCB0_EZ_DATA22, 0x40240458
.set CYREG_SCB0_EZ_DATA23, 0x4024045c
.set CYREG_SCB0_EZ_DATA24, 0x40240460
.set CYREG_SCB0_EZ_DATA25, 0x40240464
.set CYREG_SCB0_EZ_DATA26, 0x40240468
.set CYREG_SCB0_EZ_DATA27, 0x4024046c
.set CYREG_SCB0_EZ_DATA28, 0x40240470
.set CYREG_SCB0_EZ_DATA29, 0x40240474
.set CYREG_SCB0_EZ_DATA30, 0x40240478
.set CYREG_SCB0_EZ_DATA31, 0x4024047c
.set CYREG_SCB0_INTR_CAUSE, 0x40240e00
.set CYFLD_SCB_M__OFFSET, 0x00000000
.set CYFLD_SCB_M__SIZE, 0x00000001
.set CYFLD_SCB_S__OFFSET, 0x00000001
.set CYFLD_SCB_S__SIZE, 0x00000001
.set CYFLD_SCB_TX__OFFSET, 0x00000002
.set CYFLD_SCB_TX__SIZE, 0x00000001
.set CYFLD_SCB_RX__OFFSET, 0x00000003
.set CYFLD_SCB_RX__SIZE, 0x00000001
.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
.set CYREG_SCB0_INTR_I2C_EC, 0x40240e80
.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40240e88
.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40240e8c
.set CYREG_SCB0_INTR_SPI_EC, 0x40240ec0
.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40240ec8
.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40240ecc
.set CYREG_SCB0_INTR_M, 0x40240f00
.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
.set CYREG_SCB0_INTR_M_SET, 0x40240f04
.set CYREG_SCB0_INTR_M_MASK, 0x40240f08
.set CYREG_SCB0_INTR_M_MASKED, 0x40240f0c
.set CYREG_SCB0_INTR_S, 0x40240f40
.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
.set CYREG_SCB0_INTR_S_SET, 0x40240f44
.set CYREG_SCB0_INTR_S_MASK, 0x40240f48
.set CYREG_SCB0_INTR_S_MASKED, 0x40240f4c
.set CYREG_SCB0_INTR_TX, 0x40240f80
.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
.set CYREG_SCB0_INTR_TX_SET, 0x40240f84
.set CYREG_SCB0_INTR_TX_MASK, 0x40240f88
.set CYREG_SCB0_INTR_TX_MASKED, 0x40240f8c
.set CYREG_SCB0_INTR_RX, 0x40240fc0
.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
.set CYFLD_SCB_FULL__OFFSET, 0x00000003
.set CYFLD_SCB_FULL__SIZE, 0x00000001
.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
.set CYREG_SCB0_INTR_RX_SET, 0x40240fc4
.set CYREG_SCB0_INTR_RX_MASK, 0x40240fc8
.set CYREG_SCB0_INTR_RX_MASKED, 0x40240fcc
.set CYDEV_SCB1_BASE, 0x40250000
.set CYDEV_SCB1_SIZE, 0x00010000
.set CYREG_SCB1_CTRL, 0x40250000
.set CYREG_SCB1_STATUS, 0x40250004
.set CYREG_SCB1_SPI_CTRL, 0x40250020
.set CYREG_SCB1_SPI_STATUS, 0x40250024
.set CYREG_SCB1_UART_CTRL, 0x40250040
.set CYREG_SCB1_UART_TX_CTRL, 0x40250044
.set CYREG_SCB1_UART_RX_CTRL, 0x40250048
.set CYREG_SCB1_UART_RX_STATUS, 0x4025004c
.set CYREG_SCB1_UART_FLOW_CTRL, 0x40250050
.set CYREG_SCB1_I2C_CTRL, 0x40250060
.set CYREG_SCB1_I2C_STATUS, 0x40250064
.set CYREG_SCB1_I2C_M_CMD, 0x40250068
.set CYREG_SCB1_I2C_S_CMD, 0x4025006c
.set CYREG_SCB1_I2C_CFG, 0x40250070
.set CYREG_SCB1_TX_CTRL, 0x40250200
.set CYREG_SCB1_TX_FIFO_CTRL, 0x40250204
.set CYREG_SCB1_TX_FIFO_STATUS, 0x40250208
.set CYREG_SCB1_TX_FIFO_WR, 0x40250240
.set CYREG_SCB1_RX_CTRL, 0x40250300
.set CYREG_SCB1_RX_FIFO_CTRL, 0x40250304
.set CYREG_SCB1_RX_FIFO_STATUS, 0x40250308
.set CYREG_SCB1_RX_MATCH, 0x40250310
.set CYREG_SCB1_RX_FIFO_RD, 0x40250340
.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40250344
.set CYREG_SCB1_EZ_DATA0, 0x40250400
.set CYREG_SCB1_EZ_DATA1, 0x40250404
.set CYREG_SCB1_EZ_DATA2, 0x40250408
.set CYREG_SCB1_EZ_DATA3, 0x4025040c
.set CYREG_SCB1_EZ_DATA4, 0x40250410
.set CYREG_SCB1_EZ_DATA5, 0x40250414
.set CYREG_SCB1_EZ_DATA6, 0x40250418
.set CYREG_SCB1_EZ_DATA7, 0x4025041c
.set CYREG_SCB1_EZ_DATA8, 0x40250420
.set CYREG_SCB1_EZ_DATA9, 0x40250424
.set CYREG_SCB1_EZ_DATA10, 0x40250428
.set CYREG_SCB1_EZ_DATA11, 0x4025042c
.set CYREG_SCB1_EZ_DATA12, 0x40250430
.set CYREG_SCB1_EZ_DATA13, 0x40250434
.set CYREG_SCB1_EZ_DATA14, 0x40250438
.set CYREG_SCB1_EZ_DATA15, 0x4025043c
.set CYREG_SCB1_EZ_DATA16, 0x40250440
.set CYREG_SCB1_EZ_DATA17, 0x40250444
.set CYREG_SCB1_EZ_DATA18, 0x40250448
.set CYREG_SCB1_EZ_DATA19, 0x4025044c
.set CYREG_SCB1_EZ_DATA20, 0x40250450
.set CYREG_SCB1_EZ_DATA21, 0x40250454
.set CYREG_SCB1_EZ_DATA22, 0x40250458
.set CYREG_SCB1_EZ_DATA23, 0x4025045c
.set CYREG_SCB1_EZ_DATA24, 0x40250460
.set CYREG_SCB1_EZ_DATA25, 0x40250464
.set CYREG_SCB1_EZ_DATA26, 0x40250468
.set CYREG_SCB1_EZ_DATA27, 0x4025046c
.set CYREG_SCB1_EZ_DATA28, 0x40250470
.set CYREG_SCB1_EZ_DATA29, 0x40250474
.set CYREG_SCB1_EZ_DATA30, 0x40250478
.set CYREG_SCB1_EZ_DATA31, 0x4025047c
.set CYREG_SCB1_INTR_CAUSE, 0x40250e00
.set CYREG_SCB1_INTR_I2C_EC, 0x40250e80
.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40250e88
.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40250e8c
.set CYREG_SCB1_INTR_SPI_EC, 0x40250ec0
.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40250ec8
.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40250ecc
.set CYREG_SCB1_INTR_M, 0x40250f00
.set CYREG_SCB1_INTR_M_SET, 0x40250f04
.set CYREG_SCB1_INTR_M_MASK, 0x40250f08
.set CYREG_SCB1_INTR_M_MASKED, 0x40250f0c
.set CYREG_SCB1_INTR_S, 0x40250f40
.set CYREG_SCB1_INTR_S_SET, 0x40250f44
.set CYREG_SCB1_INTR_S_MASK, 0x40250f48
.set CYREG_SCB1_INTR_S_MASKED, 0x40250f4c
.set CYREG_SCB1_INTR_TX, 0x40250f80
.set CYREG_SCB1_INTR_TX_SET, 0x40250f84
.set CYREG_SCB1_INTR_TX_MASK, 0x40250f88
.set CYREG_SCB1_INTR_TX_MASKED, 0x40250f8c
.set CYREG_SCB1_INTR_RX, 0x40250fc0
.set CYREG_SCB1_INTR_RX_SET, 0x40250fc4
.set CYREG_SCB1_INTR_RX_MASK, 0x40250fc8
.set CYREG_SCB1_INTR_RX_MASKED, 0x40250fcc
.set CYDEV_SCB2_BASE, 0x40260000
.set CYDEV_SCB2_SIZE, 0x00010000
.set CYREG_SCB2_CTRL, 0x40260000
.set CYREG_SCB2_STATUS, 0x40260004
.set CYREG_SCB2_SPI_CTRL, 0x40260020
.set CYREG_SCB2_SPI_STATUS, 0x40260024
.set CYREG_SCB2_UART_CTRL, 0x40260040
.set CYREG_SCB2_UART_TX_CTRL, 0x40260044
.set CYREG_SCB2_UART_RX_CTRL, 0x40260048
.set CYREG_SCB2_UART_RX_STATUS, 0x4026004c
.set CYREG_SCB2_UART_FLOW_CTRL, 0x40260050
.set CYREG_SCB2_I2C_CTRL, 0x40260060
.set CYREG_SCB2_I2C_STATUS, 0x40260064
.set CYREG_SCB2_I2C_M_CMD, 0x40260068
.set CYREG_SCB2_I2C_S_CMD, 0x4026006c
.set CYREG_SCB2_I2C_CFG, 0x40260070
.set CYREG_SCB2_TX_CTRL, 0x40260200
.set CYREG_SCB2_TX_FIFO_CTRL, 0x40260204
.set CYREG_SCB2_TX_FIFO_STATUS, 0x40260208
.set CYREG_SCB2_TX_FIFO_WR, 0x40260240
.set CYREG_SCB2_RX_CTRL, 0x40260300
.set CYREG_SCB2_RX_FIFO_CTRL, 0x40260304
.set CYREG_SCB2_RX_FIFO_STATUS, 0x40260308
.set CYREG_SCB2_RX_MATCH, 0x40260310
.set CYREG_SCB2_RX_FIFO_RD, 0x40260340
.set CYREG_SCB2_RX_FIFO_RD_SILENT, 0x40260344
.set CYREG_SCB2_EZ_DATA0, 0x40260400
.set CYREG_SCB2_EZ_DATA1, 0x40260404
.set CYREG_SCB2_EZ_DATA2, 0x40260408
.set CYREG_SCB2_EZ_DATA3, 0x4026040c
.set CYREG_SCB2_EZ_DATA4, 0x40260410
.set CYREG_SCB2_EZ_DATA5, 0x40260414
.set CYREG_SCB2_EZ_DATA6, 0x40260418
.set CYREG_SCB2_EZ_DATA7, 0x4026041c
.set CYREG_SCB2_EZ_DATA8, 0x40260420
.set CYREG_SCB2_EZ_DATA9, 0x40260424
.set CYREG_SCB2_EZ_DATA10, 0x40260428
.set CYREG_SCB2_EZ_DATA11, 0x4026042c
.set CYREG_SCB2_EZ_DATA12, 0x40260430
.set CYREG_SCB2_EZ_DATA13, 0x40260434
.set CYREG_SCB2_EZ_DATA14, 0x40260438
.set CYREG_SCB2_EZ_DATA15, 0x4026043c
.set CYREG_SCB2_EZ_DATA16, 0x40260440
.set CYREG_SCB2_EZ_DATA17, 0x40260444
.set CYREG_SCB2_EZ_DATA18, 0x40260448
.set CYREG_SCB2_EZ_DATA19, 0x4026044c
.set CYREG_SCB2_EZ_DATA20, 0x40260450
.set CYREG_SCB2_EZ_DATA21, 0x40260454
.set CYREG_SCB2_EZ_DATA22, 0x40260458
.set CYREG_SCB2_EZ_DATA23, 0x4026045c
.set CYREG_SCB2_EZ_DATA24, 0x40260460
.set CYREG_SCB2_EZ_DATA25, 0x40260464
.set CYREG_SCB2_EZ_DATA26, 0x40260468
.set CYREG_SCB2_EZ_DATA27, 0x4026046c
.set CYREG_SCB2_EZ_DATA28, 0x40260470
.set CYREG_SCB2_EZ_DATA29, 0x40260474
.set CYREG_SCB2_EZ_DATA30, 0x40260478
.set CYREG_SCB2_EZ_DATA31, 0x4026047c
.set CYREG_SCB2_INTR_CAUSE, 0x40260e00
.set CYREG_SCB2_INTR_I2C_EC, 0x40260e80
.set CYREG_SCB2_INTR_I2C_EC_MASK, 0x40260e88
.set CYREG_SCB2_INTR_I2C_EC_MASKED, 0x40260e8c
.set CYREG_SCB2_INTR_SPI_EC, 0x40260ec0
.set CYREG_SCB2_INTR_SPI_EC_MASK, 0x40260ec8
.set CYREG_SCB2_INTR_SPI_EC_MASKED, 0x40260ecc
.set CYREG_SCB2_INTR_M, 0x40260f00
.set CYREG_SCB2_INTR_M_SET, 0x40260f04
.set CYREG_SCB2_INTR_M_MASK, 0x40260f08
.set CYREG_SCB2_INTR_M_MASKED, 0x40260f0c
.set CYREG_SCB2_INTR_S, 0x40260f40
.set CYREG_SCB2_INTR_S_SET, 0x40260f44
.set CYREG_SCB2_INTR_S_MASK, 0x40260f48
.set CYREG_SCB2_INTR_S_MASKED, 0x40260f4c
.set CYREG_SCB2_INTR_TX, 0x40260f80
.set CYREG_SCB2_INTR_TX_SET, 0x40260f84
.set CYREG_SCB2_INTR_TX_MASK, 0x40260f88
.set CYREG_SCB2_INTR_TX_MASKED, 0x40260f8c
.set CYREG_SCB2_INTR_RX, 0x40260fc0
.set CYREG_SCB2_INTR_RX_SET, 0x40260fc4
.set CYREG_SCB2_INTR_RX_MASK, 0x40260fc8
.set CYREG_SCB2_INTR_RX_MASKED, 0x40260fcc
.set CYDEV_SCB3_BASE, 0x40270000
.set CYDEV_SCB3_SIZE, 0x00010000
.set CYREG_SCB3_CTRL, 0x40270000
.set CYREG_SCB3_STATUS, 0x40270004
.set CYREG_SCB3_SPI_CTRL, 0x40270020
.set CYREG_SCB3_SPI_STATUS, 0x40270024
.set CYREG_SCB3_UART_CTRL, 0x40270040
.set CYREG_SCB3_UART_TX_CTRL, 0x40270044
.set CYREG_SCB3_UART_RX_CTRL, 0x40270048
.set CYREG_SCB3_UART_RX_STATUS, 0x4027004c
.set CYREG_SCB3_UART_FLOW_CTRL, 0x40270050
.set CYREG_SCB3_I2C_CTRL, 0x40270060
.set CYREG_SCB3_I2C_STATUS, 0x40270064
.set CYREG_SCB3_I2C_M_CMD, 0x40270068
.set CYREG_SCB3_I2C_S_CMD, 0x4027006c
.set CYREG_SCB3_I2C_CFG, 0x40270070
.set CYREG_SCB3_TX_CTRL, 0x40270200
.set CYREG_SCB3_TX_FIFO_CTRL, 0x40270204
.set CYREG_SCB3_TX_FIFO_STATUS, 0x40270208
.set CYREG_SCB3_TX_FIFO_WR, 0x40270240
.set CYREG_SCB3_RX_CTRL, 0x40270300
.set CYREG_SCB3_RX_FIFO_CTRL, 0x40270304
.set CYREG_SCB3_RX_FIFO_STATUS, 0x40270308
.set CYREG_SCB3_RX_MATCH, 0x40270310
.set CYREG_SCB3_RX_FIFO_RD, 0x40270340
.set CYREG_SCB3_RX_FIFO_RD_SILENT, 0x40270344
.set CYREG_SCB3_EZ_DATA0, 0x40270400
.set CYREG_SCB3_EZ_DATA1, 0x40270404
.set CYREG_SCB3_EZ_DATA2, 0x40270408
.set CYREG_SCB3_EZ_DATA3, 0x4027040c
.set CYREG_SCB3_EZ_DATA4, 0x40270410
.set CYREG_SCB3_EZ_DATA5, 0x40270414
.set CYREG_SCB3_EZ_DATA6, 0x40270418
.set CYREG_SCB3_EZ_DATA7, 0x4027041c
.set CYREG_SCB3_EZ_DATA8, 0x40270420
.set CYREG_SCB3_EZ_DATA9, 0x40270424
.set CYREG_SCB3_EZ_DATA10, 0x40270428
.set CYREG_SCB3_EZ_DATA11, 0x4027042c
.set CYREG_SCB3_EZ_DATA12, 0x40270430
.set CYREG_SCB3_EZ_DATA13, 0x40270434
.set CYREG_SCB3_EZ_DATA14, 0x40270438
.set CYREG_SCB3_EZ_DATA15, 0x4027043c
.set CYREG_SCB3_EZ_DATA16, 0x40270440
.set CYREG_SCB3_EZ_DATA17, 0x40270444
.set CYREG_SCB3_EZ_DATA18, 0x40270448
.set CYREG_SCB3_EZ_DATA19, 0x4027044c
.set CYREG_SCB3_EZ_DATA20, 0x40270450
.set CYREG_SCB3_EZ_DATA21, 0x40270454
.set CYREG_SCB3_EZ_DATA22, 0x40270458
.set CYREG_SCB3_EZ_DATA23, 0x4027045c
.set CYREG_SCB3_EZ_DATA24, 0x40270460
.set CYREG_SCB3_EZ_DATA25, 0x40270464
.set CYREG_SCB3_EZ_DATA26, 0x40270468
.set CYREG_SCB3_EZ_DATA27, 0x4027046c
.set CYREG_SCB3_EZ_DATA28, 0x40270470
.set CYREG_SCB3_EZ_DATA29, 0x40270474
.set CYREG_SCB3_EZ_DATA30, 0x40270478
.set CYREG_SCB3_EZ_DATA31, 0x4027047c
.set CYREG_SCB3_INTR_CAUSE, 0x40270e00
.set CYREG_SCB3_INTR_I2C_EC, 0x40270e80
.set CYREG_SCB3_INTR_I2C_EC_MASK, 0x40270e88
.set CYREG_SCB3_INTR_I2C_EC_MASKED, 0x40270e8c
.set CYREG_SCB3_INTR_SPI_EC, 0x40270ec0
.set CYREG_SCB3_INTR_SPI_EC_MASK, 0x40270ec8
.set CYREG_SCB3_INTR_SPI_EC_MASKED, 0x40270ecc
.set CYREG_SCB3_INTR_M, 0x40270f00
.set CYREG_SCB3_INTR_M_SET, 0x40270f04
.set CYREG_SCB3_INTR_M_MASK, 0x40270f08
.set CYREG_SCB3_INTR_M_MASKED, 0x40270f0c
.set CYREG_SCB3_INTR_S, 0x40270f40
.set CYREG_SCB3_INTR_S_SET, 0x40270f44
.set CYREG_SCB3_INTR_S_MASK, 0x40270f48
.set CYREG_SCB3_INTR_S_MASKED, 0x40270f4c
.set CYREG_SCB3_INTR_TX, 0x40270f80
.set CYREG_SCB3_INTR_TX_SET, 0x40270f84
.set CYREG_SCB3_INTR_TX_MASK, 0x40270f88
.set CYREG_SCB3_INTR_TX_MASKED, 0x40270f8c
.set CYREG_SCB3_INTR_RX, 0x40270fc0
.set CYREG_SCB3_INTR_RX_SET, 0x40270fc4
.set CYREG_SCB3_INTR_RX_MASK, 0x40270fc8
.set CYREG_SCB3_INTR_RX_MASKED, 0x40270fcc
.set CYDEV_SCB4_BASE, 0x40280000
.set CYDEV_SCB4_SIZE, 0x00010000
.set CYREG_SCB4_CTRL, 0x40280000
.set CYREG_SCB4_STATUS, 0x40280004
.set CYREG_SCB4_SPI_CTRL, 0x40280020
.set CYREG_SCB4_SPI_STATUS, 0x40280024
.set CYREG_SCB4_UART_CTRL, 0x40280040
.set CYREG_SCB4_UART_TX_CTRL, 0x40280044
.set CYREG_SCB4_UART_RX_CTRL, 0x40280048
.set CYREG_SCB4_UART_RX_STATUS, 0x4028004c
.set CYREG_SCB4_UART_FLOW_CTRL, 0x40280050
.set CYREG_SCB4_I2C_CTRL, 0x40280060
.set CYREG_SCB4_I2C_STATUS, 0x40280064
.set CYREG_SCB4_I2C_M_CMD, 0x40280068
.set CYREG_SCB4_I2C_S_CMD, 0x4028006c
.set CYREG_SCB4_I2C_CFG, 0x40280070
.set CYREG_SCB4_TX_CTRL, 0x40280200
.set CYREG_SCB4_TX_FIFO_CTRL, 0x40280204
.set CYREG_SCB4_TX_FIFO_STATUS, 0x40280208
.set CYREG_SCB4_TX_FIFO_WR, 0x40280240
.set CYREG_SCB4_RX_CTRL, 0x40280300
.set CYREG_SCB4_RX_FIFO_CTRL, 0x40280304
.set CYREG_SCB4_RX_FIFO_STATUS, 0x40280308
.set CYREG_SCB4_RX_MATCH, 0x40280310
.set CYREG_SCB4_RX_FIFO_RD, 0x40280340
.set CYREG_SCB4_RX_FIFO_RD_SILENT, 0x40280344
.set CYREG_SCB4_EZ_DATA0, 0x40280400
.set CYREG_SCB4_EZ_DATA1, 0x40280404
.set CYREG_SCB4_EZ_DATA2, 0x40280408
.set CYREG_SCB4_EZ_DATA3, 0x4028040c
.set CYREG_SCB4_EZ_DATA4, 0x40280410
.set CYREG_SCB4_EZ_DATA5, 0x40280414
.set CYREG_SCB4_EZ_DATA6, 0x40280418
.set CYREG_SCB4_EZ_DATA7, 0x4028041c
.set CYREG_SCB4_EZ_DATA8, 0x40280420
.set CYREG_SCB4_EZ_DATA9, 0x40280424
.set CYREG_SCB4_EZ_DATA10, 0x40280428
.set CYREG_SCB4_EZ_DATA11, 0x4028042c
.set CYREG_SCB4_EZ_DATA12, 0x40280430
.set CYREG_SCB4_EZ_DATA13, 0x40280434
.set CYREG_SCB4_EZ_DATA14, 0x40280438
.set CYREG_SCB4_EZ_DATA15, 0x4028043c
.set CYREG_SCB4_EZ_DATA16, 0x40280440
.set CYREG_SCB4_EZ_DATA17, 0x40280444
.set CYREG_SCB4_EZ_DATA18, 0x40280448
.set CYREG_SCB4_EZ_DATA19, 0x4028044c
.set CYREG_SCB4_EZ_DATA20, 0x40280450
.set CYREG_SCB4_EZ_DATA21, 0x40280454
.set CYREG_SCB4_EZ_DATA22, 0x40280458
.set CYREG_SCB4_EZ_DATA23, 0x4028045c
.set CYREG_SCB4_EZ_DATA24, 0x40280460
.set CYREG_SCB4_EZ_DATA25, 0x40280464
.set CYREG_SCB4_EZ_DATA26, 0x40280468
.set CYREG_SCB4_EZ_DATA27, 0x4028046c
.set CYREG_SCB4_EZ_DATA28, 0x40280470
.set CYREG_SCB4_EZ_DATA29, 0x40280474
.set CYREG_SCB4_EZ_DATA30, 0x40280478
.set CYREG_SCB4_EZ_DATA31, 0x4028047c
.set CYREG_SCB4_INTR_CAUSE, 0x40280e00
.set CYREG_SCB4_INTR_I2C_EC, 0x40280e80
.set CYREG_SCB4_INTR_I2C_EC_MASK, 0x40280e88
.set CYREG_SCB4_INTR_I2C_EC_MASKED, 0x40280e8c
.set CYREG_SCB4_INTR_SPI_EC, 0x40280ec0
.set CYREG_SCB4_INTR_SPI_EC_MASK, 0x40280ec8
.set CYREG_SCB4_INTR_SPI_EC_MASKED, 0x40280ecc
.set CYREG_SCB4_INTR_M, 0x40280f00
.set CYREG_SCB4_INTR_M_SET, 0x40280f04
.set CYREG_SCB4_INTR_M_MASK, 0x40280f08
.set CYREG_SCB4_INTR_M_MASKED, 0x40280f0c
.set CYREG_SCB4_INTR_S, 0x40280f40
.set CYREG_SCB4_INTR_S_SET, 0x40280f44
.set CYREG_SCB4_INTR_S_MASK, 0x40280f48
.set CYREG_SCB4_INTR_S_MASKED, 0x40280f4c
.set CYREG_SCB4_INTR_TX, 0x40280f80
.set CYREG_SCB4_INTR_TX_SET, 0x40280f84
.set CYREG_SCB4_INTR_TX_MASK, 0x40280f88
.set CYREG_SCB4_INTR_TX_MASKED, 0x40280f8c
.set CYREG_SCB4_INTR_RX, 0x40280fc0
.set CYREG_SCB4_INTR_RX_SET, 0x40280fc4
.set CYREG_SCB4_INTR_RX_MASK, 0x40280fc8
.set CYREG_SCB4_INTR_RX_MASKED, 0x40280fcc
.set CYDEV_CSD_BASE, 0x40290000
.set CYDEV_CSD_SIZE, 0x00001000
.set CYREG_CSD_CONFIG, 0x40290000
.set CYFLD_CSD_LOW_VDDA__OFFSET, 0x00000003
.set CYFLD_CSD_LOW_VDDA__SIZE, 0x00000001
.set CYFLD_CSD_FILTER_DELAY__OFFSET, 0x00000004
.set CYFLD_CSD_FILTER_DELAY__SIZE, 0x00000003
.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000008
.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
.set CYVAL_CSD_SHIELD_DELAY_D5NS, 0x00000001
.set CYVAL_CSD_SHIELD_DELAY_D10NS, 0x00000002
.set CYVAL_CSD_SHIELD_DELAY_D20NS, 0x00000003
.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
.set CYFLD_CSD_CHARGE_MODE__OFFSET, 0x0000000e
.set CYFLD_CSD_CHARGE_MODE__SIZE, 0x00000001
.set CYVAL_CSD_CHARGE_MODE_CHARGE_OFF, 0x00000000
.set CYVAL_CSD_CHARGE_MODE_CHARGE_IO, 0x00000001
.set CYFLD_CSD_FULL_WAVE__OFFSET, 0x00000011
.set CYFLD_CSD_FULL_WAVE__SIZE, 0x00000001
.set CYVAL_CSD_FULL_WAVE_HALFWAVE, 0x00000000
.set CYVAL_CSD_FULL_WAVE_FULLWAVE, 0x00000001
.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
.set CYFLD_CSD_CSX_DUAL_CNT__OFFSET, 0x00000013
.set CYFLD_CSD_CSX_DUAL_CNT__SIZE, 0x00000001
.set CYVAL_CSD_CSX_DUAL_CNT_ONE, 0x00000000
.set CYVAL_CSD_CSX_DUAL_CNT_TWO, 0x00000001
.set CYFLD_CSD_DSI_COUNT_SEL__OFFSET, 0x00000018
.set CYFLD_CSD_DSI_COUNT_SEL__SIZE, 0x00000001
.set CYVAL_CSD_DSI_COUNT_SEL_CSD_RESULT, 0x00000000
.set CYVAL_CSD_DSI_COUNT_SEL_ADC_RESULT, 0x00000001
.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000019
.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x0000001a
.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x0000001b
.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
.set CYFLD_CSD_LP_MODE__OFFSET, 0x0000001e
.set CYFLD_CSD_LP_MODE__SIZE, 0x00000001
.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
.set CYREG_CSD_SPARE, 0x40290004
.set CYFLD_CSD_SPARE__OFFSET, 0x00000000
.set CYFLD_CSD_SPARE__SIZE, 0x00000004
.set CYREG_CSD_STATUS, 0x40290080
.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
.set CYFLD_CSD_HSCMP_OUT__OFFSET, 0x00000002
.set CYFLD_CSD_HSCMP_OUT__SIZE, 0x00000001
.set CYVAL_CSD_HSCMP_OUT_C_LT_VREF, 0x00000000
.set CYVAL_CSD_HSCMP_OUT_C_GT_VREF, 0x00000001
.set CYFLD_CSD_CSDCMP_OUT__OFFSET, 0x00000003
.set CYFLD_CSD_CSDCMP_OUT__SIZE, 0x00000001
.set CYREG_CSD_STAT_SEQ, 0x40290084
.set CYFLD_CSD_SEQ_STATE__OFFSET, 0x00000000
.set CYFLD_CSD_SEQ_STATE__SIZE, 0x00000003
.set CYFLD_CSD_ADC_STATE__OFFSET, 0x00000010
.set CYFLD_CSD_ADC_STATE__SIZE, 0x00000003
.set CYREG_CSD_STAT_CNTS, 0x40290088
.set CYFLD_CSD_NUM_CONV__OFFSET, 0x00000000
.set CYFLD_CSD_NUM_CONV__SIZE, 0x00000010
.set CYREG_CSD_STAT_HCNT, 0x4029008c
.set CYFLD_CSD_CNT__OFFSET, 0x00000000
.set CYFLD_CSD_CNT__SIZE, 0x00000010
.set CYREG_CSD_RESULT_VAL1, 0x402900d0
.set CYFLD_CSD_VALUE__OFFSET, 0x00000000
.set CYFLD_CSD_VALUE__SIZE, 0x00000010
.set CYFLD_CSD_BAD_CONVS__OFFSET, 0x00000010
.set CYFLD_CSD_BAD_CONVS__SIZE, 0x00000008
.set CYREG_CSD_RESULT_VAL2, 0x402900d4
.set CYREG_CSD_ADC_RES, 0x402900e0
.set CYFLD_CSD_VIN_CNT__OFFSET, 0x00000000
.set CYFLD_CSD_VIN_CNT__SIZE, 0x00000010
.set CYFLD_CSD_HSCMP_POL__OFFSET, 0x00000010
.set CYFLD_CSD_HSCMP_POL__SIZE, 0x00000001
.set CYFLD_CSD_ADC_OVERFLOW__OFFSET, 0x0000001e
.set CYFLD_CSD_ADC_OVERFLOW__SIZE, 0x00000001
.set CYFLD_CSD_ADC_ABORT__OFFSET, 0x0000001f
.set CYFLD_CSD_ADC_ABORT__SIZE, 0x00000001
.set CYREG_CSD_INTR, 0x402900f0
.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000001
.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
.set CYFLD_CSD_INIT__OFFSET, 0x00000002
.set CYFLD_CSD_INIT__SIZE, 0x00000001
.set CYFLD_CSD_ADC_RES__OFFSET, 0x00000008
.set CYFLD_CSD_ADC_RES__SIZE, 0x00000001
.set CYREG_CSD_INTR_SET, 0x402900f4
.set CYREG_CSD_INTR_MASK, 0x402900f8
.set CYREG_CSD_INTR_MASKED, 0x402900fc
.set CYREG_CSD_HSCMP, 0x40290180
.set CYFLD_CSD_HSCMP_EN__OFFSET, 0x00000000
.set CYFLD_CSD_HSCMP_EN__SIZE, 0x00000001
.set CYVAL_CSD_HSCMP_EN_OFF, 0x00000000
.set CYVAL_CSD_HSCMP_EN_ON, 0x00000001
.set CYFLD_CSD_HSCMP_INVERT__OFFSET, 0x00000004
.set CYFLD_CSD_HSCMP_INVERT__SIZE, 0x00000001
.set CYFLD_CSD_AZ_EN__OFFSET, 0x0000001f
.set CYFLD_CSD_AZ_EN__SIZE, 0x00000001
.set CYREG_CSD_AMBUF, 0x40290184
.set CYFLD_CSD_PWR_MODE__OFFSET, 0x00000000
.set CYFLD_CSD_PWR_MODE__SIZE, 0x00000002
.set CYVAL_CSD_PWR_MODE_OFF, 0x00000000
.set CYVAL_CSD_PWR_MODE_NORM, 0x00000001
.set CYVAL_CSD_PWR_MODE_HI, 0x00000002
.set CYREG_CSD_REFGEN, 0x40290188
.set CYFLD_CSD_REFGEN_EN__OFFSET, 0x00000000
.set CYFLD_CSD_REFGEN_EN__SIZE, 0x00000001
.set CYVAL_CSD_REFGEN_EN_OFF, 0x00000000
.set CYVAL_CSD_REFGEN_EN_ON, 0x00000001
.set CYFLD_CSD_BYPASS__OFFSET, 0x00000004
.set CYFLD_CSD_BYPASS__SIZE, 0x00000001
.set CYFLD_CSD_VDDA_EN__OFFSET, 0x00000005
.set CYFLD_CSD_VDDA_EN__SIZE, 0x00000001
.set CYFLD_CSD_RES_EN__OFFSET, 0x00000006
.set CYFLD_CSD_RES_EN__SIZE, 0x00000001
.set CYFLD_CSD_GAIN__OFFSET, 0x00000008
.set CYFLD_CSD_GAIN__SIZE, 0x00000005
.set CYFLD_CSD_VREFLO_SEL__OFFSET, 0x00000010
.set CYFLD_CSD_VREFLO_SEL__SIZE, 0x00000005
.set CYFLD_CSD_VREFLO_INT__OFFSET, 0x00000017
.set CYFLD_CSD_VREFLO_INT__SIZE, 0x00000001
.set CYREG_CSD_CSDCMP, 0x4029018c
.set CYFLD_CSD_CSDCMP_EN__OFFSET, 0x00000000
.set CYFLD_CSD_CSDCMP_EN__SIZE, 0x00000001
.set CYVAL_CSD_CSDCMP_EN_OFF, 0x00000000
.set CYVAL_CSD_CSDCMP_EN_ON, 0x00000001
.set CYFLD_CSD_POLARITY_SEL__OFFSET, 0x00000004
.set CYFLD_CSD_POLARITY_SEL__SIZE, 0x00000002
.set CYVAL_CSD_POLARITY_SEL_IDACA_POL, 0x00000000
.set CYVAL_CSD_POLARITY_SEL_IDACB_POL, 0x00000001
.set CYVAL_CSD_POLARITY_SEL_DUAL_POL, 0x00000002
.set CYFLD_CSD_CMP_PHASE__OFFSET, 0x00000008
.set CYFLD_CSD_CMP_PHASE__SIZE, 0x00000002
.set CYVAL_CSD_CMP_PHASE_FULL, 0x00000000
.set CYVAL_CSD_CMP_PHASE_PHI1, 0x00000001
.set CYVAL_CSD_CMP_PHASE_PHI2, 0x00000002
.set CYVAL_CSD_CMP_PHASE_PHI1_2, 0x00000003
.set CYFLD_CSD_CMP_MODE__OFFSET, 0x0000001c
.set CYFLD_CSD_CMP_MODE__SIZE, 0x00000001
.set CYVAL_CSD_CMP_MODE_CSD, 0x00000000
.set CYVAL_CSD_CMP_MODE_GP, 0x00000001
.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001d
.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
.set CYREG_CSD_IDACA, 0x402901c0
.set CYFLD_CSD_VAL__OFFSET, 0x00000000
.set CYFLD_CSD_VAL__SIZE, 0x00000007
.set CYFLD_CSD_POL_DYN__OFFSET, 0x00000007
.set CYFLD_CSD_POL_DYN__SIZE, 0x00000001
.set CYVAL_CSD_POL_DYN_STATIC, 0x00000000
.set CYVAL_CSD_POL_DYN_DYNAMIC, 0x00000001
.set CYFLD_CSD_POLARITY__OFFSET, 0x00000008
.set CYFLD_CSD_POLARITY__SIZE, 0x00000002
.set CYVAL_CSD_POLARITY_VSSA_SRC, 0x00000000
.set CYVAL_CSD_POLARITY_VDDA_SNK, 0x00000001
.set CYVAL_CSD_POLARITY_SENSE, 0x00000002
.set CYVAL_CSD_POLARITY_SENSE_INV, 0x00000003
.set CYFLD_CSD_BAL_MODE__OFFSET, 0x0000000a
.set CYFLD_CSD_BAL_MODE__SIZE, 0x00000002
.set CYVAL_CSD_BAL_MODE_FULL, 0x00000000
.set CYVAL_CSD_BAL_MODE_PHI1, 0x00000001
.set CYVAL_CSD_BAL_MODE_PHI2, 0x00000002
.set CYVAL_CSD_BAL_MODE_PHI1_2, 0x00000003
.set CYFLD_CSD_LEG1_MODE__OFFSET, 0x00000010
.set CYFLD_CSD_LEG1_MODE__SIZE, 0x00000002
.set CYVAL_CSD_LEG1_MODE_GP_STATIC, 0x00000000
.set CYVAL_CSD_LEG1_MODE_GP, 0x00000001
.set CYVAL_CSD_LEG1_MODE_CSD_STATIC, 0x00000002
.set CYVAL_CSD_LEG1_MODE_CSD, 0x00000003
.set CYFLD_CSD_LEG2_MODE__OFFSET, 0x00000012
.set CYFLD_CSD_LEG2_MODE__SIZE, 0x00000002
.set CYVAL_CSD_LEG2_MODE_GP_STATIC, 0x00000000
.set CYVAL_CSD_LEG2_MODE_GP, 0x00000001
.set CYVAL_CSD_LEG2_MODE_CSD_STATIC, 0x00000002
.set CYVAL_CSD_LEG2_MODE_CSD, 0x00000003
.set CYFLD_CSD_DSI_CTRL_EN__OFFSET, 0x00000015
.set CYFLD_CSD_DSI_CTRL_EN__SIZE, 0x00000001
.set CYFLD_CSD_RANGE__OFFSET, 0x00000016
.set CYFLD_CSD_RANGE__SIZE, 0x00000002
.set CYVAL_CSD_RANGE_IDAC_LO, 0x00000000
.set CYVAL_CSD_RANGE_IDAC_MED, 0x00000001
.set CYVAL_CSD_RANGE_IDAC_HI, 0x00000002
.set CYVAL_CSD_RANGE_IDAC_MED2, 0x00000003
.set CYFLD_CSD_LEG1_EN__OFFSET, 0x00000018
.set CYFLD_CSD_LEG1_EN__SIZE, 0x00000001
.set CYFLD_CSD_LEG2_EN__OFFSET, 0x00000019
.set CYFLD_CSD_LEG2_EN__SIZE, 0x00000001
.set CYREG_CSD_IDACB, 0x402901c4
.set CYFLD_CSD_LEG3_EN__OFFSET, 0x0000001a
.set CYFLD_CSD_LEG3_EN__SIZE, 0x00000001
.set CYREG_CSD_SW_RES, 0x402901f0
.set CYFLD_CSD_RES_HCAV__OFFSET, 0x00000000
.set CYFLD_CSD_RES_HCAV__SIZE, 0x00000002
.set CYVAL_CSD_RES_HCAV_LOW, 0x00000000
.set CYVAL_CSD_RES_HCAV_MED, 0x00000001
.set CYVAL_CSD_RES_HCAV_HIGH, 0x00000002
.set CYVAL_CSD_RES_HCAV_LOWEMI, 0x00000003
.set CYFLD_CSD_RES_HCAG__OFFSET, 0x00000002
.set CYFLD_CSD_RES_HCAG__SIZE, 0x00000002
.set CYFLD_CSD_RES_HCBV__OFFSET, 0x00000004
.set CYFLD_CSD_RES_HCBV__SIZE, 0x00000002
.set CYFLD_CSD_RES_HCBG__OFFSET, 0x00000006
.set CYFLD_CSD_RES_HCBG__SIZE, 0x00000002
.set CYFLD_CSD_RES_F1PM__OFFSET, 0x00000010
.set CYFLD_CSD_RES_F1PM__SIZE, 0x00000002
.set CYVAL_CSD_RES_F1PM_LOW, 0x00000000
.set CYVAL_CSD_RES_F1PM_MED, 0x00000001
.set CYVAL_CSD_RES_F1PM_HIGH, 0x00000002
.set CYVAL_CSD_RES_F1PM_RESERVED, 0x00000003
.set CYFLD_CSD_RES_F2PT__OFFSET, 0x00000012
.set CYFLD_CSD_RES_F2PT__SIZE, 0x00000002
.set CYREG_CSD_SENSE_PERIOD, 0x40290200
.set CYFLD_CSD_SENSE_DIV__OFFSET, 0x00000000
.set CYFLD_CSD_SENSE_DIV__SIZE, 0x0000000c
.set CYFLD_CSD_LFSR_SIZE__OFFSET, 0x00000010
.set CYFLD_CSD_LFSR_SIZE__SIZE, 0x00000003
.set CYVAL_CSD_LFSR_SIZE_OFF, 0x00000000
.set CYVAL_CSD_LFSR_SIZE_6B, 0x00000001
.set CYVAL_CSD_LFSR_SIZE_7B, 0x00000002
.set CYVAL_CSD_LFSR_SIZE_9B, 0x00000003
.set CYVAL_CSD_LFSR_SIZE_10B, 0x00000004
.set CYVAL_CSD_LFSR_SIZE_8B, 0x00000005
.set CYVAL_CSD_LFSR_SIZE_12B, 0x00000006
.set CYFLD_CSD_LFSR_SCALE__OFFSET, 0x00000014
.set CYFLD_CSD_LFSR_SCALE__SIZE, 0x00000004
.set CYFLD_CSD_LFSR_CLEAR__OFFSET, 0x00000018
.set CYFLD_CSD_LFSR_CLEAR__SIZE, 0x00000001
.set CYFLD_CSD_SEL_LFSR_MSB__OFFSET, 0x00000019
.set CYFLD_CSD_SEL_LFSR_MSB__SIZE, 0x00000001
.set CYFLD_CSD_LFSR_BITS__OFFSET, 0x0000001a
.set CYFLD_CSD_LFSR_BITS__SIZE, 0x00000002
.set CYVAL_CSD_LFSR_BITS_2B, 0x00000000
.set CYVAL_CSD_LFSR_BITS_3B, 0x00000001
.set CYVAL_CSD_LFSR_BITS_4B, 0x00000002
.set CYVAL_CSD_LFSR_BITS_5B, 0x00000003
.set CYREG_CSD_SENSE_DUTY, 0x40290204
.set CYFLD_CSD_SENSE_WIDTH__OFFSET, 0x00000000
.set CYFLD_CSD_SENSE_WIDTH__SIZE, 0x0000000c
.set CYFLD_CSD_SENSE_POL__OFFSET, 0x00000010
.set CYFLD_CSD_SENSE_POL__SIZE, 0x00000001
.set CYFLD_CSD_OVERLAP_PHI1__OFFSET, 0x00000012
.set CYFLD_CSD_OVERLAP_PHI1__SIZE, 0x00000001
.set CYFLD_CSD_OVERLAP_PHI2__OFFSET, 0x00000013
.set CYFLD_CSD_OVERLAP_PHI2__SIZE, 0x00000001
.set CYREG_CSD_SW_HS_P_SEL, 0x40290280
.set CYFLD_CSD_SW_HMPM__OFFSET, 0x00000000
.set CYFLD_CSD_SW_HMPM__SIZE, 0x00000001
.set CYFLD_CSD_SW_HMPT__OFFSET, 0x00000004
.set CYFLD_CSD_SW_HMPT__SIZE, 0x00000001
.set CYFLD_CSD_SW_HMPS__OFFSET, 0x00000008
.set CYFLD_CSD_SW_HMPS__SIZE, 0x00000001
.set CYFLD_CSD_SW_HMMA__OFFSET, 0x0000000c
.set CYFLD_CSD_SW_HMMA__SIZE, 0x00000001
.set CYFLD_CSD_SW_HMMB__OFFSET, 0x00000010
.set CYFLD_CSD_SW_HMMB__SIZE, 0x00000001
.set CYFLD_CSD_SW_HMCA__OFFSET, 0x00000014
.set CYFLD_CSD_SW_HMCA__SIZE, 0x00000001
.set CYFLD_CSD_SW_HMCB__OFFSET, 0x00000018
.set CYFLD_CSD_SW_HMCB__SIZE, 0x00000001
.set CYFLD_CSD_SW_HMRH__OFFSET, 0x0000001c
.set CYFLD_CSD_SW_HMRH__SIZE, 0x00000001
.set CYREG_CSD_SW_HS_N_SEL, 0x40290284
.set CYFLD_CSD_SW_HCCC__OFFSET, 0x00000010
.set CYFLD_CSD_SW_HCCC__SIZE, 0x00000001
.set CYFLD_CSD_SW_HCCD__OFFSET, 0x00000014
.set CYFLD_CSD_SW_HCCD__SIZE, 0x00000001
.set CYFLD_CSD_SW_HCRH__OFFSET, 0x00000018
.set CYFLD_CSD_SW_HCRH__SIZE, 0x00000003
.set CYFLD_CSD_SW_HCRL__OFFSET, 0x0000001c
.set CYFLD_CSD_SW_HCRL__SIZE, 0x00000003
.set CYREG_CSD_SW_SHIELD_SEL, 0x40290288
.set CYFLD_CSD_SW_HCAV__OFFSET, 0x00000000
.set CYFLD_CSD_SW_HCAV__SIZE, 0x00000003
.set CYFLD_CSD_SW_HCAG__OFFSET, 0x00000004
.set CYFLD_CSD_SW_HCAG__SIZE, 0x00000003
.set CYFLD_CSD_SW_HCBV__OFFSET, 0x00000008
.set CYFLD_CSD_SW_HCBV__SIZE, 0x00000003
.set CYFLD_CSD_SW_HCBG__OFFSET, 0x0000000c
.set CYFLD_CSD_SW_HCBG__SIZE, 0x00000003
.set CYFLD_CSD_SW_HCCV__OFFSET, 0x00000010
.set CYFLD_CSD_SW_HCCV__SIZE, 0x00000001
.set CYFLD_CSD_SW_HCCG__OFFSET, 0x00000014
.set CYFLD_CSD_SW_HCCG__SIZE, 0x00000001
.set CYREG_CSD_SW_HS_P_SEL1, 0x4029028c
.set CYFLD_CSD_SW_HMRE__OFFSET, 0x00000000
.set CYFLD_CSD_SW_HMRE__SIZE, 0x00000001
.set CYREG_CSD_SW_AMUXBUF_SEL, 0x40290290
.set CYFLD_CSD_SW_IRBY__OFFSET, 0x00000004
.set CYFLD_CSD_SW_IRBY__SIZE, 0x00000001
.set CYFLD_CSD_SW_IRLB__OFFSET, 0x00000008
.set CYFLD_CSD_SW_IRLB__SIZE, 0x00000001
.set CYFLD_CSD_SW_ICA__OFFSET, 0x0000000c
.set CYFLD_CSD_SW_ICA__SIZE, 0x00000001
.set CYFLD_CSD_SW_ICB__OFFSET, 0x00000010
.set CYFLD_CSD_SW_ICB__SIZE, 0x00000003
.set CYFLD_CSD_SW_IRLI__OFFSET, 0x00000014
.set CYFLD_CSD_SW_IRLI__SIZE, 0x00000001
.set CYFLD_CSD_SW_IRH__OFFSET, 0x00000018
.set CYFLD_CSD_SW_IRH__SIZE, 0x00000001
.set CYFLD_CSD_SW_IRL__OFFSET, 0x0000001c
.set CYFLD_CSD_SW_IRL__SIZE, 0x00000001
.set CYREG_CSD_SW_BYP_SEL, 0x40290294
.set CYFLD_CSD_SW_BYA__OFFSET, 0x0000000c
.set CYFLD_CSD_SW_BYA__SIZE, 0x00000001
.set CYFLD_CSD_SW_BYB__OFFSET, 0x00000010
.set CYFLD_CSD_SW_BYB__SIZE, 0x00000001
.set CYFLD_CSD_SW_CBCC__OFFSET, 0x00000014
.set CYFLD_CSD_SW_CBCC__SIZE, 0x00000001
.set CYREG_CSD_SW_CMP_P_SEL, 0x402902a0
.set CYFLD_CSD_SW_SFPM__OFFSET, 0x00000000
.set CYFLD_CSD_SW_SFPM__SIZE, 0x00000003
.set CYFLD_CSD_SW_SFPT__OFFSET, 0x00000004
.set CYFLD_CSD_SW_SFPT__SIZE, 0x00000003
.set CYFLD_CSD_SW_SFPS__OFFSET, 0x00000008
.set CYFLD_CSD_SW_SFPS__SIZE, 0x00000003
.set CYFLD_CSD_SW_SFMA__OFFSET, 0x0000000c
.set CYFLD_CSD_SW_SFMA__SIZE, 0x00000001
.set CYFLD_CSD_SW_SFMB__OFFSET, 0x00000010
.set CYFLD_CSD_SW_SFMB__SIZE, 0x00000001
.set CYFLD_CSD_SW_SFCA__OFFSET, 0x00000014
.set CYFLD_CSD_SW_SFCA__SIZE, 0x00000001
.set CYFLD_CSD_SW_SFCB__OFFSET, 0x00000018
.set CYFLD_CSD_SW_SFCB__SIZE, 0x00000001
.set CYREG_CSD_SW_CMP_N_SEL, 0x402902a4
.set CYFLD_CSD_SW_SCRH__OFFSET, 0x00000018
.set CYFLD_CSD_SW_SCRH__SIZE, 0x00000003
.set CYFLD_CSD_SW_SCRL__OFFSET, 0x0000001c
.set CYFLD_CSD_SW_SCRL__SIZE, 0x00000003
.set CYREG_CSD_SW_REFGEN_SEL, 0x402902a8
.set CYFLD_CSD_SW_IAIB__OFFSET, 0x00000000
.set CYFLD_CSD_SW_IAIB__SIZE, 0x00000001
.set CYFLD_CSD_SW_IBCB__OFFSET, 0x00000004
.set CYFLD_CSD_SW_IBCB__SIZE, 0x00000001
.set CYFLD_CSD_SW_SGMB__OFFSET, 0x00000010
.set CYFLD_CSD_SW_SGMB__SIZE, 0x00000001
.set CYFLD_CSD_SW_SGRE__OFFSET, 0x00000018
.set CYFLD_CSD_SW_SGRE__SIZE, 0x00000001
.set CYFLD_CSD_SW_SGR__OFFSET, 0x0000001c
.set CYFLD_CSD_SW_SGR__SIZE, 0x00000001
.set CYREG_CSD_SW_FW_MOD_SEL, 0x402902b0
.set CYFLD_CSD_SW_F1PM__OFFSET, 0x00000000
.set CYFLD_CSD_SW_F1PM__SIZE, 0x00000001
.set CYFLD_CSD_SW_F1MA__OFFSET, 0x00000008
.set CYFLD_CSD_SW_F1MA__SIZE, 0x00000003
.set CYFLD_CSD_SW_F1CA__OFFSET, 0x00000010
.set CYFLD_CSD_SW_F1CA__SIZE, 0x00000003
.set CYFLD_CSD_SW_C1CC__OFFSET, 0x00000014
.set CYFLD_CSD_SW_C1CC__SIZE, 0x00000001
.set CYFLD_CSD_SW_C1CD__OFFSET, 0x00000018
.set CYFLD_CSD_SW_C1CD__SIZE, 0x00000001
.set CYFLD_CSD_SW_C1F1__OFFSET, 0x0000001c
.set CYFLD_CSD_SW_C1F1__SIZE, 0x00000001
.set CYREG_CSD_SW_FW_TANK_SEL, 0x402902b4
.set CYFLD_CSD_SW_F2PT__OFFSET, 0x00000004
.set CYFLD_CSD_SW_F2PT__SIZE, 0x00000001
.set CYFLD_CSD_SW_F2MA__OFFSET, 0x00000008
.set CYFLD_CSD_SW_F2MA__SIZE, 0x00000003
.set CYFLD_CSD_SW_F2CA__OFFSET, 0x0000000c
.set CYFLD_CSD_SW_F2CA__SIZE, 0x00000003
.set CYFLD_CSD_SW_F2CB__OFFSET, 0x00000010
.set CYFLD_CSD_SW_F2CB__SIZE, 0x00000003
.set CYFLD_CSD_SW_C2CC__OFFSET, 0x00000014
.set CYFLD_CSD_SW_C2CC__SIZE, 0x00000001
.set CYFLD_CSD_SW_C2CD__OFFSET, 0x00000018
.set CYFLD_CSD_SW_C2CD__SIZE, 0x00000001
.set CYFLD_CSD_SW_C2F2__OFFSET, 0x0000001c
.set CYFLD_CSD_SW_C2F2__SIZE, 0x00000001
.set CYREG_CSD_SW_DSI_SEL, 0x402902c0
.set CYFLD_CSD_DSI_CSH_TANK__OFFSET, 0x00000000
.set CYFLD_CSD_DSI_CSH_TANK__SIZE, 0x00000003
.set CYFLD_CSD_DSI_CMOD__OFFSET, 0x00000004
.set CYFLD_CSD_DSI_CMOD__SIZE, 0x00000003
.set CYREG_CSD_SEQ_TIME, 0x40290300
.set CYFLD_CSD_AZ_TIME__OFFSET, 0x00000000
.set CYFLD_CSD_AZ_TIME__SIZE, 0x00000008
.set CYREG_CSD_SEQ_INIT_CNT, 0x40290310
.set CYFLD_CSD_CONV_CNT__OFFSET, 0x00000000
.set CYFLD_CSD_CONV_CNT__SIZE, 0x00000010
.set CYREG_CSD_SEQ_NORM_CNT, 0x40290314
.set CYREG_CSD_ADC_CTL, 0x40290320
.set CYFLD_CSD_ADC_TIME__OFFSET, 0x00000000
.set CYFLD_CSD_ADC_TIME__SIZE, 0x00000008
.set CYFLD_CSD_ADC_MODE__OFFSET, 0x00000010
.set CYFLD_CSD_ADC_MODE__SIZE, 0x00000002
.set CYVAL_CSD_ADC_MODE_OFF, 0x00000000
.set CYVAL_CSD_ADC_MODE_VREF_CNT, 0x00000001
.set CYVAL_CSD_ADC_MODE_VREF_BY2_CNT, 0x00000002
.set CYVAL_CSD_ADC_MODE_VIN_CNT, 0x00000003
.set CYREG_CSD_SEQ_START, 0x40290340
.set CYFLD_CSD_START__OFFSET, 0x00000000
.set CYFLD_CSD_START__SIZE, 0x00000001
.set CYFLD_CSD_SEQ_MODE__OFFSET, 0x00000001
.set CYFLD_CSD_SEQ_MODE__SIZE, 0x00000001
.set CYFLD_CSD_ABORT__OFFSET, 0x00000003
.set CYFLD_CSD_ABORT__SIZE, 0x00000001
.set CYFLD_CSD_DSI_START_EN__OFFSET, 0x00000004
.set CYFLD_CSD_DSI_START_EN__SIZE, 0x00000001
.set CYFLD_CSD_AZ0_SKIP__OFFSET, 0x00000008
.set CYFLD_CSD_AZ0_SKIP__SIZE, 0x00000001
.set CYFLD_CSD_AZ1_SKIP__OFFSET, 0x00000009
.set CYFLD_CSD_AZ1_SKIP__SIZE, 0x00000001
.set CYDEV_LCD_BASE, 0x402a0000
.set CYDEV_LCD_SIZE, 0x00010000
.set CYREG_LCD_ID, 0x402a0000
.set CYFLD_LCD_ID__OFFSET, 0x00000000
.set CYFLD_LCD_ID__SIZE, 0x00000010
.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
.set CYFLD_LCD_REVISION__SIZE, 0x00000010
.set CYREG_LCD_DIVIDER, 0x402a0004
.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
.set CYREG_LCD_CONTROL, 0x402a0008
.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
.set CYFLD_LCD_TYPE__SIZE, 0x00000001
.set CYVAL_LCD_TYPE_TYPE_A, 0x00000000
.set CYVAL_LCD_TYPE_TYPE_B, 0x00000001
.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
.set CYFLD_LCD_BIAS__SIZE, 0x00000002
.set CYVAL_LCD_BIAS_HALF, 0x00000000
.set CYVAL_LCD_BIAS_THIRD, 0x00000001
.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
.set CYREG_LCD_DATA00, 0x402a0100
.set CYFLD_LCD_DATA__OFFSET, 0x00000000
.set CYFLD_LCD_DATA__SIZE, 0x00000020
.set CYREG_LCD_DATA01, 0x402a0104
.set CYREG_LCD_DATA02, 0x402a0108
.set CYREG_LCD_DATA03, 0x402a010c
.set CYREG_LCD_DATA04, 0x402a0110
.set CYREG_LCD_DATA05, 0x402a0114
.set CYREG_LCD_DATA06, 0x402a0118
.set CYREG_LCD_DATA07, 0x402a011c
.set CYREG_LCD_DATA10, 0x402a0200
.set CYREG_LCD_DATA11, 0x402a0204
.set CYREG_LCD_DATA12, 0x402a0208
.set CYREG_LCD_DATA13, 0x402a020c
.set CYREG_LCD_DATA14, 0x402a0210
.set CYREG_LCD_DATA15, 0x402a0214
.set CYREG_LCD_DATA16, 0x402a0218
.set CYREG_LCD_DATA17, 0x402a021c
.set CYDEV_LPCOMP_BASE, 0x402b0000
.set CYDEV_LPCOMP_SIZE, 0x00010000
.set CYREG_LPCOMP_ID, 0x402b0000
.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
.set CYREG_LPCOMP_CONFIG, 0x402b0004
.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
.set CYFLD_LPCOMP_DSI_BYPASS1__OFFSET, 0x00000010
.set CYFLD_LPCOMP_DSI_BYPASS1__SIZE, 0x00000001
.set CYFLD_LPCOMP_DSI_LEVEL1__OFFSET, 0x00000011
.set CYFLD_LPCOMP_DSI_LEVEL1__SIZE, 0x00000001
.set CYFLD_LPCOMP_DSI_BYPASS2__OFFSET, 0x00000014
.set CYFLD_LPCOMP_DSI_BYPASS2__SIZE, 0x00000001
.set CYFLD_LPCOMP_DSI_LEVEL2__OFFSET, 0x00000015
.set CYFLD_LPCOMP_DSI_LEVEL2__SIZE, 0x00000001
.set CYREG_LPCOMP_DFT, 0x402b0008
.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
.set CYREG_LPCOMP_INTR, 0x402b0010
.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
.set CYREG_LPCOMP_INTR_SET, 0x402b0014
.set CYREG_LPCOMP_INTR_MASK, 0x402b0018
.set CYFLD_LPCOMP_COMP1_MASK__OFFSET, 0x00000000
.set CYFLD_LPCOMP_COMP1_MASK__SIZE, 0x00000001
.set CYFLD_LPCOMP_COMP2_MASK__OFFSET, 0x00000001
.set CYFLD_LPCOMP_COMP2_MASK__SIZE, 0x00000001
.set CYREG_LPCOMP_INTR_MASKED, 0x402b001c
.set CYFLD_LPCOMP_COMP1_MASKED__OFFSET, 0x00000000
.set CYFLD_LPCOMP_COMP1_MASKED__SIZE, 0x00000001
.set CYFLD_LPCOMP_COMP2_MASKED__OFFSET, 0x00000001
.set CYFLD_LPCOMP_COMP2_MASKED__SIZE, 0x00000001
.set CYREG_LPCOMP_TRIM1, 0x402bff00
.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
.set CYREG_LPCOMP_TRIM2, 0x402bff04
.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
.set CYREG_LPCOMP_TRIM3, 0x402bff08
.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
.set CYREG_LPCOMP_TRIM4, 0x402bff0c
.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
.set CYDEV_CRYPTO_BASE, 0x402c0000
.set CYDEV_CRYPTO_SIZE, 0x00010000
.set CYREG_CRYPTO_CTL, 0x402c0000
.set CYFLD_CRYPTO_OPCODE__OFFSET, 0x00000000
.set CYFLD_CRYPTO_OPCODE__SIZE, 0x00000005
.set CYVAL_CRYPTO_OPCODE_AES_FORWARD, 0x00000000
.set CYVAL_CRYPTO_OPCODE_AES_INVERSE, 0x00000001
.set CYVAL_CRYPTO_OPCODE_SHA, 0x00000010
.set CYVAL_CRYPTO_OPCODE_CRC, 0x00000018
.set CYFLD_CRYPTO_ENABLED__OFFSET, 0x0000001f
.set CYFLD_CRYPTO_ENABLED__SIZE, 0x00000001
.set CYREG_CRYPTO_STATUS, 0x402c0004
.set CYFLD_CRYPTO_BUSY__OFFSET, 0x00000000
.set CYFLD_CRYPTO_BUSY__SIZE, 0x00000001
.set CYREG_CRYPTO_CMD, 0x402c0008
.set CYFLD_CRYPTO_START__OFFSET, 0x00000000
.set CYFLD_CRYPTO_START__SIZE, 0x00000001
.set CYREG_CRYPTO_TR_CTL0, 0x402c0280
.set CYFLD_CRYPTO_SAMPLE_CLOCK_DIV__OFFSET, 0x00000000
.set CYFLD_CRYPTO_SAMPLE_CLOCK_DIV__SIZE, 0x00000008
.set CYFLD_CRYPTO_RED_CLOCK_DIV__OFFSET, 0x00000008
.set CYFLD_CRYPTO_RED_CLOCK_DIV__SIZE, 0x00000008
.set CYFLD_CRYPTO_INIT_DELAY__OFFSET, 0x00000010
.set CYFLD_CRYPTO_INIT_DELAY__SIZE, 0x00000008
.set CYFLD_CRYPTO_VON_NEUMANN_CORR__OFFSET, 0x00000018
.set CYFLD_CRYPTO_VON_NEUMANN_CORR__SIZE, 0x00000001
.set CYFLD_CRYPTO_STOP_ON_AP_DETECT__OFFSET, 0x0000001c
.set CYFLD_CRYPTO_STOP_ON_AP_DETECT__SIZE, 0x00000001
.set CYFLD_CRYPTO_STOP_ON_RC_DETECT__OFFSET, 0x0000001d
.set CYFLD_CRYPTO_STOP_ON_RC_DETECT__SIZE, 0x00000001
.set CYREG_CRYPTO_TR_CTL1, 0x402c0284
.set CYFLD_CRYPTO_DATA_BIT_SIZE__OFFSET, 0x00000000
.set CYFLD_CRYPTO_DATA_BIT_SIZE__SIZE, 0x00000006
.set CYREG_CRYPTO_TR_RESULT0, 0x402c0288
.set CYFLD_CRYPTO_DATA32__OFFSET, 0x00000000
.set CYFLD_CRYPTO_DATA32__SIZE, 0x00000020
.set CYREG_CRYPTO_TR_RESULT1, 0x402c028c
.set CYREG_CRYPTO_TR_CMD, 0x402c0290
.set CYFLD_CRYPTO_START_RO11__OFFSET, 0x00000000
.set CYFLD_CRYPTO_START_RO11__SIZE, 0x00000001
.set CYFLD_CRYPTO_START_RO15__OFFSET, 0x00000001
.set CYFLD_CRYPTO_START_RO15__SIZE, 0x00000001
.set CYFLD_CRYPTO_START_GARO15__OFFSET, 0x00000002
.set CYFLD_CRYPTO_START_GARO15__SIZE, 0x00000001
.set CYFLD_CRYPTO_START_GARO31__OFFSET, 0x00000003
.set CYFLD_CRYPTO_START_GARO31__SIZE, 0x00000001
.set CYFLD_CRYPTO_START_FIRO15__OFFSET, 0x00000004
.set CYFLD_CRYPTO_START_FIRO15__SIZE, 0x00000001
.set CYFLD_CRYPTO_START_FIRO31__OFFSET, 0x00000005
.set CYFLD_CRYPTO_START_FIRO31__SIZE, 0x00000001
.set CYREG_CRYPTO_TR_GARO_CTL, 0x402c02a0
.set CYFLD_CRYPTO_POLYNOMIAL31__OFFSET, 0x00000000
.set CYFLD_CRYPTO_POLYNOMIAL31__SIZE, 0x0000001f
.set CYREG_CRYPTO_TR_FIRO_CTL, 0x402c02a4
.set CYREG_CRYPTO_TR_MON_CTL, 0x402c02c0
.set CYFLD_CRYPTO_BITSTREAM_SEL__OFFSET, 0x00000000
.set CYFLD_CRYPTO_BITSTREAM_SEL__SIZE, 0x00000002
.set CYREG_CRYPTO_TR_MON_CMD, 0x402c02c8
.set CYFLD_CRYPTO_START_AP__OFFSET, 0x00000000
.set CYFLD_CRYPTO_START_AP__SIZE, 0x00000001
.set CYFLD_CRYPTO_START_RC__OFFSET, 0x00000001
.set CYFLD_CRYPTO_START_RC__SIZE, 0x00000001
.set CYREG_CRYPTO_TR_MON_RC_CTL, 0x402c02d0
.set CYFLD_CRYPTO_CUTOFF_COUNT8__OFFSET, 0x00000000
.set CYFLD_CRYPTO_CUTOFF_COUNT8__SIZE, 0x00000008
.set CYREG_CRYPTO_TR_MON_RC_STATUS0, 0x402c02d8
.set CYFLD_CRYPTO_BIT__OFFSET, 0x00000000
.set CYFLD_CRYPTO_BIT__SIZE, 0x00000001
.set CYREG_CRYPTO_TR_MON_RC_STATUS1, 0x402c02dc
.set CYFLD_CRYPTO_REP_COUNT__OFFSET, 0x00000000
.set CYFLD_CRYPTO_REP_COUNT__SIZE, 0x00000008
.set CYREG_CRYPTO_TR_MON_AP_CTL, 0x402c02e0
.set CYFLD_CRYPTO_CUTOFF_COUNT16__OFFSET, 0x00000000
.set CYFLD_CRYPTO_CUTOFF_COUNT16__SIZE, 0x00000010
.set CYFLD_CRYPTO_WINDOW_SIZE__OFFSET, 0x00000010
.set CYFLD_CRYPTO_WINDOW_SIZE__SIZE, 0x00000010
.set CYREG_CRYPTO_TR_MON_AP_STATUS0, 0x402c02e8
.set CYREG_CRYPTO_TR_MON_AP_STATUS1, 0x402c02ec
.set CYFLD_CRYPTO_OCC_COUNT__OFFSET, 0x00000000
.set CYFLD_CRYPTO_OCC_COUNT__SIZE, 0x00000010
.set CYFLD_CRYPTO_WINDOW_INDEX__OFFSET, 0x00000010
.set CYFLD_CRYPTO_WINDOW_INDEX__SIZE, 0x00000010
.set CYREG_CRYPTO_INTR, 0x402c07c0
.set CYFLD_CRYPTO_DONE__OFFSET, 0x00000000
.set CYFLD_CRYPTO_DONE__SIZE, 0x00000001
.set CYFLD_CRYPTO_ACCESS_ERROR__OFFSET, 0x00000001
.set CYFLD_CRYPTO_ACCESS_ERROR__SIZE, 0x00000001
.set CYFLD_CRYPTO_TR_INITIALIZED__OFFSET, 0x00000006
.set CYFLD_CRYPTO_TR_INITIALIZED__SIZE, 0x00000001
.set CYFLD_CRYPTO_TR_DATA_AVAILABLE__OFFSET, 0x00000007
.set CYFLD_CRYPTO_TR_DATA_AVAILABLE__SIZE, 0x00000001
.set CYFLD_CRYPTO_TR_AP_DETECT__OFFSET, 0x00000008
.set CYFLD_CRYPTO_TR_AP_DETECT__SIZE, 0x00000001
.set CYFLD_CRYPTO_TR_RC_DETECT__OFFSET, 0x00000009
.set CYFLD_CRYPTO_TR_RC_DETECT__SIZE, 0x00000001
.set CYREG_CRYPTO_INTR_SET, 0x402c07c4
.set CYREG_CRYPTO_INTR_MASK, 0x402c07c8
.set CYREG_CRYPTO_INTR_MASKED, 0x402c07cc
.set CYREG_CRYPTO_MEM_BUFF0, 0x402c0800
.set CYREG_CRYPTO_MEM_BUFF1, 0x402c0804
.set CYREG_CRYPTO_MEM_BUFF2, 0x402c0808
.set CYREG_CRYPTO_MEM_BUFF3, 0x402c080c
.set CYREG_CRYPTO_MEM_BUFF4, 0x402c0810
.set CYREG_CRYPTO_MEM_BUFF5, 0x402c0814
.set CYREG_CRYPTO_MEM_BUFF6, 0x402c0818
.set CYREG_CRYPTO_MEM_BUFF7, 0x402c081c
.set CYREG_CRYPTO_MEM_BUFF8, 0x402c0820
.set CYREG_CRYPTO_MEM_BUFF9, 0x402c0824
.set CYREG_CRYPTO_MEM_BUFF10, 0x402c0828
.set CYREG_CRYPTO_MEM_BUFF11, 0x402c082c
.set CYREG_CRYPTO_MEM_BUFF12, 0x402c0830
.set CYREG_CRYPTO_MEM_BUFF13, 0x402c0834
.set CYREG_CRYPTO_MEM_BUFF14, 0x402c0838
.set CYREG_CRYPTO_MEM_BUFF15, 0x402c083c
.set CYREG_CRYPTO_MEM_BUFF16, 0x402c0840
.set CYREG_CRYPTO_MEM_BUFF17, 0x402c0844
.set CYREG_CRYPTO_MEM_BUFF18, 0x402c0848
.set CYREG_CRYPTO_MEM_BUFF19, 0x402c084c
.set CYREG_CRYPTO_MEM_BUFF20, 0x402c0850
.set CYREG_CRYPTO_MEM_BUFF21, 0x402c0854
.set CYREG_CRYPTO_MEM_BUFF22, 0x402c0858
.set CYREG_CRYPTO_MEM_BUFF23, 0x402c085c
.set CYREG_CRYPTO_MEM_BUFF24, 0x402c0860
.set CYREG_CRYPTO_MEM_BUFF25, 0x402c0864
.set CYREG_CRYPTO_MEM_BUFF26, 0x402c0868
.set CYREG_CRYPTO_MEM_BUFF27, 0x402c086c
.set CYREG_CRYPTO_MEM_BUFF28, 0x402c0870
.set CYREG_CRYPTO_MEM_BUFF29, 0x402c0874
.set CYREG_CRYPTO_MEM_BUFF30, 0x402c0878
.set CYREG_CRYPTO_MEM_BUFF31, 0x402c087c
.set CYREG_CRYPTO_MEM_BUFF32, 0x402c0880
.set CYREG_CRYPTO_MEM_BUFF33, 0x402c0884
.set CYREG_CRYPTO_MEM_BUFF34, 0x402c0888
.set CYREG_CRYPTO_MEM_BUFF35, 0x402c088c
.set CYREG_CRYPTO_MEM_BUFF36, 0x402c0890
.set CYREG_CRYPTO_MEM_BUFF37, 0x402c0894
.set CYREG_CRYPTO_MEM_BUFF38, 0x402c0898
.set CYREG_CRYPTO_MEM_BUFF39, 0x402c089c
.set CYREG_CRYPTO_MEM_BUFF40, 0x402c08a0
.set CYREG_CRYPTO_MEM_BUFF41, 0x402c08a4
.set CYREG_CRYPTO_MEM_BUFF42, 0x402c08a8
.set CYREG_CRYPTO_MEM_BUFF43, 0x402c08ac
.set CYREG_CRYPTO_MEM_BUFF44, 0x402c08b0
.set CYREG_CRYPTO_MEM_BUFF45, 0x402c08b4
.set CYREG_CRYPTO_MEM_BUFF46, 0x402c08b8
.set CYREG_CRYPTO_MEM_BUFF47, 0x402c08bc
.set CYREG_CRYPTO_MEM_BUFF48, 0x402c08c0
.set CYREG_CRYPTO_MEM_BUFF49, 0x402c08c4
.set CYREG_CRYPTO_MEM_BUFF50, 0x402c08c8
.set CYREG_CRYPTO_MEM_BUFF51, 0x402c08cc
.set CYREG_CRYPTO_MEM_BUFF52, 0x402c08d0
.set CYREG_CRYPTO_MEM_BUFF53, 0x402c08d4
.set CYREG_CRYPTO_MEM_BUFF54, 0x402c08d8
.set CYREG_CRYPTO_MEM_BUFF55, 0x402c08dc
.set CYREG_CRYPTO_MEM_BUFF56, 0x402c08e0
.set CYREG_CRYPTO_MEM_BUFF57, 0x402c08e4
.set CYREG_CRYPTO_MEM_BUFF58, 0x402c08e8
.set CYREG_CRYPTO_MEM_BUFF59, 0x402c08ec
.set CYREG_CRYPTO_MEM_BUFF60, 0x402c08f0
.set CYREG_CRYPTO_MEM_BUFF61, 0x402c08f4
.set CYREG_CRYPTO_MEM_BUFF62, 0x402c08f8
.set CYREG_CRYPTO_MEM_BUFF63, 0x402c08fc
.set CYREG_CRYPTO_PRIV_BUF, 0x402cff00
.set CYFLD_CRYPTO_BUF_PRIV_LIMIT__OFFSET, 0x00000000
.set CYFLD_CRYPTO_BUF_PRIV_LIMIT__SIZE, 0x00000003
.set CYDEV_CAN_BASE, 0x402e0000
.set CYDEV_CAN_SIZE, 0x00010000
.set CYREG_CAN_INT_STATUS, 0x402e0000
.set CYFLD_CAN_ARB_LOSS__OFFSET, 0x00000002
.set CYFLD_CAN_ARB_LOSS__SIZE, 0x00000001
.set CYFLD_CAN_OVR_LOAD__OFFSET, 0x00000003
.set CYFLD_CAN_OVR_LOAD__SIZE, 0x00000001
.set CYFLD_CAN_BIT_ERR__OFFSET, 0x00000004
.set CYFLD_CAN_BIT_ERR__SIZE, 0x00000001
.set CYFLD_CAN_STUFF_ERR__OFFSET, 0x00000005
.set CYFLD_CAN_STUFF_ERR__SIZE, 0x00000001
.set CYFLD_CAN_ACK_ERR__OFFSET, 0x00000006
.set CYFLD_CAN_ACK_ERR__SIZE, 0x00000001
.set CYFLD_CAN_FORM_ERR__OFFSET, 0x00000007
.set CYFLD_CAN_FORM_ERR__SIZE, 0x00000001
.set CYFLD_CAN_CRC_ERR__OFFSET, 0x00000008
.set CYFLD_CAN_CRC_ERR__SIZE, 0x00000001
.set CYFLD_CAN_BUS_OFF__OFFSET, 0x00000009
.set CYFLD_CAN_BUS_OFF__SIZE, 0x00000001
.set CYFLD_CAN_RX_MSG_LOSS__OFFSET, 0x0000000a
.set CYFLD_CAN_RX_MSG_LOSS__SIZE, 0x00000001
.set CYFLD_CAN_TX_MSG__OFFSET, 0x0000000b
.set CYFLD_CAN_TX_MSG__SIZE, 0x00000001
.set CYFLD_CAN_RX_MSG__OFFSET, 0x0000000c
.set CYFLD_CAN_RX_MSG__SIZE, 0x00000001
.set CYFLD_CAN_RTR_MSG__OFFSET, 0x0000000d
.set CYFLD_CAN_RTR_MSG__SIZE, 0x00000001
.set CYFLD_CAN_STUCK_AT_0__OFFSET, 0x0000000e
.set CYFLD_CAN_STUCK_AT_0__SIZE, 0x00000001
.set CYFLD_CAN_SST_FAILURE__OFFSET, 0x0000000f
.set CYFLD_CAN_SST_FAILURE__SIZE, 0x00000001
.set CYREG_CAN_INT_EBL, 0x402e0004
.set CYFLD_CAN_GLOBAL_INT_ENBL__OFFSET, 0x00000000
.set CYFLD_CAN_GLOBAL_INT_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_ARB_LOSS_ENBL__OFFSET, 0x00000002
.set CYFLD_CAN_ARB_LOSS_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_OVR_LOAD_ENBL__OFFSET, 0x00000003
.set CYFLD_CAN_OVR_LOAD_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_BIT_ERR_ENBL__OFFSET, 0x00000004
.set CYFLD_CAN_BIT_ERR_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_STUFF_ERR_ENBL__OFFSET, 0x00000005
.set CYFLD_CAN_STUFF_ERR_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_ACK_ERR_ENBL__OFFSET, 0x00000006
.set CYFLD_CAN_ACK_ERR_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_FORM_ERR_ENBL__OFFSET, 0x00000007
.set CYFLD_CAN_FORM_ERR_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_CRC_ERR_ENBL__OFFSET, 0x00000008
.set CYFLD_CAN_CRC_ERR_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_BUS_OFF_ENBL__OFFSET, 0x00000009
.set CYFLD_CAN_BUS_OFF_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_TX_MSG_ENBL__OFFSET, 0x0000000b
.set CYFLD_CAN_TX_MSG_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_RX_MSG_ENBl__OFFSET, 0x0000000c
.set CYFLD_CAN_RX_MSG_ENBl__SIZE, 0x00000001
.set CYFLD_CAN_RTR_MSG_ENBL__OFFSET, 0x0000000d
.set CYFLD_CAN_RTR_MSG_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_STUCK_AT_0_ENBL__OFFSET, 0x0000000e
.set CYFLD_CAN_STUCK_AT_0_ENBL__SIZE, 0x00000001
.set CYFLD_CAN_SST_FAILURE_ENBL__OFFSET, 0x0000000f
.set CYFLD_CAN_SST_FAILURE_ENBL__SIZE, 0x00000001
.set CYREG_CAN_BUFFER_STATUS, 0x402e0008
.set CYFLD_CAN_RX0_MSG_AV__OFFSET, 0x00000000
.set CYFLD_CAN_RX0_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX1_MSG_AV__OFFSET, 0x00000001
.set CYFLD_CAN_RX1_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX2_MSG_AV__OFFSET, 0x00000002
.set CYFLD_CAN_RX2_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX3_MSG_AV__OFFSET, 0x00000003
.set CYFLD_CAN_RX3_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX4_MSG_AV__OFFSET, 0x00000004
.set CYFLD_CAN_RX4_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX5_MSG_AV__OFFSET, 0x00000005
.set CYFLD_CAN_RX5_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX6_MSG_AV__OFFSET, 0x00000006
.set CYFLD_CAN_RX6_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX7_MSG_AV__OFFSET, 0x00000007
.set CYFLD_CAN_RX7_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX8_MSG_AV__OFFSET, 0x00000008
.set CYFLD_CAN_RX8_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX9_MSG_AV__OFFSET, 0x00000009
.set CYFLD_CAN_RX9_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX10_MSG_AV__OFFSET, 0x0000000a
.set CYFLD_CAN_RX10_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX11_MSG_AV__OFFSET, 0x0000000b
.set CYFLD_CAN_RX11_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX12_MSG_AV__OFFSET, 0x0000000c
.set CYFLD_CAN_RX12_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX13_MSG_AV__OFFSET, 0x0000000d
.set CYFLD_CAN_RX13_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX14_MSG_AV__OFFSET, 0x0000000e
.set CYFLD_CAN_RX14_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_RX15_MSG_AV__OFFSET, 0x0000000f
.set CYFLD_CAN_RX15_MSG_AV__SIZE, 0x00000001
.set CYFLD_CAN_TX0_REQ_PEND__OFFSET, 0x00000010
.set CYFLD_CAN_TX0_REQ_PEND__SIZE, 0x00000001
.set CYFLD_CAN_TX1_REQ_PEND__OFFSET, 0x00000011
.set CYFLD_CAN_TX1_REQ_PEND__SIZE, 0x00000001
.set CYFLD_CAN_TX2_REQ_PEND__OFFSET, 0x00000012
.set CYFLD_CAN_TX2_REQ_PEND__SIZE, 0x00000001
.set CYFLD_CAN_TX3_REQ_PEND__OFFSET, 0x00000013
.set CYFLD_CAN_TX3_REQ_PEND__SIZE, 0x00000001
.set CYFLD_CAN_TX4_REQ_PEND__OFFSET, 0x00000014
.set CYFLD_CAN_TX4_REQ_PEND__SIZE, 0x00000001
.set CYFLD_CAN_TX5_REQ_PEND__OFFSET, 0x00000015
.set CYFLD_CAN_TX5_REQ_PEND__SIZE, 0x00000001
.set CYFLD_CAN_TX6_REQ_PEND__OFFSET, 0x00000016
.set CYFLD_CAN_TX6_REQ_PEND__SIZE, 0x00000001
.set CYFLD_CAN_TX7_REQ_PEND__OFFSET, 0x00000017
.set CYFLD_CAN_TX7_REQ_PEND__SIZE, 0x00000001
.set CYREG_CAN_ERROR_STATUS, 0x402e000c
.set CYFLD_CAN_TX_ERR_CNT__OFFSET, 0x00000000
.set CYFLD_CAN_TX_ERR_CNT__SIZE, 0x00000008
.set CYFLD_CAN_RX_ERR_CNT__OFFSET, 0x00000008
.set CYFLD_CAN_RX_ERR_CNT__SIZE, 0x00000008
.set CYFLD_CAN_ERROR_STATE__OFFSET, 0x00000010
.set CYFLD_CAN_ERROR_STATE__SIZE, 0x00000002
.set CYFLD_CAN_TXGTE96__OFFSET, 0x00000012
.set CYFLD_CAN_TXGTE96__SIZE, 0x00000001
.set CYFLD_CAN_RXGTE96__OFFSET, 0x00000013
.set CYFLD_CAN_RXGTE96__SIZE, 0x00000001
.set CYREG_CAN_COMMAND, 0x402e0010
.set CYFLD_CAN_RUN__OFFSET, 0x00000000
.set CYFLD_CAN_RUN__SIZE, 0x00000001
.set CYFLD_CAN_LISTEN__OFFSET, 0x00000001
.set CYFLD_CAN_LISTEN__SIZE, 0x00000001
.set CYFLD_CAN_LOOPBACK_TEST__OFFSET, 0x00000002
.set CYFLD_CAN_LOOPBACK_TEST__SIZE, 0x00000001
.set CYFLD_CAN_SRAM_TEST__OFFSET, 0x00000003
.set CYFLD_CAN_SRAM_TEST__SIZE, 0x00000001
.set CYFLD_CAN_IP_REV_NUMBER__OFFSET, 0x00000010
.set CYFLD_CAN_IP_REV_NUMBER__SIZE, 0x00000008
.set CYFLD_CAN_IP_MINOR_VERSION__OFFSET, 0x00000018
.set CYFLD_CAN_IP_MINOR_VERSION__SIZE, 0x00000004
.set CYFLD_CAN_IP_MAJOR_VERSION__OFFSET, 0x0000001c
.set CYFLD_CAN_IP_MAJOR_VERSION__SIZE, 0x00000004
.set CYREG_CAN_CONFIG, 0x402e0014
.set CYFLD_CAN_EDGE_MODE__OFFSET, 0x00000000
.set CYFLD_CAN_EDGE_MODE__SIZE, 0x00000001
.set CYFLD_CAN_SAMPLING_MODE__OFFSET, 0x00000001
.set CYFLD_CAN_SAMPLING_MODE__SIZE, 0x00000001
.set CYFLD_CAN_CFG_SJW__OFFSET, 0x00000002
.set CYFLD_CAN_CFG_SJW__SIZE, 0x00000002
.set CYFLD_CAN_AUTO_RESTART__OFFSET, 0x00000004
.set CYFLD_CAN_AUTO_RESTART__SIZE, 0x00000001
.set CYFLD_CAN_CFG_TSEG2__OFFSET, 0x00000005
.set CYFLD_CAN_CFG_TSEG2__SIZE, 0x00000003
.set CYFLD_CAN_CFG_TSEG1__OFFSET, 0x00000008
.set CYFLD_CAN_CFG_TSEG1__SIZE, 0x00000004
.set CYFLD_CAN_CFG_ARBITER__OFFSET, 0x0000000c
.set CYFLD_CAN_CFG_ARBITER__SIZE, 0x00000001
.set CYFLD_CAN_SWAP_ENDIAN__OFFSET, 0x0000000d
.set CYFLD_CAN_SWAP_ENDIAN__SIZE, 0x00000001
.set CYFLD_CAN_ECR_MODE__OFFSET, 0x0000000e
.set CYFLD_CAN_ECR_MODE__SIZE, 0x00000001
.set CYFLD_CAN_CFG_BITRATE__OFFSET, 0x00000010
.set CYFLD_CAN_CFG_BITRATE__SIZE, 0x0000000f
.set CYREG_CAN_ECR, 0x402e0018
.set CYFLD_CAN_ECR_STATUS__OFFSET, 0x00000000
.set CYFLD_CAN_ECR_STATUS__SIZE, 0x00000001
.set CYFLD_CAN_ERROR_TYPE__OFFSET, 0x00000001
.set CYFLD_CAN_ERROR_TYPE__SIZE, 0x00000003
.set CYFLD_CAN_RX_MODE__OFFSET, 0x00000004
.set CYFLD_CAN_RX_MODE__SIZE, 0x00000001
.set CYFLD_CAN_TX_MODE__OFFSET, 0x00000005
.set CYFLD_CAN_TX_MODE__SIZE, 0x00000001
.set CYFLD_CAN_BIT__OFFSET, 0x00000006
.set CYFLD_CAN_BIT__SIZE, 0x00000006
.set CYFLD_CAN_Field__OFFSET, 0x0000000c
.set CYFLD_CAN_Field__SIZE, 0x00000005
.set CYDEV_CAN_CAN_TX0_BASE, 0x402e0020
.set CYDEV_CAN_CAN_TX0_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX0_CONTROL, 0x402e0020
.set CYFLD_CAN_CAN_TX_TX_REQ__OFFSET, 0x00000000
.set CYFLD_CAN_CAN_TX_TX_REQ__SIZE, 0x00000001
.set CYFLD_CAN_CAN_TX_TX_ABORT__OFFSET, 0x00000001
.set CYFLD_CAN_CAN_TX_TX_ABORT__SIZE, 0x00000001
.set CYFLD_CAN_CAN_TX_TX_INT_EBL__OFFSET, 0x00000002
.set CYFLD_CAN_CAN_TX_TX_INT_EBL__SIZE, 0x00000001
.set CYFLD_CAN_CAN_TX_WPNL__OFFSET, 0x00000003
.set CYFLD_CAN_CAN_TX_WPNL__SIZE, 0x00000001
.set CYFLD_CAN_CAN_TX_DLC__OFFSET, 0x00000010
.set CYFLD_CAN_CAN_TX_DLC__SIZE, 0x00000004
.set CYFLD_CAN_CAN_TX_IDE__OFFSET, 0x00000014
.set CYFLD_CAN_CAN_TX_IDE__SIZE, 0x00000001
.set CYFLD_CAN_CAN_TX_RTR__OFFSET, 0x00000015
.set CYFLD_CAN_CAN_TX_RTR__SIZE, 0x00000001
.set CYFLD_CAN_CAN_TX_WPNH__OFFSET, 0x00000017
.set CYFLD_CAN_CAN_TX_WPNH__SIZE, 0x00000001
.set CYREG_CAN_CAN_TX0_ID, 0x402e0024
.set CYFLD_CAN_CAN_TX_ID__OFFSET, 0x00000003
.set CYFLD_CAN_CAN_TX_ID__SIZE, 0x0000001d
.set CYREG_CAN_CAN_TX0_DATA_HIGH, 0x402e0028
.set CYFLD_CAN_CAN_TX_DATA__OFFSET, 0x00000000
.set CYFLD_CAN_CAN_TX_DATA__SIZE, 0x00000020
.set CYREG_CAN_CAN_TX0_DATA_LOW, 0x402e002c
.set CYDEV_CAN_CAN_TX1_BASE, 0x402e0030
.set CYDEV_CAN_CAN_TX1_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX1_CONTROL, 0x402e0030
.set CYREG_CAN_CAN_TX1_ID, 0x402e0034
.set CYREG_CAN_CAN_TX1_DATA_HIGH, 0x402e0038
.set CYREG_CAN_CAN_TX1_DATA_LOW, 0x402e003c
.set CYDEV_CAN_CAN_TX2_BASE, 0x402e0040
.set CYDEV_CAN_CAN_TX2_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX2_CONTROL, 0x402e0040
.set CYREG_CAN_CAN_TX2_ID, 0x402e0044
.set CYREG_CAN_CAN_TX2_DATA_HIGH, 0x402e0048
.set CYREG_CAN_CAN_TX2_DATA_LOW, 0x402e004c
.set CYDEV_CAN_CAN_TX3_BASE, 0x402e0050
.set CYDEV_CAN_CAN_TX3_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX3_CONTROL, 0x402e0050
.set CYREG_CAN_CAN_TX3_ID, 0x402e0054
.set CYREG_CAN_CAN_TX3_DATA_HIGH, 0x402e0058
.set CYREG_CAN_CAN_TX3_DATA_LOW, 0x402e005c
.set CYDEV_CAN_CAN_TX4_BASE, 0x402e0060
.set CYDEV_CAN_CAN_TX4_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX4_CONTROL, 0x402e0060
.set CYREG_CAN_CAN_TX4_ID, 0x402e0064
.set CYREG_CAN_CAN_TX4_DATA_HIGH, 0x402e0068
.set CYREG_CAN_CAN_TX4_DATA_LOW, 0x402e006c
.set CYDEV_CAN_CAN_TX5_BASE, 0x402e0070
.set CYDEV_CAN_CAN_TX5_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX5_CONTROL, 0x402e0070
.set CYREG_CAN_CAN_TX5_ID, 0x402e0074
.set CYREG_CAN_CAN_TX5_DATA_HIGH, 0x402e0078
.set CYREG_CAN_CAN_TX5_DATA_LOW, 0x402e007c
.set CYDEV_CAN_CAN_TX6_BASE, 0x402e0080
.set CYDEV_CAN_CAN_TX6_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX6_CONTROL, 0x402e0080
.set CYREG_CAN_CAN_TX6_ID, 0x402e0084
.set CYREG_CAN_CAN_TX6_DATA_HIGH, 0x402e0088
.set CYREG_CAN_CAN_TX6_DATA_LOW, 0x402e008c
.set CYDEV_CAN_CAN_TX7_BASE, 0x402e0090
.set CYDEV_CAN_CAN_TX7_SIZE, 0x00000010
.set CYREG_CAN_CAN_TX7_CONTROL, 0x402e0090
.set CYREG_CAN_CAN_TX7_ID, 0x402e0094
.set CYREG_CAN_CAN_TX7_DATA_HIGH, 0x402e0098
.set CYREG_CAN_CAN_TX7_DATA_LOW, 0x402e009c
.set CYDEV_CAN_CAN_RX0_BASE, 0x402e00a0
.set CYDEV_CAN_CAN_RX0_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX0_CONTROL, 0x402e00a0
.set CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__OFFSET, 0x00000000
.set CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__OFFSET, 0x00000001
.set CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_RTR_ABORT__OFFSET, 0x00000002
.set CYFLD_CAN_CAN_RX_RTR_ABORT__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_BUFFER_EN__OFFSET, 0x00000003
.set CYFLD_CAN_CAN_RX_BUFFER_EN__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_RTR_REPLY__OFFSET, 0x00000004
.set CYFLD_CAN_CAN_RX_RTR_REPLY__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_RX_INT_EBL__OFFSET, 0x00000005
.set CYFLD_CAN_CAN_RX_RX_INT_EBL__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_LINK_FLAG__OFFSET, 0x00000006
.set CYFLD_CAN_CAN_RX_LINK_FLAG__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_WPNL__OFFSET, 0x00000007
.set CYFLD_CAN_CAN_RX_WPNL__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_DLC__OFFSET, 0x00000010
.set CYFLD_CAN_CAN_RX_DLC__SIZE, 0x00000004
.set CYFLD_CAN_CAN_RX_IDE_FMT__OFFSET, 0x00000014
.set CYFLD_CAN_CAN_RX_IDE_FMT__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_RTR_MSG__OFFSET, 0x00000015
.set CYFLD_CAN_CAN_RX_RTR_MSG__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_WPNH__OFFSET, 0x00000017
.set CYFLD_CAN_CAN_RX_WPNH__SIZE, 0x00000001
.set CYREG_CAN_CAN_RX0_ID, 0x402e00a4
.set CYFLD_CAN_CAN_RX_ID__OFFSET, 0x00000003
.set CYFLD_CAN_CAN_RX_ID__SIZE, 0x0000001d
.set CYREG_CAN_CAN_RX0_DATA_HIGH, 0x402e00a8
.set CYFLD_CAN_CAN_RX_DATA__OFFSET, 0x00000000
.set CYFLD_CAN_CAN_RX_DATA__SIZE, 0x00000020
.set CYREG_CAN_CAN_RX0_DATA_LOW, 0x402e00ac
.set CYREG_CAN_CAN_RX0_AMR, 0x402e00b0
.set CYFLD_CAN_CAN_RX_RTR__OFFSET, 0x00000001
.set CYFLD_CAN_CAN_RX_RTR__SIZE, 0x00000001
.set CYFLD_CAN_CAN_RX_IDE__OFFSET, 0x00000002
.set CYFLD_CAN_CAN_RX_IDE__SIZE, 0x00000001
.set CYREG_CAN_CAN_RX0_ACR, 0x402e00b4
.set CYREG_CAN_CAN_RX0_AMR_DATA, 0x402e00b8
.set CYFLD_CAN_CAN_RX_DATAL__OFFSET, 0x00000000
.set CYFLD_CAN_CAN_RX_DATAL__SIZE, 0x00000010
.set CYREG_CAN_CAN_RX0_ACR_DATA, 0x402e00bc
.set CYDEV_CAN_CAN_RX1_BASE, 0x402e00c0
.set CYDEV_CAN_CAN_RX1_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX1_CONTROL, 0x402e00c0
.set CYREG_CAN_CAN_RX1_ID, 0x402e00c4
.set CYREG_CAN_CAN_RX1_DATA_HIGH, 0x402e00c8
.set CYREG_CAN_CAN_RX1_DATA_LOW, 0x402e00cc
.set CYREG_CAN_CAN_RX1_AMR, 0x402e00d0
.set CYREG_CAN_CAN_RX1_ACR, 0x402e00d4
.set CYREG_CAN_CAN_RX1_AMR_DATA, 0x402e00d8
.set CYREG_CAN_CAN_RX1_ACR_DATA, 0x402e00dc
.set CYDEV_CAN_CAN_RX2_BASE, 0x402e00e0
.set CYDEV_CAN_CAN_RX2_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX2_CONTROL, 0x402e00e0
.set CYREG_CAN_CAN_RX2_ID, 0x402e00e4
.set CYREG_CAN_CAN_RX2_DATA_HIGH, 0x402e00e8
.set CYREG_CAN_CAN_RX2_DATA_LOW, 0x402e00ec
.set CYREG_CAN_CAN_RX2_AMR, 0x402e00f0
.set CYREG_CAN_CAN_RX2_ACR, 0x402e00f4
.set CYREG_CAN_CAN_RX2_AMR_DATA, 0x402e00f8
.set CYREG_CAN_CAN_RX2_ACR_DATA, 0x402e00fc
.set CYDEV_CAN_CAN_RX3_BASE, 0x402e0100
.set CYDEV_CAN_CAN_RX3_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX3_CONTROL, 0x402e0100
.set CYREG_CAN_CAN_RX3_ID, 0x402e0104
.set CYREG_CAN_CAN_RX3_DATA_HIGH, 0x402e0108
.set CYREG_CAN_CAN_RX3_DATA_LOW, 0x402e010c
.set CYREG_CAN_CAN_RX3_AMR, 0x402e0110
.set CYREG_CAN_CAN_RX3_ACR, 0x402e0114
.set CYREG_CAN_CAN_RX3_AMR_DATA, 0x402e0118
.set CYREG_CAN_CAN_RX3_ACR_DATA, 0x402e011c
.set CYDEV_CAN_CAN_RX4_BASE, 0x402e0120
.set CYDEV_CAN_CAN_RX4_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX4_CONTROL, 0x402e0120
.set CYREG_CAN_CAN_RX4_ID, 0x402e0124
.set CYREG_CAN_CAN_RX4_DATA_HIGH, 0x402e0128
.set CYREG_CAN_CAN_RX4_DATA_LOW, 0x402e012c
.set CYREG_CAN_CAN_RX4_AMR, 0x402e0130
.set CYREG_CAN_CAN_RX4_ACR, 0x402e0134
.set CYREG_CAN_CAN_RX4_AMR_DATA, 0x402e0138
.set CYREG_CAN_CAN_RX4_ACR_DATA, 0x402e013c
.set CYDEV_CAN_CAN_RX5_BASE, 0x402e0140
.set CYDEV_CAN_CAN_RX5_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX5_CONTROL, 0x402e0140
.set CYREG_CAN_CAN_RX5_ID, 0x402e0144
.set CYREG_CAN_CAN_RX5_DATA_HIGH, 0x402e0148
.set CYREG_CAN_CAN_RX5_DATA_LOW, 0x402e014c
.set CYREG_CAN_CAN_RX5_AMR, 0x402e0150
.set CYREG_CAN_CAN_RX5_ACR, 0x402e0154
.set CYREG_CAN_CAN_RX5_AMR_DATA, 0x402e0158
.set CYREG_CAN_CAN_RX5_ACR_DATA, 0x402e015c
.set CYDEV_CAN_CAN_RX6_BASE, 0x402e0160
.set CYDEV_CAN_CAN_RX6_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX6_CONTROL, 0x402e0160
.set CYREG_CAN_CAN_RX6_ID, 0x402e0164
.set CYREG_CAN_CAN_RX6_DATA_HIGH, 0x402e0168
.set CYREG_CAN_CAN_RX6_DATA_LOW, 0x402e016c
.set CYREG_CAN_CAN_RX6_AMR, 0x402e0170
.set CYREG_CAN_CAN_RX6_ACR, 0x402e0174
.set CYREG_CAN_CAN_RX6_AMR_DATA, 0x402e0178
.set CYREG_CAN_CAN_RX6_ACR_DATA, 0x402e017c
.set CYDEV_CAN_CAN_RX7_BASE, 0x402e0180
.set CYDEV_CAN_CAN_RX7_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX7_CONTROL, 0x402e0180
.set CYREG_CAN_CAN_RX7_ID, 0x402e0184
.set CYREG_CAN_CAN_RX7_DATA_HIGH, 0x402e0188
.set CYREG_CAN_CAN_RX7_DATA_LOW, 0x402e018c
.set CYREG_CAN_CAN_RX7_AMR, 0x402e0190
.set CYREG_CAN_CAN_RX7_ACR, 0x402e0194
.set CYREG_CAN_CAN_RX7_AMR_DATA, 0x402e0198
.set CYREG_CAN_CAN_RX7_ACR_DATA, 0x402e019c
.set CYDEV_CAN_CAN_RX8_BASE, 0x402e01a0
.set CYDEV_CAN_CAN_RX8_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX8_CONTROL, 0x402e01a0
.set CYREG_CAN_CAN_RX8_ID, 0x402e01a4
.set CYREG_CAN_CAN_RX8_DATA_HIGH, 0x402e01a8
.set CYREG_CAN_CAN_RX8_DATA_LOW, 0x402e01ac
.set CYREG_CAN_CAN_RX8_AMR, 0x402e01b0
.set CYREG_CAN_CAN_RX8_ACR, 0x402e01b4
.set CYREG_CAN_CAN_RX8_AMR_DATA, 0x402e01b8
.set CYREG_CAN_CAN_RX8_ACR_DATA, 0x402e01bc
.set CYDEV_CAN_CAN_RX9_BASE, 0x402e01c0
.set CYDEV_CAN_CAN_RX9_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX9_CONTROL, 0x402e01c0
.set CYREG_CAN_CAN_RX9_ID, 0x402e01c4
.set CYREG_CAN_CAN_RX9_DATA_HIGH, 0x402e01c8
.set CYREG_CAN_CAN_RX9_DATA_LOW, 0x402e01cc
.set CYREG_CAN_CAN_RX9_AMR, 0x402e01d0
.set CYREG_CAN_CAN_RX9_ACR, 0x402e01d4
.set CYREG_CAN_CAN_RX9_AMR_DATA, 0x402e01d8
.set CYREG_CAN_CAN_RX9_ACR_DATA, 0x402e01dc
.set CYDEV_CAN_CAN_RX10_BASE, 0x402e01e0
.set CYDEV_CAN_CAN_RX10_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX10_CONTROL, 0x402e01e0
.set CYREG_CAN_CAN_RX10_ID, 0x402e01e4
.set CYREG_CAN_CAN_RX10_DATA_HIGH, 0x402e01e8
.set CYREG_CAN_CAN_RX10_DATA_LOW, 0x402e01ec
.set CYREG_CAN_CAN_RX10_AMR, 0x402e01f0
.set CYREG_CAN_CAN_RX10_ACR, 0x402e01f4
.set CYREG_CAN_CAN_RX10_AMR_DATA, 0x402e01f8
.set CYREG_CAN_CAN_RX10_ACR_DATA, 0x402e01fc
.set CYDEV_CAN_CAN_RX11_BASE, 0x402e0200
.set CYDEV_CAN_CAN_RX11_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX11_CONTROL, 0x402e0200
.set CYREG_CAN_CAN_RX11_ID, 0x402e0204
.set CYREG_CAN_CAN_RX11_DATA_HIGH, 0x402e0208
.set CYREG_CAN_CAN_RX11_DATA_LOW, 0x402e020c
.set CYREG_CAN_CAN_RX11_AMR, 0x402e0210
.set CYREG_CAN_CAN_RX11_ACR, 0x402e0214
.set CYREG_CAN_CAN_RX11_AMR_DATA, 0x402e0218
.set CYREG_CAN_CAN_RX11_ACR_DATA, 0x402e021c
.set CYDEV_CAN_CAN_RX12_BASE, 0x402e0220
.set CYDEV_CAN_CAN_RX12_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX12_CONTROL, 0x402e0220
.set CYREG_CAN_CAN_RX12_ID, 0x402e0224
.set CYREG_CAN_CAN_RX12_DATA_HIGH, 0x402e0228
.set CYREG_CAN_CAN_RX12_DATA_LOW, 0x402e022c
.set CYREG_CAN_CAN_RX12_AMR, 0x402e0230
.set CYREG_CAN_CAN_RX12_ACR, 0x402e0234
.set CYREG_CAN_CAN_RX12_AMR_DATA, 0x402e0238
.set CYREG_CAN_CAN_RX12_ACR_DATA, 0x402e023c
.set CYDEV_CAN_CAN_RX13_BASE, 0x402e0240
.set CYDEV_CAN_CAN_RX13_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX13_CONTROL, 0x402e0240
.set CYREG_CAN_CAN_RX13_ID, 0x402e0244
.set CYREG_CAN_CAN_RX13_DATA_HIGH, 0x402e0248
.set CYREG_CAN_CAN_RX13_DATA_LOW, 0x402e024c
.set CYREG_CAN_CAN_RX13_AMR, 0x402e0250
.set CYREG_CAN_CAN_RX13_ACR, 0x402e0254
.set CYREG_CAN_CAN_RX13_AMR_DATA, 0x402e0258
.set CYREG_CAN_CAN_RX13_ACR_DATA, 0x402e025c
.set CYDEV_CAN_CAN_RX14_BASE, 0x402e0260
.set CYDEV_CAN_CAN_RX14_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX14_CONTROL, 0x402e0260
.set CYREG_CAN_CAN_RX14_ID, 0x402e0264
.set CYREG_CAN_CAN_RX14_DATA_HIGH, 0x402e0268
.set CYREG_CAN_CAN_RX14_DATA_LOW, 0x402e026c
.set CYREG_CAN_CAN_RX14_AMR, 0x402e0270
.set CYREG_CAN_CAN_RX14_ACR, 0x402e0274
.set CYREG_CAN_CAN_RX14_AMR_DATA, 0x402e0278
.set CYREG_CAN_CAN_RX14_ACR_DATA, 0x402e027c
.set CYDEV_CAN_CAN_RX15_BASE, 0x402e0280
.set CYDEV_CAN_CAN_RX15_SIZE, 0x00000020
.set CYREG_CAN_CAN_RX15_CONTROL, 0x402e0280
.set CYREG_CAN_CAN_RX15_ID, 0x402e0284
.set CYREG_CAN_CAN_RX15_DATA_HIGH, 0x402e0288
.set CYREG_CAN_CAN_RX15_DATA_LOW, 0x402e028c
.set CYREG_CAN_CAN_RX15_AMR, 0x402e0290
.set CYREG_CAN_CAN_RX15_ACR, 0x402e0294
.set CYREG_CAN_CAN_RX15_AMR_DATA, 0x402e0298
.set CYREG_CAN_CAN_RX15_ACR_DATA, 0x402e029c
.set CYREG_CAN_CNTL, 0x402e0400
.set CYFLD_CAN_TT_ENABLE__OFFSET, 0x00000000
.set CYFLD_CAN_TT_ENABLE__SIZE, 0x00000001
.set CYFLD_CAN_IP_ENABLE__OFFSET, 0x0000001f
.set CYFLD_CAN_IP_ENABLE__SIZE, 0x00000001
.set CYREG_CAN_TTCAN_COUNTER, 0x402e0404
.set CYFLD_CAN_LOCAL_TIME__OFFSET, 0x00000010
.set CYFLD_CAN_LOCAL_TIME__SIZE, 0x00000010
.set CYREG_CAN_TTCAN_COMPARE, 0x402e0408
.set CYFLD_CAN_TIME_MARK__OFFSET, 0x00000010
.set CYFLD_CAN_TIME_MARK__SIZE, 0x00000010
.set CYREG_CAN_TTCAN_CAPTURE, 0x402e040c
.set CYFLD_CAN_SYNC_MARK__OFFSET, 0x00000010
.set CYFLD_CAN_SYNC_MARK__SIZE, 0x00000010
.set CYREG_CAN_TTCAN_TIMING, 0x402e0410
.set CYREG_CAN_INTR_CAN, 0x402e0414
.set CYFLD_CAN_INT_STATUS__OFFSET, 0x00000000
.set CYFLD_CAN_INT_STATUS__SIZE, 0x00000001
.set CYFLD_CAN_TT_COMPARE__OFFSET, 0x00000001
.set CYFLD_CAN_TT_COMPARE__SIZE, 0x00000001
.set CYFLD_CAN_TT_CAPTURE__OFFSET, 0x00000002
.set CYFLD_CAN_TT_CAPTURE__SIZE, 0x00000001
.set CYREG_CAN_INTR_CAN_SET, 0x402e0418
.set CYREG_CAN_INTR_CAN_MASK, 0x402e041c
.set CYREG_CAN_INTR_CAN_MASKED, 0x402e0420
.set CYDEV_EXCO_BASE, 0x402f0000
.set CYDEV_EXCO_SIZE, 0x00010000
.set CYREG_EXCO_CLK_SELECT, 0x402f0000
.set CYFLD_EXCO_CLK_SELECT__OFFSET, 0x00000000
.set CYFLD_EXCO_CLK_SELECT__SIZE, 0x00000001
.set CYFLD_EXCO_REF_SEL__OFFSET, 0x00000001
.set CYFLD_EXCO_REF_SEL__SIZE, 0x00000001
.set CYREG_EXCO_ECO_CONFIG, 0x402f0008
.set CYFLD_EXCO_CLK_EN__OFFSET, 0x00000000
.set CYFLD_EXCO_CLK_EN__SIZE, 0x00000001
.set CYFLD_EXCO_AGC_EN__OFFSET, 0x00000001
.set CYFLD_EXCO_AGC_EN__SIZE, 0x00000001
.set CYFLD_EXCO_ENABLE__OFFSET, 0x0000001f
.set CYFLD_EXCO_ENABLE__SIZE, 0x00000001
.set CYREG_EXCO_ECO_STATUS, 0x402f000c
.set CYFLD_EXCO_WATCHDOG_ERROR__OFFSET, 0x00000000
.set CYFLD_EXCO_WATCHDOG_ERROR__SIZE, 0x00000001
.set CYREG_EXCO_PLL_CONFIG, 0x402f0014
.set CYFLD_EXCO_FEEDBACK_DIV__OFFSET, 0x00000000
.set CYFLD_EXCO_FEEDBACK_DIV__SIZE, 0x00000008
.set CYFLD_EXCO_REFERENCE_DIV__OFFSET, 0x00000008
.set CYFLD_EXCO_REFERENCE_DIV__SIZE, 0x00000006
.set CYFLD_EXCO_OUTPUT_DIV__OFFSET, 0x0000000e
.set CYFLD_EXCO_OUTPUT_DIV__SIZE, 0x00000002
.set CYVAL_EXCO_OUTPUT_DIV_PASS, 0x00000000
.set CYVAL_EXCO_OUTPUT_DIV_DIV2, 0x00000001
.set CYVAL_EXCO_OUTPUT_DIV_DIV4, 0x00000002
.set CYVAL_EXCO_OUTPUT_DIV_DIV8, 0x00000003
.set CYFLD_EXCO_ICP_SEL__OFFSET, 0x00000010
.set CYFLD_EXCO_ICP_SEL__SIZE, 0x00000003
.set CYFLD_EXCO_BYPASS_SEL__OFFSET, 0x00000014
.set CYFLD_EXCO_BYPASS_SEL__SIZE, 0x00000002
.set CYVAL_EXCO_BYPASS_SEL_AUTO, 0x00000000
.set CYVAL_EXCO_BYPASS_SEL_AUTO1, 0x00000001
.set CYVAL_EXCO_BYPASS_SEL_PLL_REF, 0x00000002
.set CYVAL_EXCO_BYPASS_SEL_PLL_OUT, 0x00000003
.set CYFLD_EXCO_ISOLATE_N__OFFSET, 0x0000001e
.set CYFLD_EXCO_ISOLATE_N__SIZE, 0x00000001
.set CYREG_EXCO_PLL_STATUS, 0x402f0018
.set CYFLD_EXCO_LOCKED__OFFSET, 0x00000000
.set CYFLD_EXCO_LOCKED__SIZE, 0x00000001
.set CYREG_EXCO_PLL_TEST, 0x402f001c
.set CYFLD_EXCO_TEST_MODE__OFFSET, 0x00000000
.set CYFLD_EXCO_TEST_MODE__SIZE, 0x00000003
.set CYVAL_EXCO_TEST_MODE_NORMAL, 0x00000000
.set CYVAL_EXCO_TEST_MODE_TEST_VC_LKG, 0x00000001
.set CYVAL_EXCO_TEST_MODE_TEST_CP_DN, 0x00000002
.set CYVAL_EXCO_TEST_MODE_TEST_CP_UP, 0x00000003
.set CYVAL_EXCO_TEST_MODE_USER_EXT_FL, 0x00000004
.set CYVAL_EXCO_TEST_MODE_TEST_CTR_PQ, 0x00000005
.set CYVAL_EXCO_TEST_MODE_TEST_LD_DLY, 0x00000006
.set CYVAL_EXCO_TEST_MODE_TEST_CTR_ALT, 0x00000007
.set CYFLD_EXCO_FAST_LOCK_EN__OFFSET, 0x00000003
.set CYFLD_EXCO_FAST_LOCK_EN__SIZE, 0x00000001
.set CYFLD_EXCO_UNLOCK_OCCURRED__OFFSET, 0x00000004
.set CYFLD_EXCO_UNLOCK_OCCURRED__SIZE, 0x00000001
.set CYREG_EXCO_EXCO_PGM_CLK, 0x402f0020
.set CYFLD_EXCO_CLK_ECO__OFFSET, 0x00000001
.set CYFLD_EXCO_CLK_ECO__SIZE, 0x00000001
.set CYFLD_EXCO_CLK_PLL0_IN__OFFSET, 0x00000002
.set CYFLD_EXCO_CLK_PLL0_IN__SIZE, 0x00000001
.set CYFLD_EXCO_CLK_PLL0_OUT__OFFSET, 0x00000003
.set CYFLD_EXCO_CLK_PLL0_OUT__SIZE, 0x00000001
.set CYFLD_EXCO_EN_CLK_PLL0__OFFSET, 0x00000004
.set CYFLD_EXCO_EN_CLK_PLL0__SIZE, 0x00000001
.set CYREG_EXCO_ECO_TRIM0, 0x402fff00
.set CYFLD_EXCO_WDTRIM__OFFSET, 0x00000000
.set CYFLD_EXCO_WDTRIM__SIZE, 0x00000002
.set CYFLD_EXCO_ATRIM__OFFSET, 0x00000002
.set CYFLD_EXCO_ATRIM__SIZE, 0x00000003
.set CYREG_EXCO_ECO_TRIM1, 0x402fff04
.set CYFLD_EXCO_FTRIM__OFFSET, 0x00000000
.set CYFLD_EXCO_FTRIM__SIZE, 0x00000002
.set CYFLD_EXCO_RTRIM__OFFSET, 0x00000002
.set CYFLD_EXCO_RTRIM__SIZE, 0x00000002
.set CYFLD_EXCO_GTRIM__OFFSET, 0x00000004
.set CYFLD_EXCO_GTRIM__SIZE, 0x00000002
.set CYREG_EXCO_ECO_TRIM2, 0x402fff08
.set CYFLD_EXCO_ITRIM__OFFSET, 0x00000000
.set CYFLD_EXCO_ITRIM__SIZE, 0x00000006
.set CYREG_EXCO_PLL_TRIM, 0x402fff0c
.set CYFLD_EXCO_VCO_GAIN__OFFSET, 0x00000000
.set CYFLD_EXCO_VCO_GAIN__SIZE, 0x00000002
.set CYFLD_EXCO_LOCK_WINDOW__OFFSET, 0x00000002
.set CYFLD_EXCO_LOCK_WINDOW__SIZE, 0x00000002
.set CYVAL_EXCO_LOCK_WINDOW_DELAY_25NS, 0x00000000
.set CYVAL_EXCO_LOCK_WINDOW_DELAY_50NS, 0x00000001
.set CYVAL_EXCO_LOCK_WINDOW_DELAY_75NS, 0x00000002
.set CYVAL_EXCO_LOCK_WINDOW_DELAY_100NS, 0x00000003
.set CYFLD_EXCO_LOCK_DELAY__OFFSET, 0x00000004
.set CYFLD_EXCO_LOCK_DELAY__SIZE, 0x00000002
.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_16, 0x00000000
.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_32, 0x00000001
.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_48, 0x00000002
.set CYVAL_EXCO_LOCK_DELAY_PFD_CLK_64, 0x00000003
.set CYDEV_CTBM0_BASE, 0x40300000
.set CYDEV_CTBM0_SIZE, 0x00010000
.set CYREG_CTBM0_CTB_CTRL, 0x40300000
.set CYFLD_CTBM_DEEPSLEEP_ON__OFFSET, 0x0000001e
.set CYFLD_CTBM_DEEPSLEEP_ON__SIZE, 0x00000001
.set CYFLD_CTBM_ENABLED__OFFSET, 0x0000001f
.set CYFLD_CTBM_ENABLED__SIZE, 0x00000001
.set CYREG_CTBM0_OA_RES0_CTRL, 0x40300004
.set CYFLD_CTBM_OA0_PWR_MODE__OFFSET, 0x00000000
.set CYFLD_CTBM_OA0_PWR_MODE__SIZE, 0x00000002
.set CYVAL_CTBM_OA0_PWR_MODE_OFF, 0x00000000
.set CYVAL_CTBM_OA0_PWR_MODE_LOW, 0x00000001
.set CYVAL_CTBM_OA0_PWR_MODE_MEDIUM, 0x00000002
.set CYVAL_CTBM_OA0_PWR_MODE_HIGH, 0x00000003
.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET, 0x00000002
.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE, 0x00000001
.set CYFLD_CTBM_OA0_COMP_EN__OFFSET, 0x00000004
.set CYFLD_CTBM_OA0_COMP_EN__SIZE, 0x00000001
.set CYFLD_CTBM_OA0_HYST_EN__OFFSET, 0x00000005
.set CYFLD_CTBM_OA0_HYST_EN__SIZE, 0x00000001
.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET, 0x00000006
.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE, 0x00000001
.set CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET, 0x00000007
.set CYFLD_CTBM_OA0_DSI_LEVEL__SIZE, 0x00000001
.set CYFLD_CTBM_OA0_COMPINT__OFFSET, 0x00000008
.set CYFLD_CTBM_OA0_COMPINT__SIZE, 0x00000002
.set CYVAL_CTBM_OA0_COMPINT_DISABLE, 0x00000000
.set CYVAL_CTBM_OA0_COMPINT_RISING, 0x00000001
.set CYVAL_CTBM_OA0_COMPINT_FALLING, 0x00000002
.set CYVAL_CTBM_OA0_COMPINT_BOTH, 0x00000003
.set CYFLD_CTBM_OA0_PUMP_EN__OFFSET, 0x0000000b
.set CYFLD_CTBM_OA0_PUMP_EN__SIZE, 0x00000001
.set CYREG_CTBM0_OA_RES1_CTRL, 0x40300008
.set CYFLD_CTBM_OA1_PWR_MODE__OFFSET, 0x00000000
.set CYFLD_CTBM_OA1_PWR_MODE__SIZE, 0x00000002
.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET, 0x00000002
.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE, 0x00000001
.set CYFLD_CTBM_OA1_COMP_EN__OFFSET, 0x00000004
.set CYFLD_CTBM_OA1_COMP_EN__SIZE, 0x00000001
.set CYFLD_CTBM_OA1_HYST_EN__OFFSET, 0x00000005
.set CYFLD_CTBM_OA1_HYST_EN__SIZE, 0x00000001
.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET, 0x00000006
.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE, 0x00000001
.set CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET, 0x00000007
.set CYFLD_CTBM_OA1_DSI_LEVEL__SIZE, 0x00000001
.set CYFLD_CTBM_OA1_COMPINT__OFFSET, 0x00000008
.set CYFLD_CTBM_OA1_COMPINT__SIZE, 0x00000002
.set CYVAL_CTBM_OA1_COMPINT_DISABLE, 0x00000000
.set CYVAL_CTBM_OA1_COMPINT_RISING, 0x00000001
.set CYVAL_CTBM_OA1_COMPINT_FALLING, 0x00000002
.set CYVAL_CTBM_OA1_COMPINT_BOTH, 0x00000003
.set CYFLD_CTBM_OA1_PUMP_EN__OFFSET, 0x0000000b
.set CYFLD_CTBM_OA1_PUMP_EN__SIZE, 0x00000001
.set CYREG_CTBM0_COMP_STAT, 0x4030000c
.set CYFLD_CTBM_OA0_COMP__OFFSET, 0x00000000
.set CYFLD_CTBM_OA0_COMP__SIZE, 0x00000001
.set CYFLD_CTBM_OA1_COMP__OFFSET, 0x00000010
.set CYFLD_CTBM_OA1_COMP__SIZE, 0x00000001
.set CYREG_CTBM0_INTR, 0x40300020
.set CYFLD_CTBM_COMP0__OFFSET, 0x00000000
.set CYFLD_CTBM_COMP0__SIZE, 0x00000001
.set CYFLD_CTBM_COMP1__OFFSET, 0x00000001
.set CYFLD_CTBM_COMP1__SIZE, 0x00000001
.set CYREG_CTBM0_INTR_SET, 0x40300024
.set CYFLD_CTBM_COMP0_SET__OFFSET, 0x00000000
.set CYFLD_CTBM_COMP0_SET__SIZE, 0x00000001
.set CYFLD_CTBM_COMP1_SET__OFFSET, 0x00000001
.set CYFLD_CTBM_COMP1_SET__SIZE, 0x00000001
.set CYREG_CTBM0_INTR_MASK, 0x40300028
.set CYFLD_CTBM_COMP0_MASK__OFFSET, 0x00000000
.set CYFLD_CTBM_COMP0_MASK__SIZE, 0x00000001
.set CYFLD_CTBM_COMP1_MASK__OFFSET, 0x00000001
.set CYFLD_CTBM_COMP1_MASK__SIZE, 0x00000001
.set CYREG_CTBM0_INTR_MASKED, 0x4030002c
.set CYFLD_CTBM_COMP0_MASKED__OFFSET, 0x00000000
.set CYFLD_CTBM_COMP0_MASKED__SIZE, 0x00000001
.set CYFLD_CTBM_COMP1_MASKED__OFFSET, 0x00000001
.set CYFLD_CTBM_COMP1_MASKED__SIZE, 0x00000001
.set CYREG_CTBM0_DFT_CTRL, 0x40300030
.set CYFLD_CTBM_DFT_MODE__OFFSET, 0x00000000
.set CYFLD_CTBM_DFT_MODE__SIZE, 0x00000003
.set CYFLD_CTBM_DFT_EN__OFFSET, 0x0000001f
.set CYFLD_CTBM_DFT_EN__SIZE, 0x00000001
.set CYREG_CTBM0_OA0_SW, 0x40300080
.set CYFLD_CTBM_OA0P_A00__OFFSET, 0x00000000
.set CYFLD_CTBM_OA0P_A00__SIZE, 0x00000001
.set CYFLD_CTBM_OA0P_A20__OFFSET, 0x00000002
.set CYFLD_CTBM_OA0P_A20__SIZE, 0x00000001
.set CYFLD_CTBM_OA0P_A30__OFFSET, 0x00000003
.set CYFLD_CTBM_OA0P_A30__SIZE, 0x00000001
.set CYFLD_CTBM_OA0M_A11__OFFSET, 0x00000008
.set CYFLD_CTBM_OA0M_A11__SIZE, 0x00000001
.set CYFLD_CTBM_OA0M_A81__OFFSET, 0x0000000e
.set CYFLD_CTBM_OA0M_A81__SIZE, 0x00000001
.set CYFLD_CTBM_OA0O_D51__OFFSET, 0x00000012
.set CYFLD_CTBM_OA0O_D51__SIZE, 0x00000001
.set CYFLD_CTBM_OA0O_D81__OFFSET, 0x00000015
.set CYFLD_CTBM_OA0O_D81__SIZE, 0x00000001
.set CYREG_CTBM0_OA0_SW_CLEAR, 0x40300084
.set CYREG_CTBM0_OA1_SW, 0x40300088
.set CYFLD_CTBM_OA1P_A03__OFFSET, 0x00000000
.set CYFLD_CTBM_OA1P_A03__SIZE, 0x00000001
.set CYFLD_CTBM_OA1P_A13__OFFSET, 0x00000001
.set CYFLD_CTBM_OA1P_A13__SIZE, 0x00000001
.set CYFLD_CTBM_OA1P_A43__OFFSET, 0x00000004
.set CYFLD_CTBM_OA1P_A43__SIZE, 0x00000001
.set CYFLD_CTBM_OA1M_A22__OFFSET, 0x00000008
.set CYFLD_CTBM_OA1M_A22__SIZE, 0x00000001
.set CYFLD_CTBM_OA1M_A82__OFFSET, 0x0000000e
.set CYFLD_CTBM_OA1M_A82__SIZE, 0x00000001
.set CYFLD_CTBM_OA1O_D52__OFFSET, 0x00000012
.set CYFLD_CTBM_OA1O_D52__SIZE, 0x00000001
.set CYFLD_CTBM_OA1O_D62__OFFSET, 0x00000013
.set CYFLD_CTBM_OA1O_D62__SIZE, 0x00000001
.set CYFLD_CTBM_OA1O_D82__OFFSET, 0x00000015
.set CYFLD_CTBM_OA1O_D82__SIZE, 0x00000001
.set CYREG_CTBM0_OA1_SW_CLEAR, 0x4030008c
.set CYREG_CTBM0_CTB_SW_HW_CTRL, 0x403000c0
.set CYFLD_CTBM_P2_HW_CTRL__OFFSET, 0x00000002
.set CYFLD_CTBM_P2_HW_CTRL__SIZE, 0x00000001
.set CYFLD_CTBM_P3_HW_CTRL__OFFSET, 0x00000003
.set CYFLD_CTBM_P3_HW_CTRL__SIZE, 0x00000001
.set CYREG_CTBM0_CTB_SW_STATUS, 0x403000c4
.set CYFLD_CTBM_OA0O_D51_STAT__OFFSET, 0x0000001c
.set CYFLD_CTBM_OA0O_D51_STAT__SIZE, 0x00000001
.set CYFLD_CTBM_OA1O_D52_STAT__OFFSET, 0x0000001d
.set CYFLD_CTBM_OA1O_D52_STAT__SIZE, 0x00000001
.set CYFLD_CTBM_OA1O_D62_STAT__OFFSET, 0x0000001e
.set CYFLD_CTBM_OA1O_D62_STAT__SIZE, 0x00000001
.set CYREG_CTBM0_OA0_OFFSET_TRIM, 0x40300f00
.set CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET, 0x00000000
.set CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE, 0x00000006
.set CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM, 0x40300f04
.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
.set CYREG_CTBM0_OA0_COMP_TRIM, 0x40300f08
.set CYFLD_CTBM_OA0_COMP_TRIM__OFFSET, 0x00000000
.set CYFLD_CTBM_OA0_COMP_TRIM__SIZE, 0x00000002
.set CYREG_CTBM0_OA1_OFFSET_TRIM, 0x40300f0c
.set CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET, 0x00000000
.set CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE, 0x00000006
.set CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM, 0x40300f10
.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
.set CYREG_CTBM0_OA1_COMP_TRIM, 0x40300f14
.set CYFLD_CTBM_OA1_COMP_TRIM__OFFSET, 0x00000000
.set CYFLD_CTBM_OA1_COMP_TRIM__SIZE, 0x00000002
.set CYDEV_SAR_BASE, 0x403a0000
.set CYDEV_SAR_SIZE, 0x00010000
.set CYREG_SAR_CTRL, 0x403a0000
.set CYFLD_SAR_VREF_SEL__OFFSET, 0x00000004
.set CYFLD_SAR_VREF_SEL__SIZE, 0x00000003
.set CYVAL_SAR_VREF_SEL_VREF0, 0x00000000
.set CYVAL_SAR_VREF_SEL_VREF1, 0x00000001
.set CYVAL_SAR_VREF_SEL_VREF2, 0x00000002
.set CYVAL_SAR_VREF_SEL_VREF_AROUTE, 0x00000003
.set CYVAL_SAR_VREF_SEL_VBGR, 0x00000004
.set CYVAL_SAR_VREF_SEL_VREF_EXT, 0x00000005
.set CYVAL_SAR_VREF_SEL_VDDA_DIV_2, 0x00000006
.set CYVAL_SAR_VREF_SEL_VDDA, 0x00000007
.set CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET, 0x00000007
.set CYFLD_SAR_VREF_BYP_CAP_EN__SIZE, 0x00000001
.set CYFLD_SAR_NEG_SEL__OFFSET, 0x00000009
.set CYFLD_SAR_NEG_SEL__SIZE, 0x00000003
.set CYVAL_SAR_NEG_SEL_VSSA_KELVIN, 0x00000000
.set CYVAL_SAR_NEG_SEL_ART_VSSA, 0x00000001
.set CYVAL_SAR_NEG_SEL_P1, 0x00000002
.set CYVAL_SAR_NEG_SEL_P3, 0x00000003
.set CYVAL_SAR_NEG_SEL_P5, 0x00000004
.set CYVAL_SAR_NEG_SEL_P7, 0x00000005
.set CYVAL_SAR_NEG_SEL_ACORE, 0x00000006
.set CYVAL_SAR_NEG_SEL_VREF, 0x00000007
.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET, 0x0000000d
.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE, 0x00000001
.set CYFLD_SAR_PWR_CTRL_VREF__OFFSET, 0x0000000e
.set CYFLD_SAR_PWR_CTRL_VREF__SIZE, 0x00000002
.set CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR, 0x00000000
.set CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR, 0x00000001
.set CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR, 0x00000002
.set CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR, 0x00000003
.set CYFLD_SAR_SPARE__OFFSET, 0x00000010
.set CYFLD_SAR_SPARE__SIZE, 0x00000004
.set CYFLD_SAR_BOOSTPUMP_EN__OFFSET, 0x00000014
.set CYFLD_SAR_BOOSTPUMP_EN__SIZE, 0x00000001
.set CYFLD_SAR_ICONT_LV__OFFSET, 0x00000018
.set CYFLD_SAR_ICONT_LV__SIZE, 0x00000002
.set CYVAL_SAR_ICONT_LV_NORMAL_PWR, 0x00000000
.set CYVAL_SAR_ICONT_LV_HALF_PWR, 0x00000001
.set CYVAL_SAR_ICONT_LV_MORE_PWR, 0x00000002
.set CYVAL_SAR_ICONT_LV_QUARTER_PWR, 0x00000003
.set CYFLD_SAR_DEEPSLEEP_ON__OFFSET, 0x0000001b
.set CYFLD_SAR_DEEPSLEEP_ON__SIZE, 0x00000001
.set CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET, 0x0000001c
.set CYFLD_SAR_DSI_SYNC_CONFIG__SIZE, 0x00000001
.set CYFLD_SAR_DSI_MODE__OFFSET, 0x0000001d
.set CYFLD_SAR_DSI_MODE__SIZE, 0x00000001
.set CYFLD_SAR_SWITCH_DISABLE__OFFSET, 0x0000001e
.set CYFLD_SAR_SWITCH_DISABLE__SIZE, 0x00000001
.set CYFLD_SAR_ENABLED__OFFSET, 0x0000001f
.set CYFLD_SAR_ENABLED__SIZE, 0x00000001
.set CYREG_SAR_SAMPLE_CTRL, 0x403a0004
.set CYFLD_SAR_SUB_RESOLUTION__OFFSET, 0x00000000
.set CYFLD_SAR_SUB_RESOLUTION__SIZE, 0x00000001
.set CYVAL_SAR_SUB_RESOLUTION_8B, 0x00000000
.set CYVAL_SAR_SUB_RESOLUTION_10B, 0x00000001
.set CYFLD_SAR_LEFT_ALIGN__OFFSET, 0x00000001
.set CYFLD_SAR_LEFT_ALIGN__SIZE, 0x00000001
.set CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET, 0x00000002
.set CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE, 0x00000001
.set CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED, 0x00000000
.set CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED, 0x00000001
.set CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET, 0x00000003
.set CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE, 0x00000001
.set CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED, 0x00000000
.set CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED, 0x00000001
.set CYFLD_SAR_AVG_CNT__OFFSET, 0x00000004
.set CYFLD_SAR_AVG_CNT__SIZE, 0x00000003
.set CYFLD_SAR_AVG_SHIFT__OFFSET, 0x00000007
.set CYFLD_SAR_AVG_SHIFT__SIZE, 0x00000001
.set CYFLD_SAR_CONTINUOUS__OFFSET, 0x00000010
.set CYFLD_SAR_CONTINUOUS__SIZE, 0x00000001
.set CYFLD_SAR_DSI_TRIGGER_EN__OFFSET, 0x00000011
.set CYFLD_SAR_DSI_TRIGGER_EN__SIZE, 0x00000001
.set CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET, 0x00000012
.set CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE, 0x00000001
.set CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET, 0x00000013
.set CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE, 0x00000001
.set CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET, 0x0000001f
.set CYFLD_SAR_EOS_DSI_OUT_EN__SIZE, 0x00000001
.set CYREG_SAR_SAMPLE_TIME01, 0x403a0010
.set CYFLD_SAR_SAMPLE_TIME0__OFFSET, 0x00000000
.set CYFLD_SAR_SAMPLE_TIME0__SIZE, 0x0000000a
.set CYFLD_SAR_SAMPLE_TIME1__OFFSET, 0x00000010
.set CYFLD_SAR_SAMPLE_TIME1__SIZE, 0x0000000a
.set CYREG_SAR_SAMPLE_TIME23, 0x403a0014
.set CYFLD_SAR_SAMPLE_TIME2__OFFSET, 0x00000000
.set CYFLD_SAR_SAMPLE_TIME2__SIZE, 0x0000000a
.set CYFLD_SAR_SAMPLE_TIME3__OFFSET, 0x00000010
.set CYFLD_SAR_SAMPLE_TIME3__SIZE, 0x0000000a
.set CYREG_SAR_RANGE_THRES, 0x403a0018
.set CYFLD_SAR_RANGE_LOW__OFFSET, 0x00000000
.set CYFLD_SAR_RANGE_LOW__SIZE, 0x00000010
.set CYFLD_SAR_RANGE_HIGH__OFFSET, 0x00000010
.set CYFLD_SAR_RANGE_HIGH__SIZE, 0x00000010
.set CYREG_SAR_RANGE_COND, 0x403a001c
.set CYFLD_SAR_RANGE_COND__OFFSET, 0x0000001e
.set CYFLD_SAR_RANGE_COND__SIZE, 0x00000002
.set CYVAL_SAR_RANGE_COND_BELOW, 0x00000000
.set CYVAL_SAR_RANGE_COND_INSIDE, 0x00000001
.set CYVAL_SAR_RANGE_COND_ABOVE, 0x00000002
.set CYVAL_SAR_RANGE_COND_OUTSIDE, 0x00000003
.set CYREG_SAR_CHAN_EN, 0x403a0020
.set CYFLD_SAR_CHAN_EN__OFFSET, 0x00000000
.set CYFLD_SAR_CHAN_EN__SIZE, 0x00000010
.set CYREG_SAR_START_CTRL, 0x403a0024
.set CYFLD_SAR_FW_TRIGGER__OFFSET, 0x00000000
.set CYFLD_SAR_FW_TRIGGER__SIZE, 0x00000001
.set CYREG_SAR_DFT_CTRL, 0x403a0030
.set CYFLD_SAR_DLY_INC__OFFSET, 0x00000000
.set CYFLD_SAR_DLY_INC__SIZE, 0x00000001
.set CYFLD_SAR_HIZ__OFFSET, 0x00000001
.set CYFLD_SAR_HIZ__SIZE, 0x00000001
.set CYFLD_SAR_DFT_INC__OFFSET, 0x00000010
.set CYFLD_SAR_DFT_INC__SIZE, 0x00000004
.set CYFLD_SAR_DFT_OUTC__OFFSET, 0x00000014
.set CYFLD_SAR_DFT_OUTC__SIZE, 0x00000003
.set CYFLD_SAR_SEL_CSEL_DFT__OFFSET, 0x00000018
.set CYFLD_SAR_SEL_CSEL_DFT__SIZE, 0x00000004
.set CYFLD_SAR_EN_CSEL_DFT__OFFSET, 0x0000001c
.set CYFLD_SAR_EN_CSEL_DFT__SIZE, 0x00000001
.set CYFLD_SAR_DCEN__OFFSET, 0x0000001d
.set CYFLD_SAR_DCEN__SIZE, 0x00000001
.set CYFLD_SAR_ADFT_OVERRIDE__OFFSET, 0x0000001f
.set CYFLD_SAR_ADFT_OVERRIDE__SIZE, 0x00000001
.set CYREG_SAR_CHAN_CONFIG0, 0x403a0080
.set CYFLD_SAR_PIN_ADDR__OFFSET, 0x00000000
.set CYFLD_SAR_PIN_ADDR__SIZE, 0x00000003
.set CYFLD_SAR_PORT_ADDR__OFFSET, 0x00000004
.set CYFLD_SAR_PORT_ADDR__SIZE, 0x00000003
.set CYVAL_SAR_PORT_ADDR_SARMUX, 0x00000000
.set CYVAL_SAR_PORT_ADDR_CTB0, 0x00000001
.set CYVAL_SAR_PORT_ADDR_CTB1, 0x00000002
.set CYVAL_SAR_PORT_ADDR_CTB2, 0x00000003
.set CYVAL_SAR_PORT_ADDR_CTB3, 0x00000004
.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2, 0x00000005
.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1, 0x00000006
.set CYVAL_SAR_PORT_ADDR_SARMUX_VIRT, 0x00000007
.set CYFLD_SAR_DIFFERENTIAL_EN__OFFSET, 0x00000008
.set CYFLD_SAR_DIFFERENTIAL_EN__SIZE, 0x00000001
.set CYFLD_SAR_RESOLUTION__OFFSET, 0x00000009
.set CYFLD_SAR_RESOLUTION__SIZE, 0x00000001
.set CYVAL_SAR_RESOLUTION_MAXRES, 0x00000000
.set CYVAL_SAR_RESOLUTION_SUBRES, 0x00000001
.set CYFLD_SAR_AVG_EN__OFFSET, 0x0000000a
.set CYFLD_SAR_AVG_EN__SIZE, 0x00000001
.set CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
.set CYFLD_SAR_SAMPLE_TIME_SEL__SIZE, 0x00000002
.set CYFLD_SAR_DSI_OUT_EN__OFFSET, 0x0000001f
.set CYFLD_SAR_DSI_OUT_EN__SIZE, 0x00000001
.set CYREG_SAR_CHAN_CONFIG1, 0x403a0084
.set CYREG_SAR_CHAN_CONFIG2, 0x403a0088
.set CYREG_SAR_CHAN_CONFIG3, 0x403a008c
.set CYREG_SAR_CHAN_CONFIG4, 0x403a0090
.set CYREG_SAR_CHAN_CONFIG5, 0x403a0094
.set CYREG_SAR_CHAN_CONFIG6, 0x403a0098
.set CYREG_SAR_CHAN_CONFIG7, 0x403a009c
.set CYREG_SAR_CHAN_CONFIG8, 0x403a00a0
.set CYREG_SAR_CHAN_CONFIG9, 0x403a00a4
.set CYREG_SAR_CHAN_CONFIG10, 0x403a00a8
.set CYREG_SAR_CHAN_CONFIG11, 0x403a00ac
.set CYREG_SAR_CHAN_CONFIG12, 0x403a00b0
.set CYREG_SAR_CHAN_CONFIG13, 0x403a00b4
.set CYREG_SAR_CHAN_CONFIG14, 0x403a00b8
.set CYREG_SAR_CHAN_CONFIG15, 0x403a00bc
.set CYREG_SAR_CHAN_WORK0, 0x403a0100
.set CYFLD_SAR_WORK__OFFSET, 0x00000000
.set CYFLD_SAR_WORK__SIZE, 0x00000010
.set CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET, 0x0000001f
.set CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE, 0x00000001
.set CYREG_SAR_CHAN_WORK1, 0x403a0104
.set CYREG_SAR_CHAN_WORK2, 0x403a0108
.set CYREG_SAR_CHAN_WORK3, 0x403a010c
.set CYREG_SAR_CHAN_WORK4, 0x403a0110
.set CYREG_SAR_CHAN_WORK5, 0x403a0114
.set CYREG_SAR_CHAN_WORK6, 0x403a0118
.set CYREG_SAR_CHAN_WORK7, 0x403a011c
.set CYREG_SAR_CHAN_WORK8, 0x403a0120
.set CYREG_SAR_CHAN_WORK9, 0x403a0124
.set CYREG_SAR_CHAN_WORK10, 0x403a0128
.set CYREG_SAR_CHAN_WORK11, 0x403a012c
.set CYREG_SAR_CHAN_WORK12, 0x403a0130
.set CYREG_SAR_CHAN_WORK13, 0x403a0134
.set CYREG_SAR_CHAN_WORK14, 0x403a0138
.set CYREG_SAR_CHAN_WORK15, 0x403a013c
.set CYREG_SAR_CHAN_RESULT0, 0x403a0180
.set CYFLD_SAR_RESULT__OFFSET, 0x00000000
.set CYFLD_SAR_RESULT__SIZE, 0x00000010
.set CYFLD_SAR_SATURATE_INTR_MIR__OFFSET, 0x0000001d
.set CYFLD_SAR_SATURATE_INTR_MIR__SIZE, 0x00000001
.set CYFLD_SAR_RANGE_INTR_MIR__OFFSET, 0x0000001e
.set CYFLD_SAR_RANGE_INTR_MIR__SIZE, 0x00000001
.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET, 0x0000001f
.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE, 0x00000001
.set CYREG_SAR_CHAN_RESULT1, 0x403a0184
.set CYREG_SAR_CHAN_RESULT2, 0x403a0188
.set CYREG_SAR_CHAN_RESULT3, 0x403a018c
.set CYREG_SAR_CHAN_RESULT4, 0x403a0190
.set CYREG_SAR_CHAN_RESULT5, 0x403a0194
.set CYREG_SAR_CHAN_RESULT6, 0x403a0198
.set CYREG_SAR_CHAN_RESULT7, 0x403a019c
.set CYREG_SAR_CHAN_RESULT8, 0x403a01a0
.set CYREG_SAR_CHAN_RESULT9, 0x403a01a4
.set CYREG_SAR_CHAN_RESULT10, 0x403a01a8
.set CYREG_SAR_CHAN_RESULT11, 0x403a01ac
.set CYREG_SAR_CHAN_RESULT12, 0x403a01b0
.set CYREG_SAR_CHAN_RESULT13, 0x403a01b4
.set CYREG_SAR_CHAN_RESULT14, 0x403a01b8
.set CYREG_SAR_CHAN_RESULT15, 0x403a01bc
.set CYREG_SAR_CHAN_WORK_VALID, 0x403a0200
.set CYFLD_SAR_CHAN_WORK_VALID__OFFSET, 0x00000000
.set CYFLD_SAR_CHAN_WORK_VALID__SIZE, 0x00000010
.set CYREG_SAR_CHAN_RESULT_VALID, 0x403a0204
.set CYFLD_SAR_CHAN_RESULT_VALID__OFFSET, 0x00000000
.set CYFLD_SAR_CHAN_RESULT_VALID__SIZE, 0x00000010
.set CYREG_SAR_STATUS, 0x403a0208
.set CYFLD_SAR_CUR_CHAN__OFFSET, 0x00000000
.set CYFLD_SAR_CUR_CHAN__SIZE, 0x00000005
.set CYFLD_SAR_SW_VREF_NEG__OFFSET, 0x0000001e
.set CYFLD_SAR_SW_VREF_NEG__SIZE, 0x00000001
.set CYFLD_SAR_BUSY__OFFSET, 0x0000001f
.set CYFLD_SAR_BUSY__SIZE, 0x00000001
.set CYREG_SAR_AVG_STAT, 0x403a020c
.set CYFLD_SAR_CUR_AVG_ACCU__OFFSET, 0x00000000
.set CYFLD_SAR_CUR_AVG_ACCU__SIZE, 0x00000014
.set CYFLD_SAR_CUR_AVG_CNT__OFFSET, 0x00000018
.set CYFLD_SAR_CUR_AVG_CNT__SIZE, 0x00000008
.set CYREG_SAR_INTR, 0x403a0210
.set CYFLD_SAR_EOS_INTR__OFFSET, 0x00000000
.set CYFLD_SAR_EOS_INTR__SIZE, 0x00000001
.set CYFLD_SAR_OVERFLOW_INTR__OFFSET, 0x00000001
.set CYFLD_SAR_OVERFLOW_INTR__SIZE, 0x00000001
.set CYFLD_SAR_FW_COLLISION_INTR__OFFSET, 0x00000002
.set CYFLD_SAR_FW_COLLISION_INTR__SIZE, 0x00000001
.set CYFLD_SAR_DSI_COLLISION_INTR__OFFSET, 0x00000003
.set CYFLD_SAR_DSI_COLLISION_INTR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_EOC_INTR__OFFSET, 0x00000004
.set CYFLD_SAR_INJ_EOC_INTR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_SATURATE_INTR__OFFSET, 0x00000005
.set CYFLD_SAR_INJ_SATURATE_INTR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_RANGE_INTR__OFFSET, 0x00000006
.set CYFLD_SAR_INJ_RANGE_INTR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_COLLISION_INTR__OFFSET, 0x00000007
.set CYFLD_SAR_INJ_COLLISION_INTR__SIZE, 0x00000001
.set CYREG_SAR_INTR_SET, 0x403a0214
.set CYFLD_SAR_EOS_SET__OFFSET, 0x00000000
.set CYFLD_SAR_EOS_SET__SIZE, 0x00000001
.set CYFLD_SAR_OVERFLOW_SET__OFFSET, 0x00000001
.set CYFLD_SAR_OVERFLOW_SET__SIZE, 0x00000001
.set CYFLD_SAR_FW_COLLISION_SET__OFFSET, 0x00000002
.set CYFLD_SAR_FW_COLLISION_SET__SIZE, 0x00000001
.set CYFLD_SAR_DSI_COLLISION_SET__OFFSET, 0x00000003
.set CYFLD_SAR_DSI_COLLISION_SET__SIZE, 0x00000001
.set CYFLD_SAR_INJ_EOC_SET__OFFSET, 0x00000004
.set CYFLD_SAR_INJ_EOC_SET__SIZE, 0x00000001
.set CYFLD_SAR_INJ_SATURATE_SET__OFFSET, 0x00000005
.set CYFLD_SAR_INJ_SATURATE_SET__SIZE, 0x00000001
.set CYFLD_SAR_INJ_RANGE_SET__OFFSET, 0x00000006
.set CYFLD_SAR_INJ_RANGE_SET__SIZE, 0x00000001
.set CYFLD_SAR_INJ_COLLISION_SET__OFFSET, 0x00000007
.set CYFLD_SAR_INJ_COLLISION_SET__SIZE, 0x00000001
.set CYREG_SAR_INTR_MASK, 0x403a0218
.set CYFLD_SAR_EOS_MASK__OFFSET, 0x00000000
.set CYFLD_SAR_EOS_MASK__SIZE, 0x00000001
.set CYFLD_SAR_OVERFLOW_MASK__OFFSET, 0x00000001
.set CYFLD_SAR_OVERFLOW_MASK__SIZE, 0x00000001
.set CYFLD_SAR_FW_COLLISION_MASK__OFFSET, 0x00000002
.set CYFLD_SAR_FW_COLLISION_MASK__SIZE, 0x00000001
.set CYFLD_SAR_DSI_COLLISION_MASK__OFFSET, 0x00000003
.set CYFLD_SAR_DSI_COLLISION_MASK__SIZE, 0x00000001
.set CYFLD_SAR_INJ_EOC_MASK__OFFSET, 0x00000004
.set CYFLD_SAR_INJ_EOC_MASK__SIZE, 0x00000001
.set CYFLD_SAR_INJ_SATURATE_MASK__OFFSET, 0x00000005
.set CYFLD_SAR_INJ_SATURATE_MASK__SIZE, 0x00000001
.set CYFLD_SAR_INJ_RANGE_MASK__OFFSET, 0x00000006
.set CYFLD_SAR_INJ_RANGE_MASK__SIZE, 0x00000001
.set CYFLD_SAR_INJ_COLLISION_MASK__OFFSET, 0x00000007
.set CYFLD_SAR_INJ_COLLISION_MASK__SIZE, 0x00000001
.set CYREG_SAR_INTR_MASKED, 0x403a021c
.set CYFLD_SAR_EOS_MASKED__OFFSET, 0x00000000
.set CYFLD_SAR_EOS_MASKED__SIZE, 0x00000001
.set CYFLD_SAR_OVERFLOW_MASKED__OFFSET, 0x00000001
.set CYFLD_SAR_OVERFLOW_MASKED__SIZE, 0x00000001
.set CYFLD_SAR_FW_COLLISION_MASKED__OFFSET, 0x00000002
.set CYFLD_SAR_FW_COLLISION_MASKED__SIZE, 0x00000001
.set CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET, 0x00000003
.set CYFLD_SAR_DSI_COLLISION_MASKED__SIZE, 0x00000001
.set CYFLD_SAR_INJ_EOC_MASKED__OFFSET, 0x00000004
.set CYFLD_SAR_INJ_EOC_MASKED__SIZE, 0x00000001
.set CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET, 0x00000005
.set CYFLD_SAR_INJ_SATURATE_MASKED__SIZE, 0x00000001
.set CYFLD_SAR_INJ_RANGE_MASKED__OFFSET, 0x00000006
.set CYFLD_SAR_INJ_RANGE_MASKED__SIZE, 0x00000001
.set CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET, 0x00000007
.set CYFLD_SAR_INJ_COLLISION_MASKED__SIZE, 0x00000001
.set CYREG_SAR_SATURATE_INTR, 0x403a0220
.set CYFLD_SAR_SATURATE_INTR__OFFSET, 0x00000000
.set CYFLD_SAR_SATURATE_INTR__SIZE, 0x00000010
.set CYREG_SAR_SATURATE_INTR_SET, 0x403a0224
.set CYFLD_SAR_SATURATE_SET__OFFSET, 0x00000000
.set CYFLD_SAR_SATURATE_SET__SIZE, 0x00000010
.set CYREG_SAR_SATURATE_INTR_MASK, 0x403a0228
.set CYFLD_SAR_SATURATE_MASK__OFFSET, 0x00000000
.set CYFLD_SAR_SATURATE_MASK__SIZE, 0x00000010
.set CYREG_SAR_SATURATE_INTR_MASKED, 0x403a022c
.set CYFLD_SAR_SATURATE_MASKED__OFFSET, 0x00000000
.set CYFLD_SAR_SATURATE_MASKED__SIZE, 0x00000010
.set CYREG_SAR_RANGE_INTR, 0x403a0230
.set CYFLD_SAR_RANGE_INTR__OFFSET, 0x00000000
.set CYFLD_SAR_RANGE_INTR__SIZE, 0x00000010
.set CYREG_SAR_RANGE_INTR_SET, 0x403a0234
.set CYFLD_SAR_RANGE_SET__OFFSET, 0x00000000
.set CYFLD_SAR_RANGE_SET__SIZE, 0x00000010
.set CYREG_SAR_RANGE_INTR_MASK, 0x403a0238
.set CYFLD_SAR_RANGE_MASK__OFFSET, 0x00000000
.set CYFLD_SAR_RANGE_MASK__SIZE, 0x00000010
.set CYREG_SAR_RANGE_INTR_MASKED, 0x403a023c
.set CYFLD_SAR_RANGE_MASKED__OFFSET, 0x00000000
.set CYFLD_SAR_RANGE_MASKED__SIZE, 0x00000010
.set CYREG_SAR_INTR_CAUSE, 0x403a0240
.set CYFLD_SAR_EOS_MASKED_MIR__OFFSET, 0x00000000
.set CYFLD_SAR_EOS_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET, 0x00000001
.set CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET, 0x00000002
.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET, 0x00000003
.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET, 0x00000004
.set CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET, 0x00000005
.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET, 0x00000006
.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET, 0x00000007
.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE, 0x00000001
.set CYFLD_SAR_SATURATE_MASKED_RED__OFFSET, 0x0000001e
.set CYFLD_SAR_SATURATE_MASKED_RED__SIZE, 0x00000001
.set CYFLD_SAR_RANGE_MASKED_RED__OFFSET, 0x0000001f
.set CYFLD_SAR_RANGE_MASKED_RED__SIZE, 0x00000001
.set CYREG_SAR_INJ_CHAN_CONFIG, 0x403a0280
.set CYFLD_SAR_INJ_PIN_ADDR__OFFSET, 0x00000000
.set CYFLD_SAR_INJ_PIN_ADDR__SIZE, 0x00000003
.set CYFLD_SAR_INJ_PORT_ADDR__OFFSET, 0x00000004
.set CYFLD_SAR_INJ_PORT_ADDR__SIZE, 0x00000003
.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX, 0x00000000
.set CYVAL_SAR_INJ_PORT_ADDR_CTB0, 0x00000001
.set CYVAL_SAR_INJ_PORT_ADDR_CTB1, 0x00000002
.set CYVAL_SAR_INJ_PORT_ADDR_CTB2, 0x00000003
.set CYVAL_SAR_INJ_PORT_ADDR_CTB3, 0x00000004
.set CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT, 0x00000006
.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT, 0x00000007
.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET, 0x00000008
.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE, 0x00000001
.set CYFLD_SAR_INJ_RESOLUTION__OFFSET, 0x00000009
.set CYFLD_SAR_INJ_RESOLUTION__SIZE, 0x00000001
.set CYVAL_SAR_INJ_RESOLUTION_12B, 0x00000000
.set CYVAL_SAR_INJ_RESOLUTION_SUBRES, 0x00000001
.set CYFLD_SAR_INJ_AVG_EN__OFFSET, 0x0000000a
.set CYFLD_SAR_INJ_AVG_EN__SIZE, 0x00000001
.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE, 0x00000002
.set CYFLD_SAR_INJ_TAILGATING__OFFSET, 0x0000001e
.set CYFLD_SAR_INJ_TAILGATING__SIZE, 0x00000001
.set CYFLD_SAR_INJ_START_EN__OFFSET, 0x0000001f
.set CYFLD_SAR_INJ_START_EN__SIZE, 0x00000001
.set CYREG_SAR_INJ_RESULT, 0x403a0290
.set CYFLD_SAR_INJ_RESULT__OFFSET, 0x00000000
.set CYFLD_SAR_INJ_RESULT__SIZE, 0x00000010
.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET, 0x0000001c
.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET, 0x0000001d
.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET, 0x0000001e
.set CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE, 0x00000001
.set CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET, 0x0000001f
.set CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE, 0x00000001
.set CYREG_SAR_MUX_SWITCH0, 0x403a0300
.set CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET, 0x00000000
.set CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET, 0x00000001
.set CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET, 0x00000002
.set CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET, 0x00000003
.set CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET, 0x00000004
.set CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET, 0x00000005
.set CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET, 0x00000006
.set CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET, 0x00000007
.set CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET, 0x00000008
.set CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET, 0x00000009
.set CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET, 0x0000000a
.set CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET, 0x0000000b
.set CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET, 0x0000000c
.set CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET, 0x0000000d
.set CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET, 0x0000000e
.set CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET, 0x0000000f
.set CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET, 0x00000010
.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET, 0x00000011
.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET, 0x00000012
.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET, 0x00000013
.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET, 0x00000014
.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET, 0x00000015
.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET, 0x00000016
.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET, 0x00000017
.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET, 0x00000018
.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET, 0x00000019
.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET, 0x0000001a
.set CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET, 0x0000001b
.set CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET, 0x0000001c
.set CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET, 0x0000001d
.set CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE, 0x00000001
.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x403a0304
.set CYREG_SAR_MUX_SWITCH1, 0x403a0308
.set CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET, 0x00000000
.set CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET, 0x00000001
.set CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET, 0x00000002
.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE, 0x00000001
.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET, 0x00000003
.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE, 0x00000001
.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x403a030c
.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x403a0340
.set CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET, 0x00000000
.set CYFLD_SAR_MUX_HW_CTRL_P0__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P1__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET, 0x00000002
.set CYFLD_SAR_MUX_HW_CTRL_P2__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET, 0x00000003
.set CYFLD_SAR_MUX_HW_CTRL_P3__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET, 0x00000004
.set CYFLD_SAR_MUX_HW_CTRL_P4__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET, 0x00000005
.set CYFLD_SAR_MUX_HW_CTRL_P5__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET, 0x00000006
.set CYFLD_SAR_MUX_HW_CTRL_P6__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET, 0x00000007
.set CYFLD_SAR_MUX_HW_CTRL_P7__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET, 0x00000010
.set CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET, 0x00000011
.set CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET, 0x00000012
.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET, 0x00000013
.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET, 0x00000016
.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE, 0x00000001
.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET, 0x00000017
.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE, 0x00000001
.set CYREG_SAR_MUX_SWITCH_STATUS, 0x403a0348
.set CYREG_SAR_PUMP_CTRL, 0x403a0380
.set CYFLD_SAR_CLOCK_SEL__OFFSET, 0x00000000
.set CYFLD_SAR_CLOCK_SEL__SIZE, 0x00000001
.set CYREG_SAR_ANA_TRIM, 0x403a0f00
.set CYFLD_SAR_CAP_TRIM__OFFSET, 0x00000000
.set CYFLD_SAR_CAP_TRIM__SIZE, 0x00000003
.set CYFLD_SAR_TRIMUNIT__OFFSET, 0x00000003
.set CYFLD_SAR_TRIMUNIT__SIZE, 0x00000001
.set CYREG_SAR_WOUNDING, 0x403a0f04
.set CYFLD_SAR_WOUND_RESOLUTION__OFFSET, 0x00000000
.set CYFLD_SAR_WOUND_RESOLUTION__SIZE, 0x00000002
.set CYVAL_SAR_WOUND_RESOLUTION_12BIT, 0x00000000
.set CYVAL_SAR_WOUND_RESOLUTION_10BIT, 0x00000001
.set CYVAL_SAR_WOUND_RESOLUTION_8BIT, 0x00000002
.set CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO, 0x00000003
.set CYDEV_PASS_BASE, 0x403f0000
.set CYDEV_PASS_SIZE, 0x00010000
.set CYREG_PASS_INTR_CAUSE, 0x403f0000
.set CYFLD_PASS_CTB0_INT__OFFSET, 0x00000000
.set CYFLD_PASS_CTB0_INT__SIZE, 0x00000001
.set CYREG_PASS_DFT_CTRL, 0x403f0030
.set CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET, 0x00000000
.set CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE, 0x00000001
.set CYREG_PASS_PASS_CTRL, 0x403f0108
.set CYFLD_PASS_PMPCLK_BYP__OFFSET, 0x00000000
.set CYFLD_PASS_PMPCLK_BYP__SIZE, 0x00000001
.set CYFLD_PASS_PMPCLK_SRC__OFFSET, 0x00000001
.set CYFLD_PASS_PMPCLK_SRC__SIZE, 0x00000001
.set CYFLD_PASS_RMB_BITS__OFFSET, 0x00000008
.set CYFLD_PASS_RMB_BITS__SIZE, 0x00000008
.set CYDEV_PASS_DSAB_BASE, 0x403f0e00
.set CYDEV_PASS_DSAB_SIZE, 0x00000100
.set CYREG_PASS_DSAB_DSAB_CTRL, 0x403f0e00
.set CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET, 0x00000000
.set CYFLD_PASS_DSAB_CURRENT_SEL__SIZE, 0x00000006
.set CYFLD_PASS_DSAB_SEL_OUT__OFFSET, 0x00000008
.set CYFLD_PASS_DSAB_SEL_OUT__SIZE, 0x00000004
.set CYFLD_PASS_DSAB_REF_SWAP_EN__OFFSET, 0x00000010
.set CYFLD_PASS_DSAB_REF_SWAP_EN__SIZE, 0x00000004
.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__OFFSET, 0x00000018
.set CYFLD_PASS_DSAB_BYPASS_MODE_EN__SIZE, 0x00000001
.set CYFLD_PASS_DSAB_STARTUP_RM__OFFSET, 0x0000001c
.set CYFLD_PASS_DSAB_STARTUP_RM__SIZE, 0x00000001
.set CYFLD_PASS_DSAB_ENABLED__OFFSET, 0x0000001f
.set CYFLD_PASS_DSAB_ENABLED__SIZE, 0x00000001
.set CYREG_PASS_DSAB_DSAB_DFT, 0x403f0e04
.set CYFLD_PASS_DSAB_EN_DFT__OFFSET, 0x00000000
.set CYFLD_PASS_DSAB_EN_DFT__SIZE, 0x00000004
.set CYREG_PASS_DSAB_TRIM, 0x403f0f00
.set CYFLD_PASS_IBIAS_TRIM__OFFSET, 0x00000000
.set CYFLD_PASS_IBIAS_TRIM__SIZE, 0x00000004
.set CYFLD_PASS_DSAB_RMB_BITS__OFFSET, 0x00000004
.set CYFLD_PASS_DSAB_RMB_BITS__SIZE, 0x00000002
.set CYDEV_CM0P_BASE, 0xe0000000
.set CYDEV_CM0P_SIZE, 0x00100000
.set CYREG_CM0P_DWT_PID4, 0xe0001fd0
.set CYFLD_CM0P_VALUE__OFFSET, 0x00000000
.set CYFLD_CM0P_VALUE__SIZE, 0x00000020
.set CYREG_CM0P_DWT_PID0, 0xe0001fe0
.set CYREG_CM0P_DWT_PID1, 0xe0001fe4
.set CYREG_CM0P_DWT_PID2, 0xe0001fe8
.set CYREG_CM0P_DWT_PID3, 0xe0001fec
.set CYREG_CM0P_DWT_CID0, 0xe0001ff0
.set CYREG_CM0P_DWT_CID1, 0xe0001ff4
.set CYREG_CM0P_DWT_CID2, 0xe0001ff8
.set CYREG_CM0P_DWT_CID3, 0xe0001ffc
.set CYREG_CM0P_BP_PID4, 0xe0002fd0
.set CYREG_CM0P_BP_PID0, 0xe0002fe0
.set CYREG_CM0P_BP_PID1, 0xe0002fe4
.set CYREG_CM0P_BP_PID2, 0xe0002fe8
.set CYREG_CM0P_BP_PID3, 0xe0002fec
.set CYREG_CM0P_BP_CID0, 0xe0002ff0
.set CYREG_CM0P_BP_CID1, 0xe0002ff4
.set CYREG_CM0P_BP_CID2, 0xe0002ff8
.set CYREG_CM0P_BP_CID3, 0xe0002ffc
.set CYREG_CM0P_SYST_CSR, 0xe000e010
.set CYFLD_CM0P_ENABLE__OFFSET, 0x00000000
.set CYFLD_CM0P_ENABLE__SIZE, 0x00000001
.set CYFLD_CM0P_TICKINT__OFFSET, 0x00000001
.set CYFLD_CM0P_TICKINT__SIZE, 0x00000001
.set CYFLD_CM0P_CLKSOURCE__OFFSET, 0x00000002
.set CYFLD_CM0P_CLKSOURCE__SIZE, 0x00000001
.set CYFLD_CM0P_COUNTFLAG__OFFSET, 0x00000010
.set CYFLD_CM0P_COUNTFLAG__SIZE, 0x00000001
.set CYREG_CM0P_SYST_RVR, 0xe000e014
.set CYFLD_CM0P_RELOAD__OFFSET, 0x00000000
.set CYFLD_CM0P_RELOAD__SIZE, 0x00000018
.set CYREG_CM0P_SYST_CVR, 0xe000e018
.set CYFLD_CM0P_CURRENT__OFFSET, 0x00000000
.set CYFLD_CM0P_CURRENT__SIZE, 0x00000018
.set CYREG_CM0P_SYST_CALIB, 0xe000e01c
.set CYFLD_CM0P_TENMS__OFFSET, 0x00000000
.set CYFLD_CM0P_TENMS__SIZE, 0x00000018
.set CYFLD_CM0P_SKEW__OFFSET, 0x0000001e
.set CYFLD_CM0P_SKEW__SIZE, 0x00000001
.set CYFLD_CM0P_NOREF__OFFSET, 0x0000001f
.set CYFLD_CM0P_NOREF__SIZE, 0x00000001
.set CYREG_CM0P_ISER, 0xe000e100
.set CYFLD_CM0P_SETENA__OFFSET, 0x00000000
.set CYFLD_CM0P_SETENA__SIZE, 0x00000020
.set CYREG_CM0P_ICER, 0xe000e180
.set CYFLD_CM0P_CLRENA__OFFSET, 0x00000000
.set CYFLD_CM0P_CLRENA__SIZE, 0x00000020
.set CYREG_CM0P_ISPR, 0xe000e200
.set CYFLD_CM0P_SETPEND__OFFSET, 0x00000000
.set CYFLD_CM0P_SETPEND__SIZE, 0x00000020
.set CYREG_CM0P_ICPR, 0xe000e280
.set CYFLD_CM0P_CLRPEND__OFFSET, 0x00000000
.set CYFLD_CM0P_CLRPEND__SIZE, 0x00000020
.set CYREG_CM0P_IPR0, 0xe000e400
.set CYFLD_CM0P_PRI_N0__OFFSET, 0x00000006
.set CYFLD_CM0P_PRI_N0__SIZE, 0x00000002
.set CYFLD_CM0P_PRI_N1__OFFSET, 0x0000000e
.set CYFLD_CM0P_PRI_N1__SIZE, 0x00000002
.set CYFLD_CM0P_PRI_N2__OFFSET, 0x00000016
.set CYFLD_CM0P_PRI_N2__SIZE, 0x00000002
.set CYFLD_CM0P_PRI_N3__OFFSET, 0x0000001e
.set CYFLD_CM0P_PRI_N3__SIZE, 0x00000002
.set CYREG_CM0P_IPR1, 0xe000e404
.set CYREG_CM0P_IPR2, 0xe000e408
.set CYREG_CM0P_IPR3, 0xe000e40c
.set CYREG_CM0P_IPR4, 0xe000e410
.set CYREG_CM0P_IPR5, 0xe000e414
.set CYREG_CM0P_IPR6, 0xe000e418
.set CYREG_CM0P_IPR7, 0xe000e41c
.set CYREG_CM0P_CPUID, 0xe000ed00
.set CYFLD_CM0P_REVISION__OFFSET, 0x00000000
.set CYFLD_CM0P_REVISION__SIZE, 0x00000004
.set CYFLD_CM0P_PARTNO__OFFSET, 0x00000004
.set CYFLD_CM0P_PARTNO__SIZE, 0x0000000c
.set CYFLD_CM0P_CONSTANT__OFFSET, 0x00000010
.set CYFLD_CM0P_CONSTANT__SIZE, 0x00000004
.set CYFLD_CM0P_VARIANT__OFFSET, 0x00000014
.set CYFLD_CM0P_VARIANT__SIZE, 0x00000004
.set CYFLD_CM0P_IMPLEMENTER__OFFSET, 0x00000018
.set CYFLD_CM0P_IMPLEMENTER__SIZE, 0x00000008
.set CYREG_CM0P_ICSR, 0xe000ed04
.set CYFLD_CM0P_VECTACTIVE__OFFSET, 0x00000000
.set CYFLD_CM0P_VECTACTIVE__SIZE, 0x00000009
.set CYFLD_CM0P_VECTPENDING__OFFSET, 0x0000000c
.set CYFLD_CM0P_VECTPENDING__SIZE, 0x00000009
.set CYFLD_CM0P_ISRPENDING__OFFSET, 0x00000016
.set CYFLD_CM0P_ISRPENDING__SIZE, 0x00000001
.set CYFLD_CM0P_ISRPREEMPT__OFFSET, 0x00000017
.set CYFLD_CM0P_ISRPREEMPT__SIZE, 0x00000001
.set CYFLD_CM0P_PENDSTCLR__OFFSET, 0x00000019
.set CYFLD_CM0P_PENDSTCLR__SIZE, 0x00000001
.set CYFLD_CM0P_PENDSTSETb__OFFSET, 0x0000001a
.set CYFLD_CM0P_PENDSTSETb__SIZE, 0x00000001
.set CYFLD_CM0P_PENDSVCLR__OFFSET, 0x0000001b
.set CYFLD_CM0P_PENDSVCLR__SIZE, 0x00000001
.set CYFLD_CM0P_PENDSVSET__OFFSET, 0x0000001c
.set CYFLD_CM0P_PENDSVSET__SIZE, 0x00000001
.set CYFLD_CM0P_NMIPENDSET__OFFSET, 0x0000001f
.set CYFLD_CM0P_NMIPENDSET__SIZE, 0x00000001
.set CYREG_CM0P_VTOR, 0xe000ed08
.set CYFLD_CM0P_TBLOFF__OFFSET, 0x00000008
.set CYFLD_CM0P_TBLOFF__SIZE, 0x00000018
.set CYREG_CM0P_AIRCR, 0xe000ed0c
.set CYFLD_CM0P_VECTCLRACTIVE__OFFSET, 0x00000001
.set CYFLD_CM0P_VECTCLRACTIVE__SIZE, 0x00000001
.set CYFLD_CM0P_SYSRESETREQ__OFFSET, 0x00000002
.set CYFLD_CM0P_SYSRESETREQ__SIZE, 0x00000001
.set CYFLD_CM0P_ENDIANNESS__OFFSET, 0x0000000f
.set CYFLD_CM0P_ENDIANNESS__SIZE, 0x00000001
.set CYFLD_CM0P_VECTKEY__OFFSET, 0x00000010
.set CYFLD_CM0P_VECTKEY__SIZE, 0x00000010
.set CYREG_CM0P_SCR, 0xe000ed10
.set CYFLD_CM0P_SLEEPONEXIT__OFFSET, 0x00000001
.set CYFLD_CM0P_SLEEPONEXIT__SIZE, 0x00000001
.set CYFLD_CM0P_SLEEPDEEP__OFFSET, 0x00000002
.set CYFLD_CM0P_SLEEPDEEP__SIZE, 0x00000001
.set CYFLD_CM0P_SEVONPEND__OFFSET, 0x00000004
.set CYFLD_CM0P_SEVONPEND__SIZE, 0x00000001
.set CYREG_CM0P_CCR, 0xe000ed14
.set CYFLD_CM0P_UNALIGN_TRP__OFFSET, 0x00000003
.set CYFLD_CM0P_UNALIGN_TRP__SIZE, 0x00000001
.set CYFLD_CM0P_STKALIGN__OFFSET, 0x00000009
.set CYFLD_CM0P_STKALIGN__SIZE, 0x00000001
.set CYREG_CM0P_SHPR2, 0xe000ed1c
.set CYFLD_CM0P_PRI_11__OFFSET, 0x0000001e
.set CYFLD_CM0P_PRI_11__SIZE, 0x00000002
.set CYREG_CM0P_SHPR3, 0xe000ed20
.set CYFLD_CM0P_PRI_14__OFFSET, 0x00000016
.set CYFLD_CM0P_PRI_14__SIZE, 0x00000002
.set CYFLD_CM0P_PRI_15__OFFSET, 0x0000001e
.set CYFLD_CM0P_PRI_15__SIZE, 0x00000002
.set CYREG_CM0P_SHCSR, 0xe000ed24
.set CYFLD_CM0P_SVCALLPENDED__OFFSET, 0x0000000f
.set CYFLD_CM0P_SVCALLPENDED__SIZE, 0x00000001
.set CYREG_CM0P_SCS_PID4, 0xe000efd0
.set CYREG_CM0P_SCS_PID0, 0xe000efe0
.set CYREG_CM0P_SCS_PID1, 0xe000efe4
.set CYREG_CM0P_SCS_PID2, 0xe000efe8
.set CYREG_CM0P_SCS_PID3, 0xe000efec
.set CYREG_CM0P_SCS_CID0, 0xe000eff0
.set CYREG_CM0P_SCS_CID1, 0xe000eff4
.set CYREG_CM0P_SCS_CID2, 0xe000eff8
.set CYREG_CM0P_SCS_CID3, 0xe000effc
.set CYREG_CM0P_ROM_SCS, 0xe00ff000
.set CYREG_CM0P_ROM_DWT, 0xe00ff004
.set CYREG_CM0P_ROM_BPU, 0xe00ff008
.set CYREG_CM0P_ROM_END, 0xe00ff00c
.set CYREG_CM0P_ROM_CSMT, 0xe00fffcc
.set CYREG_CM0P_ROM_PID4, 0xe00fffd0
.set CYREG_CM0P_ROM_PID0, 0xe00fffe0
.set CYREG_CM0P_ROM_PID1, 0xe00fffe4
.set CYREG_CM0P_ROM_PID2, 0xe00fffe8
.set CYREG_CM0P_ROM_PID3, 0xe00fffec
.set CYREG_CM0P_ROM_CID0, 0xe00ffff0
.set CYREG_CM0P_ROM_CID1, 0xe00ffff4
.set CYREG_CM0P_ROM_CID2, 0xe00ffff8
.set CYREG_CM0P_ROM_CID3, 0xe00ffffc
.set CYDEV_ROMTABLE_BASE, 0xf0000000
.set CYDEV_ROMTABLE_SIZE, 0x00001000
.set CYREG_ROMTABLE_ADDR, 0xf0000000
.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
.set CYREG_ROMTABLE_DID, 0xf0000fcc
.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
.set CYREG_ROMTABLE_PID4, 0xf0000fd0
.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
.set CYREG_ROMTABLE_PID5, 0xf0000fd4
.set CYREG_ROMTABLE_PID6, 0xf0000fd8
.set CYREG_ROMTABLE_PID7, 0xf0000fdc
.set CYREG_ROMTABLE_PID0, 0xf0000fe0
.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
.set CYREG_ROMTABLE_PID1, 0xf0000fe4
.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
.set CYREG_ROMTABLE_PID2, 0xf0000fe8
.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
.set CYREG_ROMTABLE_PID3, 0xf0000fec
.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
.set CYREG_ROMTABLE_CID0, 0xf0000ff0
.set CYREG_ROMTABLE_CID1, 0xf0000ff4
.set CYREG_ROMTABLE_CID2, 0xf0000ff8
.set CYREG_ROMTABLE_CID3, 0xf0000ffc
.set CYDEV_FLS_SECTOR_SIZE, 0x00020000
.set CYDEV_FLS_ROW_SIZE, 0x00000100
