Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Mon Nov 13 18:03:48 2017
| Host             : STF-SCI-JONES running 64-bit major release  (build 9200)
| Command          : report_power -file computer_top_power_routed.rpt -pb computer_top_power_summary_routed.pb -rpx computer_top_power_routed.rpx
| Design           : computer_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 16.393 (Junction temp exceeded!) |
| Dynamic (W)              | 15.989                           |
| Device Static (W)        | 0.403                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 10.2                             |
| Junction Temperature (C) | 99.8                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.593 |      522 |       --- |             --- |
|   LUT as Logic           |     2.084 |      282 |     63400 |            0.44 |
|   LUT as Distributed RAM |     0.419 |       80 |     19000 |            0.42 |
|   CARRY4                 |     0.061 |       19 |     15850 |            0.12 |
|   Register               |     0.017 |       35 |    126800 |            0.03 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |        8 |       --- |             --- |
| Signals                  |     3.020 |      472 |       --- |             --- |
| I/O                      |    10.376 |       22 |       210 |           10.48 |
| Static Power             |     0.403 |          |           |                 |
| Total                    |    16.393 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     5.874 |       5.617 |      0.257 |
| Vccaux    |       1.800 |     0.430 |       0.380 |      0.050 |
| Vcco33    |       3.300 |     2.940 |       2.936 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| computer_top                    |    15.989 |
|   display                       |     0.359 |
|   mips1                         |     5.231 |
|     dmem1                       |     0.057 |
|       mem_reg_0_63_0_0          |     0.003 |
|       mem_reg_0_63_10_10        |     0.002 |
|       mem_reg_0_63_11_11        |     0.002 |
|       mem_reg_0_63_12_12        |     0.002 |
|       mem_reg_0_63_13_13        |     0.001 |
|       mem_reg_0_63_14_14        |     0.002 |
|       mem_reg_0_63_15_15        |     0.002 |
|       mem_reg_0_63_16_16        |     0.002 |
|       mem_reg_0_63_17_17        |     0.001 |
|       mem_reg_0_63_18_18        |     0.001 |
|       mem_reg_0_63_19_19        |     0.001 |
|       mem_reg_0_63_1_1          |     0.002 |
|       mem_reg_0_63_20_20        |     0.001 |
|       mem_reg_0_63_21_21        |     0.001 |
|       mem_reg_0_63_22_22        |     0.001 |
|       mem_reg_0_63_23_23        |     0.002 |
|       mem_reg_0_63_24_24        |     0.002 |
|       mem_reg_0_63_25_25        |     0.002 |
|       mem_reg_0_63_26_26        |     0.002 |
|       mem_reg_0_63_27_27        |     0.002 |
|       mem_reg_0_63_28_28        |     0.001 |
|       mem_reg_0_63_29_29        |     0.002 |
|       mem_reg_0_63_2_2          |     0.002 |
|       mem_reg_0_63_30_30        |     0.002 |
|       mem_reg_0_63_31_31        |     0.003 |
|       mem_reg_0_63_3_3          |     0.002 |
|       mem_reg_0_63_4_4          |     0.002 |
|       mem_reg_0_63_5_5          |     0.002 |
|       mem_reg_0_63_6_6          |     0.002 |
|       mem_reg_0_63_7_7          |     0.001 |
|       mem_reg_0_63_8_8          |     0.001 |
|       mem_reg_0_63_9_9          |     0.001 |
|     mips1                       |     5.174 |
|       dp                        |     5.174 |
|         mainalu                 |     0.377 |
|         pcadd1                  |     0.039 |
|         pcadd2                  |     0.037 |
|         pcreg                   |     4.005 |
|         rf                      |     0.716 |
|           mem_reg_r1_0_31_0_5   |     0.074 |
|           mem_reg_r1_0_31_12_17 |     0.059 |
|           mem_reg_r1_0_31_18_23 |     0.064 |
|           mem_reg_r1_0_31_24_29 |     0.056 |
|           mem_reg_r1_0_31_30_31 |     0.019 |
|           mem_reg_r1_0_31_6_11  |     0.066 |
|           mem_reg_r2_0_31_0_5   |     0.084 |
|           mem_reg_r2_0_31_12_17 |     0.066 |
|           mem_reg_r2_0_31_18_23 |     0.062 |
|           mem_reg_r2_0_31_24_29 |     0.063 |
|           mem_reg_r2_0_31_30_31 |     0.024 |
|           mem_reg_r2_0_31_6_11  |     0.065 |
+---------------------------------+-----------+


