{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715058045432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715058045432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 13:00:45 2024 " "Processing started: Tue May  7 13:00:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715058045432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058045432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off random_num -c random_num " "Command: quartus_map --read_settings_files=on --write_settings_files=off random_num -c random_num" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058045432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715058045698 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715058045698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan " "Found entity 1: scan" {  } { { "src/scan.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pseudo_random.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pseudo_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pseudo_Random " "Found entity 1: Pseudo_Random" {  } { { "src/Pseudo_Random.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Pseudo_Random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "src/Debounce.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "src/D_FF.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/D_FF.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_BCD " "Found entity 1: binary_to_BCD" {  } { { "src/binary_to_BCD.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/binary_to_BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file src/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "src/add3.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file src/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "src/edge_detect.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058050723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058050723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715058050749 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Top.v(167) " "Verilog HDL assignment warning at Top.v(167): truncated value with size 32 to match size of target (8)" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715058050750 "|Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Top.v(177) " "Verilog HDL assignment warning at Top.v(177): truncated value with size 9 to match size of target (8)" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715058050750 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pseudo_Random Pseudo_Random:u1 " "Elaborating entity \"Pseudo_Random\" for hierarchy \"Pseudo_Random:u1\"" {  } { { "src/Top.v" "u1" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715058050750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan scan:u2 " "Elaborating entity \"scan\" for hierarchy \"scan:u2\"" {  } { { "src/Top.v" "u2" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715058050751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_BCD scan:u2\|binary_to_BCD:u1 " "Elaborating entity \"binary_to_BCD\" for hierarchy \"scan:u2\|binary_to_BCD:u1\"" {  } { { "src/scan.v" "u1" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/scan.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715058050752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_BCD.v(17) " "Verilog HDL assignment warning at binary_to_BCD.v(17): truncated value with size 32 to match size of target (4)" {  } { { "src/binary_to_BCD.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/binary_to_BCD.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715058050752 "|Top|scan:u2|binary_to_BCD:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary_to_BCD.v(15) " "Verilog HDL assignment warning at binary_to_BCD.v(15): truncated value with size 32 to match size of target (4)" {  } { { "src/binary_to_BCD.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/binary_to_BCD.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715058050752 "|Top|scan:u2|binary_to_BCD:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:u4 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:u4\"" {  } { { "src/Top.v" "u4" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715058050753 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Pseudo_Random:u1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Pseudo_Random:u1\|Mod0\"" {  } { { "src/Pseudo_Random.v" "Mod0" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Pseudo_Random.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715058050947 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715058050947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pseudo_Random:u1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Pseudo_Random:u1\|lpm_divide:Mod0\"" {  } { { "src/Pseudo_Random.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Pseudo_Random.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715058050974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pseudo_Random:u1\|lpm_divide:Mod0 " "Instantiated megafunction \"Pseudo_Random:u1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715058050974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715058050974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715058050974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715058050974 ""}  } { { "src/Pseudo_Random.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Pseudo_Random.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715058050974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_42m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_42m " "Found entity 1: lpm_divide_42m" {  } { { "db/lpm_divide_42m.tdf" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/db/lpm_divide_42m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058051003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058051003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058051014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058051014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kse " "Found entity 1: alt_u_div_kse" {  } { { "db/alt_u_div_kse.tdf" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/db/alt_u_div_kse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715058051026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058051026 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715058051084 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "guess\[0\]~reg0 guess\[0\]~reg0_emulated guess\[0\]~1 " "Register \"guess\[0\]~reg0\" is converted into an equivalent circuit using register \"guess\[0\]~reg0_emulated\" and latch \"guess\[0\]~1\"" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 117 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715058051089 "|Top|guess[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "guess\[1\]~reg0 guess\[1\]~reg0_emulated guess\[1\]~5 " "Register \"guess\[1\]~reg0\" is converted into an equivalent circuit using register \"guess\[1\]~reg0_emulated\" and latch \"guess\[1\]~5\"" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 117 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715058051089 "|Top|guess[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "guess\[2\]~reg0 guess\[2\]~reg0_emulated guess\[2\]~9 " "Register \"guess\[2\]~reg0\" is converted into an equivalent circuit using register \"guess\[2\]~reg0_emulated\" and latch \"guess\[2\]~9\"" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 117 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715058051089 "|Top|guess[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "guess\[3\]~reg0 guess\[3\]~reg0_emulated guess\[3\]~13 " "Register \"guess\[3\]~reg0\" is converted into an equivalent circuit using register \"guess\[3\]~reg0_emulated\" and latch \"guess\[3\]~13\"" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 117 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715058051089 "|Top|guess[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "guess\[4\]~reg0 guess\[4\]~reg0_emulated guess\[4\]~17 " "Register \"guess\[4\]~reg0\" is converted into an equivalent circuit using register \"guess\[4\]~reg0_emulated\" and latch \"guess\[4\]~17\"" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 117 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715058051089 "|Top|guess[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "guess\[5\]~reg0 guess\[5\]~reg0_emulated guess\[5\]~21 " "Register \"guess\[5\]~reg0\" is converted into an equivalent circuit using register \"guess\[5\]~reg0_emulated\" and latch \"guess\[5\]~21\"" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 117 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715058051089 "|Top|guess[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "guess\[6\]~reg0 guess\[6\]~reg0_emulated guess\[6\]~25 " "Register \"guess\[6\]~reg0\" is converted into an equivalent circuit using register \"guess\[6\]~reg0_emulated\" and latch \"guess\[6\]~25\"" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 117 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1715058051089 "|Top|guess[6]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1715058051089 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hundred\[1\] GND " "Pin \"hundred\[1\]\" is stuck at GND" {  } { { "src/Top.v" "" { Text "C:/Users/Xaio/Documents/GitHub/dsd-lab/arcade/src/Top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715058051437 "|Top|hundred[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715058051437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715058051478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715058051696 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715058051696 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715058051725 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715058051725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715058051725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715058051725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715058051739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  7 13:00:51 2024 " "Processing ended: Tue May  7 13:00:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715058051739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715058051739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715058051739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715058051739 ""}
