{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359311621670 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359311621670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 16:33:41 2013 " "Processing started: Sun Jan 27 16:33:41 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359311621670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359311621670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359311621670 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359311622561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ctl-timer_behaviour " "Found design unit 1: timer_ctl-timer_behaviour" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359311623686 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ctl " "Found entity 1: timer_ctl" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359311623686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359311623686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer_ctl " "Elaborating entity \"timer_ctl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1359311623795 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk timer_ctl.vhd(25) " "VHDL Signal Declaration warning at timer_ctl.vhd(25): used implicit default value for signal \"clk\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359311623795 "|timer_ctl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_60Hz timer_ctl.vhd(25) " "Verilog HDL or VHDL warning at timer_ctl.vhd(25): object \"clk_60Hz\" assigned a value but never read" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1359311623795 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset timer_ctl.vhd(25) " "VHDL Signal Declaration warning at timer_ctl.vhd(25): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1359311623795 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_counter timer_ctl.vhd(73) " "VHDL Process Statement warning at timer_ctl.vhd(73): signal \"internal_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311623795 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_counter timer_ctl.vhd(75) " "VHDL Process Statement warning at timer_ctl.vhd(75): signal \"internal_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311623795 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_counter timer_ctl.vhd(78) " "VHDL Process Statement warning at timer_ctl.vhd(78): signal \"internal_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311623795 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "short_interval_tmp timer_ctl.vhd(82) " "VHDL Process Statement warning at timer_ctl.vhd(82): signal \"short_interval_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311623811 "|timer_ctl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "long_interval_tmp timer_ctl.vhd(83) " "VHDL Process Statement warning at timer_ctl.vhd(83): signal \"long_interval_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311623811 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "short_interval_tmp timer_ctl.vhd(60) " "VHDL Process Statement warning at timer_ctl.vhd(60): inferring latch(es) for signal or variable \"short_interval_tmp\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311623811 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "long_interval_tmp timer_ctl.vhd(60) " "VHDL Process Statement warning at timer_ctl.vhd(60): inferring latch(es) for signal or variable \"long_interval_tmp\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311623811 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "internal_counter timer_ctl.vhd(60) " "VHDL Process Statement warning at timer_ctl.vhd(60): inferring latch(es) for signal or variable \"internal_counter\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311623811 "|timer_ctl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start timer_ctl.vhd(60) " "VHDL Process Statement warning at timer_ctl.vhd(60): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311623811 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start timer_ctl.vhd(60) " "Inferred latch for \"start\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[0\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[0\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[1\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[1\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[2\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[2\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[3\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[3\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[4\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[4\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[5\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[5\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[6\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[6\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[7\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[7\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[8\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[8\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[9\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[9\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623842 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[10\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[10\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623858 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[11\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[11\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623858 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[12\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[12\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623858 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[13\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[13\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[14\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[14\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[15\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[15\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[16\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[16\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[17\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[17\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[18\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[18\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[19\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[19\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[20\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[20\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[21\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[21\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[22\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[22\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[23\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[23\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[24\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[24\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[25\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[25\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[26\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[26\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[27\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[27\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[28\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[28\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[29\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[29\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[30\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[30\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "internal_counter\[31\] timer_ctl.vhd(60) " "Inferred latch for \"internal_counter\[31\]\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "long_interval_tmp timer_ctl.vhd(60) " "Inferred latch for \"long_interval_tmp\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "short_interval_tmp timer_ctl.vhd(60) " "Inferred latch for \"short_interval_tmp\" at timer_ctl.vhd(60)" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623874 "|timer_ctl"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_converter_60hz.vhd 2 1 " "Using design file clk_converter_60hz.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_converter_60hz-behaviour_clk_converter " "Found design unit 1: clk_converter_60hz-behaviour_clk_converter" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359311623920 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_converter_60hz " "Found entity 1: clk_converter_60hz" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359311623920 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1359311623920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_converter_60hz clk_converter_60hz:clk_portmap " "Elaborating entity \"clk_converter_60hz\" for hierarchy \"clk_converter_60hz:clk_portmap\"" {  } { { "timer_ctl.vhd" "clk_portmap" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1359311623967 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_tmp clk_converter_60hz.vhd(29) " "VHDL Process Statement warning at clk_converter_60hz.vhd(29): signal \"clock_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311623967 "|timer_ctl|clk_converter_60hz:clk_portmap"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock_tmp clk_converter_60hz.vhd(38) " "VHDL Process Statement warning at clk_converter_60hz.vhd(38): signal \"clock_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1359311623967 "|timer_ctl|clk_converter_60hz:clk_portmap"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clock_tmp clk_converter_60hz.vhd(22) " "VHDL Process Statement warning at clk_converter_60hz.vhd(22): inferring latch(es) for signal or variable \"clock_tmp\", which holds its previous value in one or more paths through the process" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1359311623967 "|timer_ctl|clk_converter_60hz:clk_portmap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clock_tmp clk_converter_60hz.vhd(22) " "Inferred latch for \"clock_tmp\" at clk_converter_60hz.vhd(22)" {  } { { "clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/clk_converter_60hz.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1359311623967 "|timer_ctl|clk_converter_60hz:clk_portmap"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "long_interval GND " "Pin \"long_interval\" is stuck at GND" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1359311626202 "|timer_ctl|long_interval"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1359311626202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1359311626905 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1359311627858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1359311627858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1359311627952 "|timer_ctl|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1359311627952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1359311627967 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1359311627967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1359311627967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1359311627967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359311628030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 27 16:33:48 2013 " "Processing ended: Sun Jan 27 16:33:48 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359311628030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359311628030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359311628030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359311628030 ""}
