# RV32I 5-Stage Pipelined CPU

## Description

This repository builds upon the work of [RV32I_Single_Cycle_CPU](https://github.com/Ammar-Bin-Amir/RV32I_Single_Cycle_CPU) by extending the RISC-V Data Path to support a 5-Stage Pipelined CPU architecture. It simplifies the RV32I Single Cycle CPU and enhances it into a more efficient pipelined design.

## Pre-requisites

- [Venus](https://venus.cs61c.org/) Simulator
- [EmulsiV](https://eseo-tech.github.io/emulsiV/) Simulator
- Logisim Simulator
- VS Code Integrated Development Environment
- Vivado Design Suite
