# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do ParteC_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteB/ParteB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParteB
# -- Compiling architecture behaviour of ParteB
# vcom -93 -work work {C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteB/DFFS.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DFFS
# -- Compiling architecture behaviour of DFFS
# vcom -93 -work work {C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteC/ParteC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParteC
# -- Compiling architecture behaviour of ParteC
# 
# vcom -93 -work work {C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteC/tsParteC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tsParteC
# -- Compiling architecture behaviour of tsParteC
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs="+acc"  tsParteC
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tsParteC 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tspartec(behaviour)
# Loading work.partec(behaviour)
# Loading work.parteb(behaviour)
# Loading work.dffs(behaviour)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
# WARNING: No extended dataflow license exists
