-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity colStreamToColSumSca_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    colStream0_V_V_dout : IN STD_LOGIC_VECTOR (371 downto 0);
    colStream0_V_V_empty_n : IN STD_LOGIC;
    colStream0_V_V_read : OUT STD_LOGIC;
    colStream1_V_V_dout : IN STD_LOGIC_VECTOR (371 downto 0);
    colStream1_V_V_empty_n : IN STD_LOGIC;
    colStream1_V_V_read : OUT STD_LOGIC;
    refZeroCntStream_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    refZeroCntStream_V_V_full_n : IN STD_LOGIC;
    refZeroCntStream_V_V_write : OUT STD_LOGIC;
    outStream_V_V_din : OUT STD_LOGIC_VECTOR (335 downto 0);
    outStream_V_V_full_n : IN STD_LOGIC;
    outStream_V_V_write : OUT STD_LOGIC;
    tagColValidCntStream_V_V_din : OUT STD_LOGIC_VECTOR (125 downto 0);
    tagColValidCntStream_V_V_full_n : IN STD_LOGIC;
    tagColValidCntStream_V_V_write : OUT STD_LOGIC;
    refTagValidCntStream_V_V_din : OUT STD_LOGIC_VECTOR (125 downto 0);
    refTagValidCntStream_V_V_full_n : IN STD_LOGIC;
    refTagValidCntStream_V_V_write : OUT STD_LOGIC );
end;


architecture behav of colStreamToColSumSca_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_63 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100011";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101011";
    constant ap_const_lv32_6C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101100";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_73 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110011";
    constant ap_const_lv32_74 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110100";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111011";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_94 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010100";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011011";
    constant ap_const_lv32_9C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011100";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100011";
    constant ap_const_lv32_A4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100100";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101011";
    constant ap_const_lv32_AC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101100";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110011";
    constant ap_const_lv32_B4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110100";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111011";
    constant ap_const_lv32_BC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111100";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000011";
    constant ap_const_lv32_C4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000100";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001011";
    constant ap_const_lv32_CC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001100";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010011";
    constant ap_const_lv32_D4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010100";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011011";
    constant ap_const_lv32_DC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011100";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100011";
    constant ap_const_lv32_E4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100100";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101011";
    constant ap_const_lv32_EC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101100";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110011";
    constant ap_const_lv32_F4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110100";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FB : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111011";
    constant ap_const_lv32_FC : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111100";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_103 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000011";
    constant ap_const_lv32_104 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000100";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001011";
    constant ap_const_lv32_10C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001100";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_113 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010011";
    constant ap_const_lv32_114 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010100";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011011";
    constant ap_const_lv32_11C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011100";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_123 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100011";
    constant ap_const_lv32_124 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100100";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101011";
    constant ap_const_lv32_12C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101100";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_133 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110011";
    constant ap_const_lv32_134 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110100";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111011";
    constant ap_const_lv32_13C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111100";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_143 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000011";
    constant ap_const_lv32_144 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000100";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001011";
    constant ap_const_lv32_14C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001100";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_153 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010011";
    constant ap_const_lv32_154 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010100";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011011";
    constant ap_const_lv32_15C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011100";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_163 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100011";
    constant ap_const_lv32_164 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100100";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101011";
    constant ap_const_lv32_16C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101100";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_173 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110011";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_3E : STD_LOGIC_VECTOR (5 downto 0) := "111110";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal exitcond_flatten_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter6 : BOOLEAN;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal colStream0_V_V_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal colStream1_V_V_blk_n : STD_LOGIC;
    signal outStream_V_V_blk_n : STD_LOGIC;
    signal refZeroCntStream_V_V_blk_n : STD_LOGIC;
    signal tagColValidCntStream_V_V_blk_n : STD_LOGIC;
    signal refTagValidCntStream_V_V_blk_n : STD_LOGIC;
    signal indvar_flatten2_reg_502 : STD_LOGIC_VECTOR (5 downto 0);
    signal in2_0_V_fu_876_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_0_V_reg_3103 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_1_V_reg_3109 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_2_V_reg_3115 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_3_V_reg_3121 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_3_V_reg_3127 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_4_V_reg_3133 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_4_V_reg_3139 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_5_V_reg_3145 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_5_V_reg_3151 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_6_V_reg_3157 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_6_V_reg_3163 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_7_V_reg_3169 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_7_V_reg_3175 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_8_V_reg_3181 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_8_V_reg_3187 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_9_V_reg_3193 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_9_V_reg_3199 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_10_V_reg_3205 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_10_V_reg_3211 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_11_V_reg_3217 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_11_V_reg_3223 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_12_V_reg_3229 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_12_V_reg_3235 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_13_V_reg_3241 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_13_V_reg_3247 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_14_V_reg_3253 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_14_V_reg_3259 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_15_V_reg_3265 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_15_V_reg_3271 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_16_V_reg_3277 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_16_V_reg_3283 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_17_V_reg_3289 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_17_V_reg_3295 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_18_V_reg_3301 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_18_V_reg_3307 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_19_V_reg_3313 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_19_V_reg_3319 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_20_V_reg_3325 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_20_V_reg_3331 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_21_V_reg_3337 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_21_V_reg_3343 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_22_V_reg_3349 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_22_V_reg_3355 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_23_V_reg_3361 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_23_V_reg_3367 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_24_V_reg_3373 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_24_V_reg_3379 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_25_V_reg_3385 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_25_V_reg_3391 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_26_V_reg_3397 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_26_V_reg_3403 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_27_V_reg_3409 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_27_V_reg_3415 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_28_V_reg_3421 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_29_V_reg_3427 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_30_V_reg_3433 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_0_V_1_reg_3439 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_1_V_1_reg_3445 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_2_V_1_reg_3451 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_3_V_1_reg_3457 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_3_V_1_reg_3463 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_4_V_1_reg_3469 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_4_V_1_reg_3475 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_5_V_1_reg_3481 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_5_V_1_reg_3487 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_6_V_1_reg_3493 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_6_V_1_reg_3499 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_7_V_1_reg_3505 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_7_V_1_reg_3511 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_8_V_1_reg_3517 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_8_V_1_reg_3523 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_9_V_1_reg_3529 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_9_V_1_reg_3535 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_10_V_1_reg_3541 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_10_V_1_reg_3547 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_11_V_1_reg_3553 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_11_V_1_reg_3559 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_12_V_1_reg_3565 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_12_V_1_reg_3571 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_13_V_1_reg_3577 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_13_V_1_reg_3583 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_14_V_1_reg_3589 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_14_V_1_reg_3595 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_15_V_1_reg_3601 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_15_V_1_reg_3607 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_16_V_1_reg_3613 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_16_V_1_reg_3619 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_17_V_1_reg_3625 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_17_V_1_reg_3631 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_18_V_1_reg_3637 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_18_V_1_reg_3643 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_19_V_1_reg_3649 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_19_V_1_reg_3655 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_20_V_1_reg_3661 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_20_V_1_reg_3667 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_21_V_1_reg_3673 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_21_V_1_reg_3679 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_22_V_1_reg_3685 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_22_V_1_reg_3691 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_23_V_1_reg_3697 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_23_V_1_reg_3703 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_24_V_1_reg_3709 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_24_V_1_reg_3715 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_25_V_1_reg_3721 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_25_V_1_reg_3727 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_26_V_1_reg_3733 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_26_V_1_reg_3739 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_27_V_1_reg_3745 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_27_V_1_reg_3751 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_28_V_1_reg_3757 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_29_V_1_reg_3763 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_30_V_1_reg_3769 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_0_V_2_reg_3775 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_1_V_2_reg_3781 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_2_V_2_reg_3787 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_3_V_2_reg_3793 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_3_V_2_reg_3799 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_4_V_2_reg_3805 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_4_V_2_reg_3811 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_5_V_2_reg_3817 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_5_V_2_reg_3823 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_6_V_2_reg_3829 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_6_V_2_reg_3835 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_7_V_2_reg_3841 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_7_V_2_reg_3847 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_8_V_2_reg_3853 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_8_V_2_reg_3859 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_9_V_2_reg_3865 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_9_V_2_reg_3871 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_10_V_2_reg_3877 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_10_V_2_reg_3883 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_11_V_2_reg_3889 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_11_V_2_reg_3895 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_12_V_2_reg_3901 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_12_V_2_reg_3907 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_13_V_2_reg_3913 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_13_V_2_reg_3919 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_14_V_2_reg_3925 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_14_V_2_reg_3931 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_15_V_2_reg_3937 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_15_V_2_reg_3943 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_16_V_2_reg_3949 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_16_V_2_reg_3955 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_17_V_2_reg_3961 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_17_V_2_reg_3967 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_18_V_2_reg_3973 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_18_V_2_reg_3979 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_19_V_2_reg_3985 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_19_V_2_reg_3991 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_20_V_2_reg_3997 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_20_V_2_reg_4003 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_21_V_2_reg_4009 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_21_V_2_reg_4015 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_22_V_2_reg_4021 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_22_V_2_reg_4027 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_23_V_2_reg_4033 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_23_V_2_reg_4039 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_24_V_2_reg_4045 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_24_V_2_reg_4051 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_25_V_2_reg_4057 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_25_V_2_reg_4063 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_26_V_2_reg_4069 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_26_V_2_reg_4075 : STD_LOGIC_VECTOR (3 downto 0);
    signal in1_27_V_2_reg_4081 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_27_V_2_reg_4087 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_28_V_2_reg_4093 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_29_V_2_reg_4099 : STD_LOGIC_VECTOR (3 downto 0);
    signal in2_30_V_2_reg_4105 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_next_fu_2718_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_next_reg_4111 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_flatten_reg_4116 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_4116_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_4116_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_4116_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_4116_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten_reg_4116_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal refColZeroCnt_V_0_s_reg_4120 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_0_ass_reg_4125 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_1_ass_reg_4130 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_2_ass_reg_4135 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_3_ass_reg_4140 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_4_ass_reg_4145 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_5_ass_reg_4150 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_6_ass_reg_4155 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_0_s_reg_4160 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_1_s_reg_4165 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_2_s_reg_4170 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_3_s_reg_4175 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_4_s_reg_4180 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_5_s_reg_4185 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_6_s_reg_4190 : STD_LOGIC_VECTOR (5 downto 0);
    signal refColZeroCnt_V_0_1_reg_4195 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_0_ass_1_reg_4200 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_1_ass_1_reg_4205 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_2_ass_1_reg_4210 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_3_ass_1_reg_4215 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_4_ass_1_reg_4220 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_5_ass_1_reg_4225 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_6_ass_1_reg_4230 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_0_1_reg_4235 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_1_1_reg_4240 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_2_1_reg_4245 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_3_1_reg_4250 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_4_1_reg_4255 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_5_1_reg_4260 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_6_1_reg_4265 : STD_LOGIC_VECTOR (5 downto 0);
    signal refColZeroCnt_V_0_2_reg_4270 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_0_ass_2_reg_4275 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_1_ass_2_reg_4280 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_2_ass_2_reg_4285 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_3_ass_2_reg_4290 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_4_ass_2_reg_4295 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_5_ass_2_reg_4300 : STD_LOGIC_VECTOR (5 downto 0);
    signal tagColValidCnt_6_ass_2_reg_4305 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_0_2_reg_4310 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_1_2_reg_4315 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_2_2_reg_4320 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_3_2_reg_4325 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_4_2_reg_4330 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_5_2_reg_4335 : STD_LOGIC_VECTOR (5 downto 0);
    signal refTagValidPixCnt_6_2_reg_4340 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal grp_colSADSumScale0_fu_516_t1Col_3_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_4_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_5_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_6_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_7_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_8_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_9_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_10_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_11_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_12_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_13_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_14_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_15_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_16_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_17_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_18_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_19_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_20_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_21_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_22_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_23_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_24_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_25_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_26_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t1Col_27_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_0_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_1_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_2_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_3_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_4_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_5_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_6_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_7_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_8_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_9_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_10_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_11_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_12_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_13_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_14_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_15_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_16_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_17_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_18_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_19_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_20_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_21_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_22_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_23_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_24_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_25_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_26_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_27_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_28_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_29_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_t2Col_30_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_516_ap_ce : STD_LOGIC;
    signal grp_colSADSumScale0_fu_576_t1Col_3_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_4_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_5_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_6_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_7_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_8_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_9_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_10_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_11_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_12_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_13_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_14_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_15_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_16_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_17_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_18_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_19_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_20_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_21_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_22_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_23_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_24_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_25_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_26_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t1Col_27_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_0_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_1_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_2_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_3_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_4_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_5_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_6_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_7_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_8_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_9_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_10_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_11_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_12_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_13_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_14_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_15_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_16_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_17_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_18_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_19_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_20_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_21_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_22_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_23_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_24_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_25_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_26_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_27_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_28_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_29_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_t2Col_30_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_576_ap_ce : STD_LOGIC;
    signal grp_colSADSumScale0_fu_636_t1Col_3_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_4_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_5_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_6_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_7_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_8_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_9_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_10_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_11_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_12_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_13_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_14_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_15_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_16_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_17_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_18_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_19_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_20_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_21_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_22_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_23_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_24_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_25_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_26_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t1Col_27_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_0_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_1_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_2_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_3_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_4_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_5_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_6_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_7_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_8_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_9_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_10_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_11_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_12_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_13_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_14_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_15_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_16_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_17_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_18_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_19_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_20_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_21_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_22_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_23_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_24_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_25_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_26_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_27_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_28_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_29_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_t2Col_30_V_read : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_colSADSumScale0_fu_636_ap_ce : STD_LOGIC;
    signal grp_colZeroCntScale0_fu_696_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_696_ap_ce : STD_LOGIC;
    signal grp_colZeroCntScale0_fu_756_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_756_ap_ce : STD_LOGIC;
    signal grp_colZeroCntScale0_fu_816_ap_return_0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_3 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_5 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_6 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_7 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_8 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_9 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_10 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_11 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_12 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_13 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_return_14 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_colZeroCntScale0_fu_816_ap_ce : STD_LOGIC;
    signal ap_phi_mux_indvar_flatten2_phi_fu_506_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1983 : BOOLEAN;

    component colSADSumScale0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        t1Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_19_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_20_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_21_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_22_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_23_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_24_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_25_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_26_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_27_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_19_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_20_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_21_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_22_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_23_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_24_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_25_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_26_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_27_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_28_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_29_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_30_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component colZeroCntScale0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        t1Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_19_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_20_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_21_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_22_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_23_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_24_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_25_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_26_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t1Col_27_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_0_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_1_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_2_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_3_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_4_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_5_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_6_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_7_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_8_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_9_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_10_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_11_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_12_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_13_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_14_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_15_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_16_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_17_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_18_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_19_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_20_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_21_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_22_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_23_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_24_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_25_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_26_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_27_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_28_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_29_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        t2Col_30_V_read : IN STD_LOGIC_VECTOR (3 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (5 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_colSADSumScale0_fu_516 : component colSADSumScale0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t1Col_3_V_read => grp_colSADSumScale0_fu_516_t1Col_3_V_read,
        t1Col_4_V_read => grp_colSADSumScale0_fu_516_t1Col_4_V_read,
        t1Col_5_V_read => grp_colSADSumScale0_fu_516_t1Col_5_V_read,
        t1Col_6_V_read => grp_colSADSumScale0_fu_516_t1Col_6_V_read,
        t1Col_7_V_read => grp_colSADSumScale0_fu_516_t1Col_7_V_read,
        t1Col_8_V_read => grp_colSADSumScale0_fu_516_t1Col_8_V_read,
        t1Col_9_V_read => grp_colSADSumScale0_fu_516_t1Col_9_V_read,
        t1Col_10_V_read => grp_colSADSumScale0_fu_516_t1Col_10_V_read,
        t1Col_11_V_read => grp_colSADSumScale0_fu_516_t1Col_11_V_read,
        t1Col_12_V_read => grp_colSADSumScale0_fu_516_t1Col_12_V_read,
        t1Col_13_V_read => grp_colSADSumScale0_fu_516_t1Col_13_V_read,
        t1Col_14_V_read => grp_colSADSumScale0_fu_516_t1Col_14_V_read,
        t1Col_15_V_read => grp_colSADSumScale0_fu_516_t1Col_15_V_read,
        t1Col_16_V_read => grp_colSADSumScale0_fu_516_t1Col_16_V_read,
        t1Col_17_V_read => grp_colSADSumScale0_fu_516_t1Col_17_V_read,
        t1Col_18_V_read => grp_colSADSumScale0_fu_516_t1Col_18_V_read,
        t1Col_19_V_read => grp_colSADSumScale0_fu_516_t1Col_19_V_read,
        t1Col_20_V_read => grp_colSADSumScale0_fu_516_t1Col_20_V_read,
        t1Col_21_V_read => grp_colSADSumScale0_fu_516_t1Col_21_V_read,
        t1Col_22_V_read => grp_colSADSumScale0_fu_516_t1Col_22_V_read,
        t1Col_23_V_read => grp_colSADSumScale0_fu_516_t1Col_23_V_read,
        t1Col_24_V_read => grp_colSADSumScale0_fu_516_t1Col_24_V_read,
        t1Col_25_V_read => grp_colSADSumScale0_fu_516_t1Col_25_V_read,
        t1Col_26_V_read => grp_colSADSumScale0_fu_516_t1Col_26_V_read,
        t1Col_27_V_read => grp_colSADSumScale0_fu_516_t1Col_27_V_read,
        t2Col_0_V_read => grp_colSADSumScale0_fu_516_t2Col_0_V_read,
        t2Col_1_V_read => grp_colSADSumScale0_fu_516_t2Col_1_V_read,
        t2Col_2_V_read => grp_colSADSumScale0_fu_516_t2Col_2_V_read,
        t2Col_3_V_read => grp_colSADSumScale0_fu_516_t2Col_3_V_read,
        t2Col_4_V_read => grp_colSADSumScale0_fu_516_t2Col_4_V_read,
        t2Col_5_V_read => grp_colSADSumScale0_fu_516_t2Col_5_V_read,
        t2Col_6_V_read => grp_colSADSumScale0_fu_516_t2Col_6_V_read,
        t2Col_7_V_read => grp_colSADSumScale0_fu_516_t2Col_7_V_read,
        t2Col_8_V_read => grp_colSADSumScale0_fu_516_t2Col_8_V_read,
        t2Col_9_V_read => grp_colSADSumScale0_fu_516_t2Col_9_V_read,
        t2Col_10_V_read => grp_colSADSumScale0_fu_516_t2Col_10_V_read,
        t2Col_11_V_read => grp_colSADSumScale0_fu_516_t2Col_11_V_read,
        t2Col_12_V_read => grp_colSADSumScale0_fu_516_t2Col_12_V_read,
        t2Col_13_V_read => grp_colSADSumScale0_fu_516_t2Col_13_V_read,
        t2Col_14_V_read => grp_colSADSumScale0_fu_516_t2Col_14_V_read,
        t2Col_15_V_read => grp_colSADSumScale0_fu_516_t2Col_15_V_read,
        t2Col_16_V_read => grp_colSADSumScale0_fu_516_t2Col_16_V_read,
        t2Col_17_V_read => grp_colSADSumScale0_fu_516_t2Col_17_V_read,
        t2Col_18_V_read => grp_colSADSumScale0_fu_516_t2Col_18_V_read,
        t2Col_19_V_read => grp_colSADSumScale0_fu_516_t2Col_19_V_read,
        t2Col_20_V_read => grp_colSADSumScale0_fu_516_t2Col_20_V_read,
        t2Col_21_V_read => grp_colSADSumScale0_fu_516_t2Col_21_V_read,
        t2Col_22_V_read => grp_colSADSumScale0_fu_516_t2Col_22_V_read,
        t2Col_23_V_read => grp_colSADSumScale0_fu_516_t2Col_23_V_read,
        t2Col_24_V_read => grp_colSADSumScale0_fu_516_t2Col_24_V_read,
        t2Col_25_V_read => grp_colSADSumScale0_fu_516_t2Col_25_V_read,
        t2Col_26_V_read => grp_colSADSumScale0_fu_516_t2Col_26_V_read,
        t2Col_27_V_read => grp_colSADSumScale0_fu_516_t2Col_27_V_read,
        t2Col_28_V_read => grp_colSADSumScale0_fu_516_t2Col_28_V_read,
        t2Col_29_V_read => grp_colSADSumScale0_fu_516_t2Col_29_V_read,
        t2Col_30_V_read => grp_colSADSumScale0_fu_516_t2Col_30_V_read,
        ap_return_0 => grp_colSADSumScale0_fu_516_ap_return_0,
        ap_return_1 => grp_colSADSumScale0_fu_516_ap_return_1,
        ap_return_2 => grp_colSADSumScale0_fu_516_ap_return_2,
        ap_return_3 => grp_colSADSumScale0_fu_516_ap_return_3,
        ap_return_4 => grp_colSADSumScale0_fu_516_ap_return_4,
        ap_return_5 => grp_colSADSumScale0_fu_516_ap_return_5,
        ap_return_6 => grp_colSADSumScale0_fu_516_ap_return_6,
        ap_ce => grp_colSADSumScale0_fu_516_ap_ce);

    grp_colSADSumScale0_fu_576 : component colSADSumScale0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t1Col_3_V_read => grp_colSADSumScale0_fu_576_t1Col_3_V_read,
        t1Col_4_V_read => grp_colSADSumScale0_fu_576_t1Col_4_V_read,
        t1Col_5_V_read => grp_colSADSumScale0_fu_576_t1Col_5_V_read,
        t1Col_6_V_read => grp_colSADSumScale0_fu_576_t1Col_6_V_read,
        t1Col_7_V_read => grp_colSADSumScale0_fu_576_t1Col_7_V_read,
        t1Col_8_V_read => grp_colSADSumScale0_fu_576_t1Col_8_V_read,
        t1Col_9_V_read => grp_colSADSumScale0_fu_576_t1Col_9_V_read,
        t1Col_10_V_read => grp_colSADSumScale0_fu_576_t1Col_10_V_read,
        t1Col_11_V_read => grp_colSADSumScale0_fu_576_t1Col_11_V_read,
        t1Col_12_V_read => grp_colSADSumScale0_fu_576_t1Col_12_V_read,
        t1Col_13_V_read => grp_colSADSumScale0_fu_576_t1Col_13_V_read,
        t1Col_14_V_read => grp_colSADSumScale0_fu_576_t1Col_14_V_read,
        t1Col_15_V_read => grp_colSADSumScale0_fu_576_t1Col_15_V_read,
        t1Col_16_V_read => grp_colSADSumScale0_fu_576_t1Col_16_V_read,
        t1Col_17_V_read => grp_colSADSumScale0_fu_576_t1Col_17_V_read,
        t1Col_18_V_read => grp_colSADSumScale0_fu_576_t1Col_18_V_read,
        t1Col_19_V_read => grp_colSADSumScale0_fu_576_t1Col_19_V_read,
        t1Col_20_V_read => grp_colSADSumScale0_fu_576_t1Col_20_V_read,
        t1Col_21_V_read => grp_colSADSumScale0_fu_576_t1Col_21_V_read,
        t1Col_22_V_read => grp_colSADSumScale0_fu_576_t1Col_22_V_read,
        t1Col_23_V_read => grp_colSADSumScale0_fu_576_t1Col_23_V_read,
        t1Col_24_V_read => grp_colSADSumScale0_fu_576_t1Col_24_V_read,
        t1Col_25_V_read => grp_colSADSumScale0_fu_576_t1Col_25_V_read,
        t1Col_26_V_read => grp_colSADSumScale0_fu_576_t1Col_26_V_read,
        t1Col_27_V_read => grp_colSADSumScale0_fu_576_t1Col_27_V_read,
        t2Col_0_V_read => grp_colSADSumScale0_fu_576_t2Col_0_V_read,
        t2Col_1_V_read => grp_colSADSumScale0_fu_576_t2Col_1_V_read,
        t2Col_2_V_read => grp_colSADSumScale0_fu_576_t2Col_2_V_read,
        t2Col_3_V_read => grp_colSADSumScale0_fu_576_t2Col_3_V_read,
        t2Col_4_V_read => grp_colSADSumScale0_fu_576_t2Col_4_V_read,
        t2Col_5_V_read => grp_colSADSumScale0_fu_576_t2Col_5_V_read,
        t2Col_6_V_read => grp_colSADSumScale0_fu_576_t2Col_6_V_read,
        t2Col_7_V_read => grp_colSADSumScale0_fu_576_t2Col_7_V_read,
        t2Col_8_V_read => grp_colSADSumScale0_fu_576_t2Col_8_V_read,
        t2Col_9_V_read => grp_colSADSumScale0_fu_576_t2Col_9_V_read,
        t2Col_10_V_read => grp_colSADSumScale0_fu_576_t2Col_10_V_read,
        t2Col_11_V_read => grp_colSADSumScale0_fu_576_t2Col_11_V_read,
        t2Col_12_V_read => grp_colSADSumScale0_fu_576_t2Col_12_V_read,
        t2Col_13_V_read => grp_colSADSumScale0_fu_576_t2Col_13_V_read,
        t2Col_14_V_read => grp_colSADSumScale0_fu_576_t2Col_14_V_read,
        t2Col_15_V_read => grp_colSADSumScale0_fu_576_t2Col_15_V_read,
        t2Col_16_V_read => grp_colSADSumScale0_fu_576_t2Col_16_V_read,
        t2Col_17_V_read => grp_colSADSumScale0_fu_576_t2Col_17_V_read,
        t2Col_18_V_read => grp_colSADSumScale0_fu_576_t2Col_18_V_read,
        t2Col_19_V_read => grp_colSADSumScale0_fu_576_t2Col_19_V_read,
        t2Col_20_V_read => grp_colSADSumScale0_fu_576_t2Col_20_V_read,
        t2Col_21_V_read => grp_colSADSumScale0_fu_576_t2Col_21_V_read,
        t2Col_22_V_read => grp_colSADSumScale0_fu_576_t2Col_22_V_read,
        t2Col_23_V_read => grp_colSADSumScale0_fu_576_t2Col_23_V_read,
        t2Col_24_V_read => grp_colSADSumScale0_fu_576_t2Col_24_V_read,
        t2Col_25_V_read => grp_colSADSumScale0_fu_576_t2Col_25_V_read,
        t2Col_26_V_read => grp_colSADSumScale0_fu_576_t2Col_26_V_read,
        t2Col_27_V_read => grp_colSADSumScale0_fu_576_t2Col_27_V_read,
        t2Col_28_V_read => grp_colSADSumScale0_fu_576_t2Col_28_V_read,
        t2Col_29_V_read => grp_colSADSumScale0_fu_576_t2Col_29_V_read,
        t2Col_30_V_read => grp_colSADSumScale0_fu_576_t2Col_30_V_read,
        ap_return_0 => grp_colSADSumScale0_fu_576_ap_return_0,
        ap_return_1 => grp_colSADSumScale0_fu_576_ap_return_1,
        ap_return_2 => grp_colSADSumScale0_fu_576_ap_return_2,
        ap_return_3 => grp_colSADSumScale0_fu_576_ap_return_3,
        ap_return_4 => grp_colSADSumScale0_fu_576_ap_return_4,
        ap_return_5 => grp_colSADSumScale0_fu_576_ap_return_5,
        ap_return_6 => grp_colSADSumScale0_fu_576_ap_return_6,
        ap_ce => grp_colSADSumScale0_fu_576_ap_ce);

    grp_colSADSumScale0_fu_636 : component colSADSumScale0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t1Col_3_V_read => grp_colSADSumScale0_fu_636_t1Col_3_V_read,
        t1Col_4_V_read => grp_colSADSumScale0_fu_636_t1Col_4_V_read,
        t1Col_5_V_read => grp_colSADSumScale0_fu_636_t1Col_5_V_read,
        t1Col_6_V_read => grp_colSADSumScale0_fu_636_t1Col_6_V_read,
        t1Col_7_V_read => grp_colSADSumScale0_fu_636_t1Col_7_V_read,
        t1Col_8_V_read => grp_colSADSumScale0_fu_636_t1Col_8_V_read,
        t1Col_9_V_read => grp_colSADSumScale0_fu_636_t1Col_9_V_read,
        t1Col_10_V_read => grp_colSADSumScale0_fu_636_t1Col_10_V_read,
        t1Col_11_V_read => grp_colSADSumScale0_fu_636_t1Col_11_V_read,
        t1Col_12_V_read => grp_colSADSumScale0_fu_636_t1Col_12_V_read,
        t1Col_13_V_read => grp_colSADSumScale0_fu_636_t1Col_13_V_read,
        t1Col_14_V_read => grp_colSADSumScale0_fu_636_t1Col_14_V_read,
        t1Col_15_V_read => grp_colSADSumScale0_fu_636_t1Col_15_V_read,
        t1Col_16_V_read => grp_colSADSumScale0_fu_636_t1Col_16_V_read,
        t1Col_17_V_read => grp_colSADSumScale0_fu_636_t1Col_17_V_read,
        t1Col_18_V_read => grp_colSADSumScale0_fu_636_t1Col_18_V_read,
        t1Col_19_V_read => grp_colSADSumScale0_fu_636_t1Col_19_V_read,
        t1Col_20_V_read => grp_colSADSumScale0_fu_636_t1Col_20_V_read,
        t1Col_21_V_read => grp_colSADSumScale0_fu_636_t1Col_21_V_read,
        t1Col_22_V_read => grp_colSADSumScale0_fu_636_t1Col_22_V_read,
        t1Col_23_V_read => grp_colSADSumScale0_fu_636_t1Col_23_V_read,
        t1Col_24_V_read => grp_colSADSumScale0_fu_636_t1Col_24_V_read,
        t1Col_25_V_read => grp_colSADSumScale0_fu_636_t1Col_25_V_read,
        t1Col_26_V_read => grp_colSADSumScale0_fu_636_t1Col_26_V_read,
        t1Col_27_V_read => grp_colSADSumScale0_fu_636_t1Col_27_V_read,
        t2Col_0_V_read => grp_colSADSumScale0_fu_636_t2Col_0_V_read,
        t2Col_1_V_read => grp_colSADSumScale0_fu_636_t2Col_1_V_read,
        t2Col_2_V_read => grp_colSADSumScale0_fu_636_t2Col_2_V_read,
        t2Col_3_V_read => grp_colSADSumScale0_fu_636_t2Col_3_V_read,
        t2Col_4_V_read => grp_colSADSumScale0_fu_636_t2Col_4_V_read,
        t2Col_5_V_read => grp_colSADSumScale0_fu_636_t2Col_5_V_read,
        t2Col_6_V_read => grp_colSADSumScale0_fu_636_t2Col_6_V_read,
        t2Col_7_V_read => grp_colSADSumScale0_fu_636_t2Col_7_V_read,
        t2Col_8_V_read => grp_colSADSumScale0_fu_636_t2Col_8_V_read,
        t2Col_9_V_read => grp_colSADSumScale0_fu_636_t2Col_9_V_read,
        t2Col_10_V_read => grp_colSADSumScale0_fu_636_t2Col_10_V_read,
        t2Col_11_V_read => grp_colSADSumScale0_fu_636_t2Col_11_V_read,
        t2Col_12_V_read => grp_colSADSumScale0_fu_636_t2Col_12_V_read,
        t2Col_13_V_read => grp_colSADSumScale0_fu_636_t2Col_13_V_read,
        t2Col_14_V_read => grp_colSADSumScale0_fu_636_t2Col_14_V_read,
        t2Col_15_V_read => grp_colSADSumScale0_fu_636_t2Col_15_V_read,
        t2Col_16_V_read => grp_colSADSumScale0_fu_636_t2Col_16_V_read,
        t2Col_17_V_read => grp_colSADSumScale0_fu_636_t2Col_17_V_read,
        t2Col_18_V_read => grp_colSADSumScale0_fu_636_t2Col_18_V_read,
        t2Col_19_V_read => grp_colSADSumScale0_fu_636_t2Col_19_V_read,
        t2Col_20_V_read => grp_colSADSumScale0_fu_636_t2Col_20_V_read,
        t2Col_21_V_read => grp_colSADSumScale0_fu_636_t2Col_21_V_read,
        t2Col_22_V_read => grp_colSADSumScale0_fu_636_t2Col_22_V_read,
        t2Col_23_V_read => grp_colSADSumScale0_fu_636_t2Col_23_V_read,
        t2Col_24_V_read => grp_colSADSumScale0_fu_636_t2Col_24_V_read,
        t2Col_25_V_read => grp_colSADSumScale0_fu_636_t2Col_25_V_read,
        t2Col_26_V_read => grp_colSADSumScale0_fu_636_t2Col_26_V_read,
        t2Col_27_V_read => grp_colSADSumScale0_fu_636_t2Col_27_V_read,
        t2Col_28_V_read => grp_colSADSumScale0_fu_636_t2Col_28_V_read,
        t2Col_29_V_read => grp_colSADSumScale0_fu_636_t2Col_29_V_read,
        t2Col_30_V_read => grp_colSADSumScale0_fu_636_t2Col_30_V_read,
        ap_return_0 => grp_colSADSumScale0_fu_636_ap_return_0,
        ap_return_1 => grp_colSADSumScale0_fu_636_ap_return_1,
        ap_return_2 => grp_colSADSumScale0_fu_636_ap_return_2,
        ap_return_3 => grp_colSADSumScale0_fu_636_ap_return_3,
        ap_return_4 => grp_colSADSumScale0_fu_636_ap_return_4,
        ap_return_5 => grp_colSADSumScale0_fu_636_ap_return_5,
        ap_return_6 => grp_colSADSumScale0_fu_636_ap_return_6,
        ap_ce => grp_colSADSumScale0_fu_636_ap_ce);

    grp_colZeroCntScale0_fu_696 : component colZeroCntScale0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t1Col_3_V_read => in1_3_V_reg_3121,
        t1Col_4_V_read => in1_4_V_reg_3133,
        t1Col_5_V_read => in1_5_V_reg_3145,
        t1Col_6_V_read => in1_6_V_reg_3157,
        t1Col_7_V_read => in1_7_V_reg_3169,
        t1Col_8_V_read => in1_8_V_reg_3181,
        t1Col_9_V_read => in1_9_V_reg_3193,
        t1Col_10_V_read => in1_10_V_reg_3205,
        t1Col_11_V_read => in1_11_V_reg_3217,
        t1Col_12_V_read => in1_12_V_reg_3229,
        t1Col_13_V_read => in1_13_V_reg_3241,
        t1Col_14_V_read => in1_14_V_reg_3253,
        t1Col_15_V_read => in1_15_V_reg_3265,
        t1Col_16_V_read => in1_16_V_reg_3277,
        t1Col_17_V_read => in1_17_V_reg_3289,
        t1Col_18_V_read => in1_18_V_reg_3301,
        t1Col_19_V_read => in1_19_V_reg_3313,
        t1Col_20_V_read => in1_20_V_reg_3325,
        t1Col_21_V_read => in1_21_V_reg_3337,
        t1Col_22_V_read => in1_22_V_reg_3349,
        t1Col_23_V_read => in1_23_V_reg_3361,
        t1Col_24_V_read => in1_24_V_reg_3373,
        t1Col_25_V_read => in1_25_V_reg_3385,
        t1Col_26_V_read => in1_26_V_reg_3397,
        t1Col_27_V_read => in1_27_V_reg_3409,
        t2Col_0_V_read => in2_0_V_reg_3103,
        t2Col_1_V_read => in2_1_V_reg_3109,
        t2Col_2_V_read => in2_2_V_reg_3115,
        t2Col_3_V_read => in2_3_V_reg_3127,
        t2Col_4_V_read => in2_4_V_reg_3139,
        t2Col_5_V_read => in2_5_V_reg_3151,
        t2Col_6_V_read => in2_6_V_reg_3163,
        t2Col_7_V_read => in2_7_V_reg_3175,
        t2Col_8_V_read => in2_8_V_reg_3187,
        t2Col_9_V_read => in2_9_V_reg_3199,
        t2Col_10_V_read => in2_10_V_reg_3211,
        t2Col_11_V_read => in2_11_V_reg_3223,
        t2Col_12_V_read => in2_12_V_reg_3235,
        t2Col_13_V_read => in2_13_V_reg_3247,
        t2Col_14_V_read => in2_14_V_reg_3259,
        t2Col_15_V_read => in2_15_V_reg_3271,
        t2Col_16_V_read => in2_16_V_reg_3283,
        t2Col_17_V_read => in2_17_V_reg_3295,
        t2Col_18_V_read => in2_18_V_reg_3307,
        t2Col_19_V_read => in2_19_V_reg_3319,
        t2Col_20_V_read => in2_20_V_reg_3331,
        t2Col_21_V_read => in2_21_V_reg_3343,
        t2Col_22_V_read => in2_22_V_reg_3355,
        t2Col_23_V_read => in2_23_V_reg_3367,
        t2Col_24_V_read => in2_24_V_reg_3379,
        t2Col_25_V_read => in2_25_V_reg_3391,
        t2Col_26_V_read => in2_26_V_reg_3403,
        t2Col_27_V_read => in2_27_V_reg_3415,
        t2Col_28_V_read => in2_28_V_reg_3421,
        t2Col_29_V_read => in2_29_V_reg_3427,
        t2Col_30_V_read => in2_30_V_reg_3433,
        ap_return_0 => grp_colZeroCntScale0_fu_696_ap_return_0,
        ap_return_1 => grp_colZeroCntScale0_fu_696_ap_return_1,
        ap_return_2 => grp_colZeroCntScale0_fu_696_ap_return_2,
        ap_return_3 => grp_colZeroCntScale0_fu_696_ap_return_3,
        ap_return_4 => grp_colZeroCntScale0_fu_696_ap_return_4,
        ap_return_5 => grp_colZeroCntScale0_fu_696_ap_return_5,
        ap_return_6 => grp_colZeroCntScale0_fu_696_ap_return_6,
        ap_return_7 => grp_colZeroCntScale0_fu_696_ap_return_7,
        ap_return_8 => grp_colZeroCntScale0_fu_696_ap_return_8,
        ap_return_9 => grp_colZeroCntScale0_fu_696_ap_return_9,
        ap_return_10 => grp_colZeroCntScale0_fu_696_ap_return_10,
        ap_return_11 => grp_colZeroCntScale0_fu_696_ap_return_11,
        ap_return_12 => grp_colZeroCntScale0_fu_696_ap_return_12,
        ap_return_13 => grp_colZeroCntScale0_fu_696_ap_return_13,
        ap_return_14 => grp_colZeroCntScale0_fu_696_ap_return_14,
        ap_ce => grp_colZeroCntScale0_fu_696_ap_ce);

    grp_colZeroCntScale0_fu_756 : component colZeroCntScale0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t1Col_3_V_read => in1_3_V_1_reg_3457,
        t1Col_4_V_read => in1_4_V_1_reg_3469,
        t1Col_5_V_read => in1_5_V_1_reg_3481,
        t1Col_6_V_read => in1_6_V_1_reg_3493,
        t1Col_7_V_read => in1_7_V_1_reg_3505,
        t1Col_8_V_read => in1_8_V_1_reg_3517,
        t1Col_9_V_read => in1_9_V_1_reg_3529,
        t1Col_10_V_read => in1_10_V_1_reg_3541,
        t1Col_11_V_read => in1_11_V_1_reg_3553,
        t1Col_12_V_read => in1_12_V_1_reg_3565,
        t1Col_13_V_read => in1_13_V_1_reg_3577,
        t1Col_14_V_read => in1_14_V_1_reg_3589,
        t1Col_15_V_read => in1_15_V_1_reg_3601,
        t1Col_16_V_read => in1_16_V_1_reg_3613,
        t1Col_17_V_read => in1_17_V_1_reg_3625,
        t1Col_18_V_read => in1_18_V_1_reg_3637,
        t1Col_19_V_read => in1_19_V_1_reg_3649,
        t1Col_20_V_read => in1_20_V_1_reg_3661,
        t1Col_21_V_read => in1_21_V_1_reg_3673,
        t1Col_22_V_read => in1_22_V_1_reg_3685,
        t1Col_23_V_read => in1_23_V_1_reg_3697,
        t1Col_24_V_read => in1_24_V_1_reg_3709,
        t1Col_25_V_read => in1_25_V_1_reg_3721,
        t1Col_26_V_read => in1_26_V_1_reg_3733,
        t1Col_27_V_read => in1_27_V_1_reg_3745,
        t2Col_0_V_read => in2_0_V_1_reg_3439,
        t2Col_1_V_read => in2_1_V_1_reg_3445,
        t2Col_2_V_read => in2_2_V_1_reg_3451,
        t2Col_3_V_read => in2_3_V_1_reg_3463,
        t2Col_4_V_read => in2_4_V_1_reg_3475,
        t2Col_5_V_read => in2_5_V_1_reg_3487,
        t2Col_6_V_read => in2_6_V_1_reg_3499,
        t2Col_7_V_read => in2_7_V_1_reg_3511,
        t2Col_8_V_read => in2_8_V_1_reg_3523,
        t2Col_9_V_read => in2_9_V_1_reg_3535,
        t2Col_10_V_read => in2_10_V_1_reg_3547,
        t2Col_11_V_read => in2_11_V_1_reg_3559,
        t2Col_12_V_read => in2_12_V_1_reg_3571,
        t2Col_13_V_read => in2_13_V_1_reg_3583,
        t2Col_14_V_read => in2_14_V_1_reg_3595,
        t2Col_15_V_read => in2_15_V_1_reg_3607,
        t2Col_16_V_read => in2_16_V_1_reg_3619,
        t2Col_17_V_read => in2_17_V_1_reg_3631,
        t2Col_18_V_read => in2_18_V_1_reg_3643,
        t2Col_19_V_read => in2_19_V_1_reg_3655,
        t2Col_20_V_read => in2_20_V_1_reg_3667,
        t2Col_21_V_read => in2_21_V_1_reg_3679,
        t2Col_22_V_read => in2_22_V_1_reg_3691,
        t2Col_23_V_read => in2_23_V_1_reg_3703,
        t2Col_24_V_read => in2_24_V_1_reg_3715,
        t2Col_25_V_read => in2_25_V_1_reg_3727,
        t2Col_26_V_read => in2_26_V_1_reg_3739,
        t2Col_27_V_read => in2_27_V_1_reg_3751,
        t2Col_28_V_read => in2_28_V_1_reg_3757,
        t2Col_29_V_read => in2_29_V_1_reg_3763,
        t2Col_30_V_read => in2_30_V_1_reg_3769,
        ap_return_0 => grp_colZeroCntScale0_fu_756_ap_return_0,
        ap_return_1 => grp_colZeroCntScale0_fu_756_ap_return_1,
        ap_return_2 => grp_colZeroCntScale0_fu_756_ap_return_2,
        ap_return_3 => grp_colZeroCntScale0_fu_756_ap_return_3,
        ap_return_4 => grp_colZeroCntScale0_fu_756_ap_return_4,
        ap_return_5 => grp_colZeroCntScale0_fu_756_ap_return_5,
        ap_return_6 => grp_colZeroCntScale0_fu_756_ap_return_6,
        ap_return_7 => grp_colZeroCntScale0_fu_756_ap_return_7,
        ap_return_8 => grp_colZeroCntScale0_fu_756_ap_return_8,
        ap_return_9 => grp_colZeroCntScale0_fu_756_ap_return_9,
        ap_return_10 => grp_colZeroCntScale0_fu_756_ap_return_10,
        ap_return_11 => grp_colZeroCntScale0_fu_756_ap_return_11,
        ap_return_12 => grp_colZeroCntScale0_fu_756_ap_return_12,
        ap_return_13 => grp_colZeroCntScale0_fu_756_ap_return_13,
        ap_return_14 => grp_colZeroCntScale0_fu_756_ap_return_14,
        ap_ce => grp_colZeroCntScale0_fu_756_ap_ce);

    grp_colZeroCntScale0_fu_816 : component colZeroCntScale0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t1Col_3_V_read => in1_3_V_2_reg_3793,
        t1Col_4_V_read => in1_4_V_2_reg_3805,
        t1Col_5_V_read => in1_5_V_2_reg_3817,
        t1Col_6_V_read => in1_6_V_2_reg_3829,
        t1Col_7_V_read => in1_7_V_2_reg_3841,
        t1Col_8_V_read => in1_8_V_2_reg_3853,
        t1Col_9_V_read => in1_9_V_2_reg_3865,
        t1Col_10_V_read => in1_10_V_2_reg_3877,
        t1Col_11_V_read => in1_11_V_2_reg_3889,
        t1Col_12_V_read => in1_12_V_2_reg_3901,
        t1Col_13_V_read => in1_13_V_2_reg_3913,
        t1Col_14_V_read => in1_14_V_2_reg_3925,
        t1Col_15_V_read => in1_15_V_2_reg_3937,
        t1Col_16_V_read => in1_16_V_2_reg_3949,
        t1Col_17_V_read => in1_17_V_2_reg_3961,
        t1Col_18_V_read => in1_18_V_2_reg_3973,
        t1Col_19_V_read => in1_19_V_2_reg_3985,
        t1Col_20_V_read => in1_20_V_2_reg_3997,
        t1Col_21_V_read => in1_21_V_2_reg_4009,
        t1Col_22_V_read => in1_22_V_2_reg_4021,
        t1Col_23_V_read => in1_23_V_2_reg_4033,
        t1Col_24_V_read => in1_24_V_2_reg_4045,
        t1Col_25_V_read => in1_25_V_2_reg_4057,
        t1Col_26_V_read => in1_26_V_2_reg_4069,
        t1Col_27_V_read => in1_27_V_2_reg_4081,
        t2Col_0_V_read => in2_0_V_2_reg_3775,
        t2Col_1_V_read => in2_1_V_2_reg_3781,
        t2Col_2_V_read => in2_2_V_2_reg_3787,
        t2Col_3_V_read => in2_3_V_2_reg_3799,
        t2Col_4_V_read => in2_4_V_2_reg_3811,
        t2Col_5_V_read => in2_5_V_2_reg_3823,
        t2Col_6_V_read => in2_6_V_2_reg_3835,
        t2Col_7_V_read => in2_7_V_2_reg_3847,
        t2Col_8_V_read => in2_8_V_2_reg_3859,
        t2Col_9_V_read => in2_9_V_2_reg_3871,
        t2Col_10_V_read => in2_10_V_2_reg_3883,
        t2Col_11_V_read => in2_11_V_2_reg_3895,
        t2Col_12_V_read => in2_12_V_2_reg_3907,
        t2Col_13_V_read => in2_13_V_2_reg_3919,
        t2Col_14_V_read => in2_14_V_2_reg_3931,
        t2Col_15_V_read => in2_15_V_2_reg_3943,
        t2Col_16_V_read => in2_16_V_2_reg_3955,
        t2Col_17_V_read => in2_17_V_2_reg_3967,
        t2Col_18_V_read => in2_18_V_2_reg_3979,
        t2Col_19_V_read => in2_19_V_2_reg_3991,
        t2Col_20_V_read => in2_20_V_2_reg_4003,
        t2Col_21_V_read => in2_21_V_2_reg_4015,
        t2Col_22_V_read => in2_22_V_2_reg_4027,
        t2Col_23_V_read => in2_23_V_2_reg_4039,
        t2Col_24_V_read => in2_24_V_2_reg_4051,
        t2Col_25_V_read => in2_25_V_2_reg_4063,
        t2Col_26_V_read => in2_26_V_2_reg_4075,
        t2Col_27_V_read => in2_27_V_2_reg_4087,
        t2Col_28_V_read => in2_28_V_2_reg_4093,
        t2Col_29_V_read => in2_29_V_2_reg_4099,
        t2Col_30_V_read => in2_30_V_2_reg_4105,
        ap_return_0 => grp_colZeroCntScale0_fu_816_ap_return_0,
        ap_return_1 => grp_colZeroCntScale0_fu_816_ap_return_1,
        ap_return_2 => grp_colZeroCntScale0_fu_816_ap_return_2,
        ap_return_3 => grp_colZeroCntScale0_fu_816_ap_return_3,
        ap_return_4 => grp_colZeroCntScale0_fu_816_ap_return_4,
        ap_return_5 => grp_colZeroCntScale0_fu_816_ap_return_5,
        ap_return_6 => grp_colZeroCntScale0_fu_816_ap_return_6,
        ap_return_7 => grp_colZeroCntScale0_fu_816_ap_return_7,
        ap_return_8 => grp_colZeroCntScale0_fu_816_ap_return_8,
        ap_return_9 => grp_colZeroCntScale0_fu_816_ap_return_9,
        ap_return_10 => grp_colZeroCntScale0_fu_816_ap_return_10,
        ap_return_11 => grp_colZeroCntScale0_fu_816_ap_return_11,
        ap_return_12 => grp_colZeroCntScale0_fu_816_ap_return_12,
        ap_return_13 => grp_colZeroCntScale0_fu_816_ap_return_13,
        ap_return_14 => grp_colZeroCntScale0_fu_816_ap_return_14,
        ap_ce => grp_colZeroCntScale0_fu_816_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten2_reg_502_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (exitcond_flatten_reg_4116 = ap_const_lv1_0))) then 
                indvar_flatten2_reg_502 <= indvar_flatten_next_reg_4111;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_4116 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                indvar_flatten2_reg_502 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond_flatten_reg_4116 <= exitcond_flatten_fu_2724_p2;
                exitcond_flatten_reg_4116_pp0_iter1_reg <= exitcond_flatten_reg_4116;
                in1_10_V_1_reg_3541 <= colStream0_V_V_dout(167 downto 164);
                in1_10_V_2_reg_3877 <= colStream0_V_V_dout(291 downto 288);
                in1_10_V_reg_3205 <= colStream0_V_V_dout(43 downto 40);
                in1_11_V_1_reg_3553 <= colStream0_V_V_dout(171 downto 168);
                in1_11_V_2_reg_3889 <= colStream0_V_V_dout(295 downto 292);
                in1_11_V_reg_3217 <= colStream0_V_V_dout(47 downto 44);
                in1_12_V_1_reg_3565 <= colStream0_V_V_dout(175 downto 172);
                in1_12_V_2_reg_3901 <= colStream0_V_V_dout(299 downto 296);
                in1_12_V_reg_3229 <= colStream0_V_V_dout(51 downto 48);
                in1_13_V_1_reg_3577 <= colStream0_V_V_dout(179 downto 176);
                in1_13_V_2_reg_3913 <= colStream0_V_V_dout(303 downto 300);
                in1_13_V_reg_3241 <= colStream0_V_V_dout(55 downto 52);
                in1_14_V_1_reg_3589 <= colStream0_V_V_dout(183 downto 180);
                in1_14_V_2_reg_3925 <= colStream0_V_V_dout(307 downto 304);
                in1_14_V_reg_3253 <= colStream0_V_V_dout(59 downto 56);
                in1_15_V_1_reg_3601 <= colStream0_V_V_dout(187 downto 184);
                in1_15_V_2_reg_3937 <= colStream0_V_V_dout(311 downto 308);
                in1_15_V_reg_3265 <= colStream0_V_V_dout(63 downto 60);
                in1_16_V_1_reg_3613 <= colStream0_V_V_dout(191 downto 188);
                in1_16_V_2_reg_3949 <= colStream0_V_V_dout(315 downto 312);
                in1_16_V_reg_3277 <= colStream0_V_V_dout(67 downto 64);
                in1_17_V_1_reg_3625 <= colStream0_V_V_dout(195 downto 192);
                in1_17_V_2_reg_3961 <= colStream0_V_V_dout(319 downto 316);
                in1_17_V_reg_3289 <= colStream0_V_V_dout(71 downto 68);
                in1_18_V_1_reg_3637 <= colStream0_V_V_dout(199 downto 196);
                in1_18_V_2_reg_3973 <= colStream0_V_V_dout(323 downto 320);
                in1_18_V_reg_3301 <= colStream0_V_V_dout(75 downto 72);
                in1_19_V_1_reg_3649 <= colStream0_V_V_dout(203 downto 200);
                in1_19_V_2_reg_3985 <= colStream0_V_V_dout(327 downto 324);
                in1_19_V_reg_3313 <= colStream0_V_V_dout(79 downto 76);
                in1_20_V_1_reg_3661 <= colStream0_V_V_dout(207 downto 204);
                in1_20_V_2_reg_3997 <= colStream0_V_V_dout(331 downto 328);
                in1_20_V_reg_3325 <= colStream0_V_V_dout(83 downto 80);
                in1_21_V_1_reg_3673 <= colStream0_V_V_dout(211 downto 208);
                in1_21_V_2_reg_4009 <= colStream0_V_V_dout(335 downto 332);
                in1_21_V_reg_3337 <= colStream0_V_V_dout(87 downto 84);
                in1_22_V_1_reg_3685 <= colStream0_V_V_dout(215 downto 212);
                in1_22_V_2_reg_4021 <= colStream0_V_V_dout(339 downto 336);
                in1_22_V_reg_3349 <= colStream0_V_V_dout(91 downto 88);
                in1_23_V_1_reg_3697 <= colStream0_V_V_dout(219 downto 216);
                in1_23_V_2_reg_4033 <= colStream0_V_V_dout(343 downto 340);
                in1_23_V_reg_3361 <= colStream0_V_V_dout(95 downto 92);
                in1_24_V_1_reg_3709 <= colStream0_V_V_dout(223 downto 220);
                in1_24_V_2_reg_4045 <= colStream0_V_V_dout(347 downto 344);
                in1_24_V_reg_3373 <= colStream0_V_V_dout(99 downto 96);
                in1_25_V_1_reg_3721 <= colStream0_V_V_dout(227 downto 224);
                in1_25_V_2_reg_4057 <= colStream0_V_V_dout(351 downto 348);
                in1_25_V_reg_3385 <= colStream0_V_V_dout(103 downto 100);
                in1_26_V_1_reg_3733 <= colStream0_V_V_dout(231 downto 228);
                in1_26_V_2_reg_4069 <= colStream0_V_V_dout(355 downto 352);
                in1_26_V_reg_3397 <= colStream0_V_V_dout(107 downto 104);
                in1_27_V_1_reg_3745 <= colStream0_V_V_dout(235 downto 232);
                in1_27_V_2_reg_4081 <= colStream0_V_V_dout(359 downto 356);
                in1_27_V_reg_3409 <= colStream0_V_V_dout(111 downto 108);
                in1_3_V_1_reg_3457 <= colStream0_V_V_dout(139 downto 136);
                in1_3_V_2_reg_3793 <= colStream0_V_V_dout(263 downto 260);
                in1_3_V_reg_3121 <= colStream0_V_V_dout(15 downto 12);
                in1_4_V_1_reg_3469 <= colStream0_V_V_dout(143 downto 140);
                in1_4_V_2_reg_3805 <= colStream0_V_V_dout(267 downto 264);
                in1_4_V_reg_3133 <= colStream0_V_V_dout(19 downto 16);
                in1_5_V_1_reg_3481 <= colStream0_V_V_dout(147 downto 144);
                in1_5_V_2_reg_3817 <= colStream0_V_V_dout(271 downto 268);
                in1_5_V_reg_3145 <= colStream0_V_V_dout(23 downto 20);
                in1_6_V_1_reg_3493 <= colStream0_V_V_dout(151 downto 148);
                in1_6_V_2_reg_3829 <= colStream0_V_V_dout(275 downto 272);
                in1_6_V_reg_3157 <= colStream0_V_V_dout(27 downto 24);
                in1_7_V_1_reg_3505 <= colStream0_V_V_dout(155 downto 152);
                in1_7_V_2_reg_3841 <= colStream0_V_V_dout(279 downto 276);
                in1_7_V_reg_3169 <= colStream0_V_V_dout(31 downto 28);
                in1_8_V_1_reg_3517 <= colStream0_V_V_dout(159 downto 156);
                in1_8_V_2_reg_3853 <= colStream0_V_V_dout(283 downto 280);
                in1_8_V_reg_3181 <= colStream0_V_V_dout(35 downto 32);
                in1_9_V_1_reg_3529 <= colStream0_V_V_dout(163 downto 160);
                in1_9_V_2_reg_3865 <= colStream0_V_V_dout(287 downto 284);
                in1_9_V_reg_3193 <= colStream0_V_V_dout(39 downto 36);
                in2_0_V_1_reg_3439 <= colStream1_V_V_dout(127 downto 124);
                in2_0_V_2_reg_3775 <= colStream1_V_V_dout(251 downto 248);
                in2_0_V_reg_3103 <= in2_0_V_fu_876_p1;
                in2_10_V_1_reg_3547 <= colStream1_V_V_dout(167 downto 164);
                in2_10_V_2_reg_3883 <= colStream1_V_V_dout(291 downto 288);
                in2_10_V_reg_3211 <= colStream1_V_V_dout(43 downto 40);
                in2_11_V_1_reg_3559 <= colStream1_V_V_dout(171 downto 168);
                in2_11_V_2_reg_3895 <= colStream1_V_V_dout(295 downto 292);
                in2_11_V_reg_3223 <= colStream1_V_V_dout(47 downto 44);
                in2_12_V_1_reg_3571 <= colStream1_V_V_dout(175 downto 172);
                in2_12_V_2_reg_3907 <= colStream1_V_V_dout(299 downto 296);
                in2_12_V_reg_3235 <= colStream1_V_V_dout(51 downto 48);
                in2_13_V_1_reg_3583 <= colStream1_V_V_dout(179 downto 176);
                in2_13_V_2_reg_3919 <= colStream1_V_V_dout(303 downto 300);
                in2_13_V_reg_3247 <= colStream1_V_V_dout(55 downto 52);
                in2_14_V_1_reg_3595 <= colStream1_V_V_dout(183 downto 180);
                in2_14_V_2_reg_3931 <= colStream1_V_V_dout(307 downto 304);
                in2_14_V_reg_3259 <= colStream1_V_V_dout(59 downto 56);
                in2_15_V_1_reg_3607 <= colStream1_V_V_dout(187 downto 184);
                in2_15_V_2_reg_3943 <= colStream1_V_V_dout(311 downto 308);
                in2_15_V_reg_3271 <= colStream1_V_V_dout(63 downto 60);
                in2_16_V_1_reg_3619 <= colStream1_V_V_dout(191 downto 188);
                in2_16_V_2_reg_3955 <= colStream1_V_V_dout(315 downto 312);
                in2_16_V_reg_3283 <= colStream1_V_V_dout(67 downto 64);
                in2_17_V_1_reg_3631 <= colStream1_V_V_dout(195 downto 192);
                in2_17_V_2_reg_3967 <= colStream1_V_V_dout(319 downto 316);
                in2_17_V_reg_3295 <= colStream1_V_V_dout(71 downto 68);
                in2_18_V_1_reg_3643 <= colStream1_V_V_dout(199 downto 196);
                in2_18_V_2_reg_3979 <= colStream1_V_V_dout(323 downto 320);
                in2_18_V_reg_3307 <= colStream1_V_V_dout(75 downto 72);
                in2_19_V_1_reg_3655 <= colStream1_V_V_dout(203 downto 200);
                in2_19_V_2_reg_3991 <= colStream1_V_V_dout(327 downto 324);
                in2_19_V_reg_3319 <= colStream1_V_V_dout(79 downto 76);
                in2_1_V_1_reg_3445 <= colStream1_V_V_dout(131 downto 128);
                in2_1_V_2_reg_3781 <= colStream1_V_V_dout(255 downto 252);
                in2_1_V_reg_3109 <= colStream1_V_V_dout(7 downto 4);
                in2_20_V_1_reg_3667 <= colStream1_V_V_dout(207 downto 204);
                in2_20_V_2_reg_4003 <= colStream1_V_V_dout(331 downto 328);
                in2_20_V_reg_3331 <= colStream1_V_V_dout(83 downto 80);
                in2_21_V_1_reg_3679 <= colStream1_V_V_dout(211 downto 208);
                in2_21_V_2_reg_4015 <= colStream1_V_V_dout(335 downto 332);
                in2_21_V_reg_3343 <= colStream1_V_V_dout(87 downto 84);
                in2_22_V_1_reg_3691 <= colStream1_V_V_dout(215 downto 212);
                in2_22_V_2_reg_4027 <= colStream1_V_V_dout(339 downto 336);
                in2_22_V_reg_3355 <= colStream1_V_V_dout(91 downto 88);
                in2_23_V_1_reg_3703 <= colStream1_V_V_dout(219 downto 216);
                in2_23_V_2_reg_4039 <= colStream1_V_V_dout(343 downto 340);
                in2_23_V_reg_3367 <= colStream1_V_V_dout(95 downto 92);
                in2_24_V_1_reg_3715 <= colStream1_V_V_dout(223 downto 220);
                in2_24_V_2_reg_4051 <= colStream1_V_V_dout(347 downto 344);
                in2_24_V_reg_3379 <= colStream1_V_V_dout(99 downto 96);
                in2_25_V_1_reg_3727 <= colStream1_V_V_dout(227 downto 224);
                in2_25_V_2_reg_4063 <= colStream1_V_V_dout(351 downto 348);
                in2_25_V_reg_3391 <= colStream1_V_V_dout(103 downto 100);
                in2_26_V_1_reg_3739 <= colStream1_V_V_dout(231 downto 228);
                in2_26_V_2_reg_4075 <= colStream1_V_V_dout(355 downto 352);
                in2_26_V_reg_3403 <= colStream1_V_V_dout(107 downto 104);
                in2_27_V_1_reg_3751 <= colStream1_V_V_dout(235 downto 232);
                in2_27_V_2_reg_4087 <= colStream1_V_V_dout(359 downto 356);
                in2_27_V_reg_3415 <= colStream1_V_V_dout(111 downto 108);
                in2_28_V_1_reg_3757 <= colStream1_V_V_dout(239 downto 236);
                in2_28_V_2_reg_4093 <= colStream1_V_V_dout(363 downto 360);
                in2_28_V_reg_3421 <= colStream1_V_V_dout(115 downto 112);
                in2_29_V_1_reg_3763 <= colStream1_V_V_dout(243 downto 240);
                in2_29_V_2_reg_4099 <= colStream1_V_V_dout(367 downto 364);
                in2_29_V_reg_3427 <= colStream1_V_V_dout(119 downto 116);
                in2_2_V_1_reg_3451 <= colStream1_V_V_dout(135 downto 132);
                in2_2_V_2_reg_3787 <= colStream1_V_V_dout(259 downto 256);
                in2_2_V_reg_3115 <= colStream1_V_V_dout(11 downto 8);
                in2_30_V_1_reg_3769 <= colStream1_V_V_dout(247 downto 244);
                in2_30_V_2_reg_4105 <= colStream1_V_V_dout(371 downto 368);
                in2_30_V_reg_3433 <= colStream1_V_V_dout(123 downto 120);
                in2_3_V_1_reg_3463 <= colStream1_V_V_dout(139 downto 136);
                in2_3_V_2_reg_3799 <= colStream1_V_V_dout(263 downto 260);
                in2_3_V_reg_3127 <= colStream1_V_V_dout(15 downto 12);
                in2_4_V_1_reg_3475 <= colStream1_V_V_dout(143 downto 140);
                in2_4_V_2_reg_3811 <= colStream1_V_V_dout(267 downto 264);
                in2_4_V_reg_3139 <= colStream1_V_V_dout(19 downto 16);
                in2_5_V_1_reg_3487 <= colStream1_V_V_dout(147 downto 144);
                in2_5_V_2_reg_3823 <= colStream1_V_V_dout(271 downto 268);
                in2_5_V_reg_3151 <= colStream1_V_V_dout(23 downto 20);
                in2_6_V_1_reg_3499 <= colStream1_V_V_dout(151 downto 148);
                in2_6_V_2_reg_3835 <= colStream1_V_V_dout(275 downto 272);
                in2_6_V_reg_3163 <= colStream1_V_V_dout(27 downto 24);
                in2_7_V_1_reg_3511 <= colStream1_V_V_dout(155 downto 152);
                in2_7_V_2_reg_3847 <= colStream1_V_V_dout(279 downto 276);
                in2_7_V_reg_3175 <= colStream1_V_V_dout(31 downto 28);
                in2_8_V_1_reg_3523 <= colStream1_V_V_dout(159 downto 156);
                in2_8_V_2_reg_3859 <= colStream1_V_V_dout(283 downto 280);
                in2_8_V_reg_3187 <= colStream1_V_V_dout(35 downto 32);
                in2_9_V_1_reg_3535 <= colStream1_V_V_dout(163 downto 160);
                in2_9_V_2_reg_3871 <= colStream1_V_V_dout(287 downto 284);
                in2_9_V_reg_3199 <= colStream1_V_V_dout(39 downto 36);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                exitcond_flatten_reg_4116_pp0_iter2_reg <= exitcond_flatten_reg_4116_pp0_iter1_reg;
                exitcond_flatten_reg_4116_pp0_iter3_reg <= exitcond_flatten_reg_4116_pp0_iter2_reg;
                exitcond_flatten_reg_4116_pp0_iter4_reg <= exitcond_flatten_reg_4116_pp0_iter3_reg;
                exitcond_flatten_reg_4116_pp0_iter5_reg <= exitcond_flatten_reg_4116_pp0_iter4_reg;
                refColZeroCnt_V_0_1_reg_4195 <= grp_colZeroCntScale0_fu_756_ap_return_0;
                refColZeroCnt_V_0_2_reg_4270 <= grp_colZeroCntScale0_fu_816_ap_return_0;
                refColZeroCnt_V_0_s_reg_4120 <= grp_colZeroCntScale0_fu_696_ap_return_0;
                refTagValidPixCnt_0_1_reg_4235 <= grp_colZeroCntScale0_fu_756_ap_return_8;
                refTagValidPixCnt_0_2_reg_4310 <= grp_colZeroCntScale0_fu_816_ap_return_8;
                refTagValidPixCnt_0_s_reg_4160 <= grp_colZeroCntScale0_fu_696_ap_return_8;
                refTagValidPixCnt_1_1_reg_4240 <= grp_colZeroCntScale0_fu_756_ap_return_9;
                refTagValidPixCnt_1_2_reg_4315 <= grp_colZeroCntScale0_fu_816_ap_return_9;
                refTagValidPixCnt_1_s_reg_4165 <= grp_colZeroCntScale0_fu_696_ap_return_9;
                refTagValidPixCnt_2_1_reg_4245 <= grp_colZeroCntScale0_fu_756_ap_return_10;
                refTagValidPixCnt_2_2_reg_4320 <= grp_colZeroCntScale0_fu_816_ap_return_10;
                refTagValidPixCnt_2_s_reg_4170 <= grp_colZeroCntScale0_fu_696_ap_return_10;
                refTagValidPixCnt_3_1_reg_4250 <= grp_colZeroCntScale0_fu_756_ap_return_11;
                refTagValidPixCnt_3_2_reg_4325 <= grp_colZeroCntScale0_fu_816_ap_return_11;
                refTagValidPixCnt_3_s_reg_4175 <= grp_colZeroCntScale0_fu_696_ap_return_11;
                refTagValidPixCnt_4_1_reg_4255 <= grp_colZeroCntScale0_fu_756_ap_return_12;
                refTagValidPixCnt_4_2_reg_4330 <= grp_colZeroCntScale0_fu_816_ap_return_12;
                refTagValidPixCnt_4_s_reg_4180 <= grp_colZeroCntScale0_fu_696_ap_return_12;
                refTagValidPixCnt_5_1_reg_4260 <= grp_colZeroCntScale0_fu_756_ap_return_13;
                refTagValidPixCnt_5_2_reg_4335 <= grp_colZeroCntScale0_fu_816_ap_return_13;
                refTagValidPixCnt_5_s_reg_4185 <= grp_colZeroCntScale0_fu_696_ap_return_13;
                refTagValidPixCnt_6_1_reg_4265 <= grp_colZeroCntScale0_fu_756_ap_return_14;
                refTagValidPixCnt_6_2_reg_4340 <= grp_colZeroCntScale0_fu_816_ap_return_14;
                refTagValidPixCnt_6_s_reg_4190 <= grp_colZeroCntScale0_fu_696_ap_return_14;
                tagColValidCnt_0_ass_1_reg_4200 <= grp_colZeroCntScale0_fu_756_ap_return_1;
                tagColValidCnt_0_ass_2_reg_4275 <= grp_colZeroCntScale0_fu_816_ap_return_1;
                tagColValidCnt_0_ass_reg_4125 <= grp_colZeroCntScale0_fu_696_ap_return_1;
                tagColValidCnt_1_ass_1_reg_4205 <= grp_colZeroCntScale0_fu_756_ap_return_2;
                tagColValidCnt_1_ass_2_reg_4280 <= grp_colZeroCntScale0_fu_816_ap_return_2;
                tagColValidCnt_1_ass_reg_4130 <= grp_colZeroCntScale0_fu_696_ap_return_2;
                tagColValidCnt_2_ass_1_reg_4210 <= grp_colZeroCntScale0_fu_756_ap_return_3;
                tagColValidCnt_2_ass_2_reg_4285 <= grp_colZeroCntScale0_fu_816_ap_return_3;
                tagColValidCnt_2_ass_reg_4135 <= grp_colZeroCntScale0_fu_696_ap_return_3;
                tagColValidCnt_3_ass_1_reg_4215 <= grp_colZeroCntScale0_fu_756_ap_return_4;
                tagColValidCnt_3_ass_2_reg_4290 <= grp_colZeroCntScale0_fu_816_ap_return_4;
                tagColValidCnt_3_ass_reg_4140 <= grp_colZeroCntScale0_fu_696_ap_return_4;
                tagColValidCnt_4_ass_1_reg_4220 <= grp_colZeroCntScale0_fu_756_ap_return_5;
                tagColValidCnt_4_ass_2_reg_4295 <= grp_colZeroCntScale0_fu_816_ap_return_5;
                tagColValidCnt_4_ass_reg_4145 <= grp_colZeroCntScale0_fu_696_ap_return_5;
                tagColValidCnt_5_ass_1_reg_4225 <= grp_colZeroCntScale0_fu_756_ap_return_6;
                tagColValidCnt_5_ass_2_reg_4300 <= grp_colZeroCntScale0_fu_816_ap_return_6;
                tagColValidCnt_5_ass_reg_4150 <= grp_colZeroCntScale0_fu_696_ap_return_6;
                tagColValidCnt_6_ass_1_reg_4230 <= grp_colZeroCntScale0_fu_756_ap_return_7;
                tagColValidCnt_6_ass_2_reg_4305 <= grp_colZeroCntScale0_fu_816_ap_return_7;
                tagColValidCnt_6_ass_reg_4155 <= grp_colZeroCntScale0_fu_696_ap_return_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                indvar_flatten_next_reg_4111 <= indvar_flatten_next_fu_2718_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, colStream0_V_V_empty_n, colStream1_V_V_empty_n, refZeroCntStream_V_V_full_n, outStream_V_V_full_n, tagColValidCntStream_V_V_full_n, refTagValidCntStream_V_V_full_n, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((refTagValidCntStream_V_V_full_n = ap_const_logic_0) or (tagColValidCntStream_V_V_full_n = ap_const_logic_0) or (outStream_V_V_full_n = ap_const_logic_0) or (refZeroCntStream_V_V_full_n = ap_const_logic_0))) or ((ap_start = ap_const_logic_1) and ((colStream1_V_V_empty_n = ap_const_logic_0) or (colStream0_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, colStream0_V_V_empty_n, colStream1_V_V_empty_n, refZeroCntStream_V_V_full_n, outStream_V_V_full_n, tagColValidCntStream_V_V_full_n, refTagValidCntStream_V_V_full_n, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((refTagValidCntStream_V_V_full_n = ap_const_logic_0) or (tagColValidCntStream_V_V_full_n = ap_const_logic_0) or (outStream_V_V_full_n = ap_const_logic_0) or (refZeroCntStream_V_V_full_n = ap_const_logic_0))) or ((ap_start = ap_const_logic_1) and ((colStream1_V_V_empty_n = ap_const_logic_0) or (colStream0_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, colStream0_V_V_empty_n, colStream1_V_V_empty_n, refZeroCntStream_V_V_full_n, outStream_V_V_full_n, tagColValidCntStream_V_V_full_n, refTagValidCntStream_V_V_full_n, ap_enable_reg_pp0_iter6)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and ((refTagValidCntStream_V_V_full_n = ap_const_logic_0) or (tagColValidCntStream_V_V_full_n = ap_const_logic_0) or (outStream_V_V_full_n = ap_const_logic_0) or (refZeroCntStream_V_V_full_n = ap_const_logic_0))) or ((ap_start = ap_const_logic_1) and ((colStream1_V_V_empty_n = ap_const_logic_0) or (colStream0_V_V_empty_n = ap_const_logic_0))));
    end process;


    ap_block_state2_pp0_stage0_iter0_assign_proc : process(colStream0_V_V_empty_n, colStream1_V_V_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter0 <= ((colStream1_V_V_empty_n = ap_const_logic_0) or (colStream0_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter6_assign_proc : process(refZeroCntStream_V_V_full_n, outStream_V_V_full_n, tagColValidCntStream_V_V_full_n, refTagValidCntStream_V_V_full_n)
    begin
                ap_block_state3_pp0_stage0_iter6 <= ((refTagValidCntStream_V_V_full_n = ap_const_logic_0) or (tagColValidCntStream_V_V_full_n = ap_const_logic_0) or (outStream_V_V_full_n = ap_const_logic_0) or (refZeroCntStream_V_V_full_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1983_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_1983 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001, exitcond_flatten_reg_4116_pp0_iter5_reg)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_reg_4116_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten2_phi_fu_506_p6_assign_proc : process(indvar_flatten2_reg_502, indvar_flatten_next_reg_4111, exitcond_flatten_reg_4116, ap_condition_1983)
    begin
        if ((ap_const_boolean_1 = ap_condition_1983)) then
            if ((exitcond_flatten_reg_4116 = ap_const_lv1_1)) then 
                ap_phi_mux_indvar_flatten2_phi_fu_506_p6 <= ap_const_lv6_0;
            elsif ((exitcond_flatten_reg_4116 = ap_const_lv1_0)) then 
                ap_phi_mux_indvar_flatten2_phi_fu_506_p6 <= indvar_flatten_next_reg_4111;
            else 
                ap_phi_mux_indvar_flatten2_phi_fu_506_p6 <= indvar_flatten2_reg_502;
            end if;
        else 
            ap_phi_mux_indvar_flatten2_phi_fu_506_p6 <= indvar_flatten2_reg_502;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, exitcond_flatten_fu_2724_p2, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (exitcond_flatten_fu_2724_p2 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    colStream0_V_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, colStream0_V_V_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            colStream0_V_V_blk_n <= colStream0_V_V_empty_n;
        else 
            colStream0_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    colStream0_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            colStream0_V_V_read <= ap_const_logic_1;
        else 
            colStream0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    colStream1_V_V_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, colStream1_V_V_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            colStream1_V_V_blk_n <= colStream1_V_V_empty_n;
        else 
            colStream1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    colStream1_V_V_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            colStream1_V_V_read <= ap_const_logic_1;
        else 
            colStream1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_2724_p2 <= "1" when (ap_phi_mux_indvar_flatten2_phi_fu_506_p6 = ap_const_lv6_3E) else "0";

    grp_colSADSumScale0_fu_516_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_colSADSumScale0_fu_516_ap_ce <= ap_const_logic_1;
        else 
            grp_colSADSumScale0_fu_516_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_colSADSumScale0_fu_516_t1Col_10_V_read <= colStream0_V_V_dout(43 downto 40);
    grp_colSADSumScale0_fu_516_t1Col_11_V_read <= colStream0_V_V_dout(47 downto 44);
    grp_colSADSumScale0_fu_516_t1Col_12_V_read <= colStream0_V_V_dout(51 downto 48);
    grp_colSADSumScale0_fu_516_t1Col_13_V_read <= colStream0_V_V_dout(55 downto 52);
    grp_colSADSumScale0_fu_516_t1Col_14_V_read <= colStream0_V_V_dout(59 downto 56);
    grp_colSADSumScale0_fu_516_t1Col_15_V_read <= colStream0_V_V_dout(63 downto 60);
    grp_colSADSumScale0_fu_516_t1Col_16_V_read <= colStream0_V_V_dout(67 downto 64);
    grp_colSADSumScale0_fu_516_t1Col_17_V_read <= colStream0_V_V_dout(71 downto 68);
    grp_colSADSumScale0_fu_516_t1Col_18_V_read <= colStream0_V_V_dout(75 downto 72);
    grp_colSADSumScale0_fu_516_t1Col_19_V_read <= colStream0_V_V_dout(79 downto 76);
    grp_colSADSumScale0_fu_516_t1Col_20_V_read <= colStream0_V_V_dout(83 downto 80);
    grp_colSADSumScale0_fu_516_t1Col_21_V_read <= colStream0_V_V_dout(87 downto 84);
    grp_colSADSumScale0_fu_516_t1Col_22_V_read <= colStream0_V_V_dout(91 downto 88);
    grp_colSADSumScale0_fu_516_t1Col_23_V_read <= colStream0_V_V_dout(95 downto 92);
    grp_colSADSumScale0_fu_516_t1Col_24_V_read <= colStream0_V_V_dout(99 downto 96);
    grp_colSADSumScale0_fu_516_t1Col_25_V_read <= colStream0_V_V_dout(103 downto 100);
    grp_colSADSumScale0_fu_516_t1Col_26_V_read <= colStream0_V_V_dout(107 downto 104);
    grp_colSADSumScale0_fu_516_t1Col_27_V_read <= colStream0_V_V_dout(111 downto 108);
    grp_colSADSumScale0_fu_516_t1Col_3_V_read <= colStream0_V_V_dout(15 downto 12);
    grp_colSADSumScale0_fu_516_t1Col_4_V_read <= colStream0_V_V_dout(19 downto 16);
    grp_colSADSumScale0_fu_516_t1Col_5_V_read <= colStream0_V_V_dout(23 downto 20);
    grp_colSADSumScale0_fu_516_t1Col_6_V_read <= colStream0_V_V_dout(27 downto 24);
    grp_colSADSumScale0_fu_516_t1Col_7_V_read <= colStream0_V_V_dout(31 downto 28);
    grp_colSADSumScale0_fu_516_t1Col_8_V_read <= colStream0_V_V_dout(35 downto 32);
    grp_colSADSumScale0_fu_516_t1Col_9_V_read <= colStream0_V_V_dout(39 downto 36);
    grp_colSADSumScale0_fu_516_t2Col_0_V_read <= colStream1_V_V_dout(4 - 1 downto 0);
    grp_colSADSumScale0_fu_516_t2Col_10_V_read <= colStream1_V_V_dout(43 downto 40);
    grp_colSADSumScale0_fu_516_t2Col_11_V_read <= colStream1_V_V_dout(47 downto 44);
    grp_colSADSumScale0_fu_516_t2Col_12_V_read <= colStream1_V_V_dout(51 downto 48);
    grp_colSADSumScale0_fu_516_t2Col_13_V_read <= colStream1_V_V_dout(55 downto 52);
    grp_colSADSumScale0_fu_516_t2Col_14_V_read <= colStream1_V_V_dout(59 downto 56);
    grp_colSADSumScale0_fu_516_t2Col_15_V_read <= colStream1_V_V_dout(63 downto 60);
    grp_colSADSumScale0_fu_516_t2Col_16_V_read <= colStream1_V_V_dout(67 downto 64);
    grp_colSADSumScale0_fu_516_t2Col_17_V_read <= colStream1_V_V_dout(71 downto 68);
    grp_colSADSumScale0_fu_516_t2Col_18_V_read <= colStream1_V_V_dout(75 downto 72);
    grp_colSADSumScale0_fu_516_t2Col_19_V_read <= colStream1_V_V_dout(79 downto 76);
    grp_colSADSumScale0_fu_516_t2Col_1_V_read <= colStream1_V_V_dout(7 downto 4);
    grp_colSADSumScale0_fu_516_t2Col_20_V_read <= colStream1_V_V_dout(83 downto 80);
    grp_colSADSumScale0_fu_516_t2Col_21_V_read <= colStream1_V_V_dout(87 downto 84);
    grp_colSADSumScale0_fu_516_t2Col_22_V_read <= colStream1_V_V_dout(91 downto 88);
    grp_colSADSumScale0_fu_516_t2Col_23_V_read <= colStream1_V_V_dout(95 downto 92);
    grp_colSADSumScale0_fu_516_t2Col_24_V_read <= colStream1_V_V_dout(99 downto 96);
    grp_colSADSumScale0_fu_516_t2Col_25_V_read <= colStream1_V_V_dout(103 downto 100);
    grp_colSADSumScale0_fu_516_t2Col_26_V_read <= colStream1_V_V_dout(107 downto 104);
    grp_colSADSumScale0_fu_516_t2Col_27_V_read <= colStream1_V_V_dout(111 downto 108);
    grp_colSADSumScale0_fu_516_t2Col_28_V_read <= colStream1_V_V_dout(115 downto 112);
    grp_colSADSumScale0_fu_516_t2Col_29_V_read <= colStream1_V_V_dout(119 downto 116);
    grp_colSADSumScale0_fu_516_t2Col_2_V_read <= colStream1_V_V_dout(11 downto 8);
    grp_colSADSumScale0_fu_516_t2Col_30_V_read <= colStream1_V_V_dout(123 downto 120);
    grp_colSADSumScale0_fu_516_t2Col_3_V_read <= colStream1_V_V_dout(15 downto 12);
    grp_colSADSumScale0_fu_516_t2Col_4_V_read <= colStream1_V_V_dout(19 downto 16);
    grp_colSADSumScale0_fu_516_t2Col_5_V_read <= colStream1_V_V_dout(23 downto 20);
    grp_colSADSumScale0_fu_516_t2Col_6_V_read <= colStream1_V_V_dout(27 downto 24);
    grp_colSADSumScale0_fu_516_t2Col_7_V_read <= colStream1_V_V_dout(31 downto 28);
    grp_colSADSumScale0_fu_516_t2Col_8_V_read <= colStream1_V_V_dout(35 downto 32);
    grp_colSADSumScale0_fu_516_t2Col_9_V_read <= colStream1_V_V_dout(39 downto 36);

    grp_colSADSumScale0_fu_576_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_colSADSumScale0_fu_576_ap_ce <= ap_const_logic_1;
        else 
            grp_colSADSumScale0_fu_576_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_colSADSumScale0_fu_576_t1Col_10_V_read <= colStream0_V_V_dout(167 downto 164);
    grp_colSADSumScale0_fu_576_t1Col_11_V_read <= colStream0_V_V_dout(171 downto 168);
    grp_colSADSumScale0_fu_576_t1Col_12_V_read <= colStream0_V_V_dout(175 downto 172);
    grp_colSADSumScale0_fu_576_t1Col_13_V_read <= colStream0_V_V_dout(179 downto 176);
    grp_colSADSumScale0_fu_576_t1Col_14_V_read <= colStream0_V_V_dout(183 downto 180);
    grp_colSADSumScale0_fu_576_t1Col_15_V_read <= colStream0_V_V_dout(187 downto 184);
    grp_colSADSumScale0_fu_576_t1Col_16_V_read <= colStream0_V_V_dout(191 downto 188);
    grp_colSADSumScale0_fu_576_t1Col_17_V_read <= colStream0_V_V_dout(195 downto 192);
    grp_colSADSumScale0_fu_576_t1Col_18_V_read <= colStream0_V_V_dout(199 downto 196);
    grp_colSADSumScale0_fu_576_t1Col_19_V_read <= colStream0_V_V_dout(203 downto 200);
    grp_colSADSumScale0_fu_576_t1Col_20_V_read <= colStream0_V_V_dout(207 downto 204);
    grp_colSADSumScale0_fu_576_t1Col_21_V_read <= colStream0_V_V_dout(211 downto 208);
    grp_colSADSumScale0_fu_576_t1Col_22_V_read <= colStream0_V_V_dout(215 downto 212);
    grp_colSADSumScale0_fu_576_t1Col_23_V_read <= colStream0_V_V_dout(219 downto 216);
    grp_colSADSumScale0_fu_576_t1Col_24_V_read <= colStream0_V_V_dout(223 downto 220);
    grp_colSADSumScale0_fu_576_t1Col_25_V_read <= colStream0_V_V_dout(227 downto 224);
    grp_colSADSumScale0_fu_576_t1Col_26_V_read <= colStream0_V_V_dout(231 downto 228);
    grp_colSADSumScale0_fu_576_t1Col_27_V_read <= colStream0_V_V_dout(235 downto 232);
    grp_colSADSumScale0_fu_576_t1Col_3_V_read <= colStream0_V_V_dout(139 downto 136);
    grp_colSADSumScale0_fu_576_t1Col_4_V_read <= colStream0_V_V_dout(143 downto 140);
    grp_colSADSumScale0_fu_576_t1Col_5_V_read <= colStream0_V_V_dout(147 downto 144);
    grp_colSADSumScale0_fu_576_t1Col_6_V_read <= colStream0_V_V_dout(151 downto 148);
    grp_colSADSumScale0_fu_576_t1Col_7_V_read <= colStream0_V_V_dout(155 downto 152);
    grp_colSADSumScale0_fu_576_t1Col_8_V_read <= colStream0_V_V_dout(159 downto 156);
    grp_colSADSumScale0_fu_576_t1Col_9_V_read <= colStream0_V_V_dout(163 downto 160);
    grp_colSADSumScale0_fu_576_t2Col_0_V_read <= colStream1_V_V_dout(127 downto 124);
    grp_colSADSumScale0_fu_576_t2Col_10_V_read <= colStream1_V_V_dout(167 downto 164);
    grp_colSADSumScale0_fu_576_t2Col_11_V_read <= colStream1_V_V_dout(171 downto 168);
    grp_colSADSumScale0_fu_576_t2Col_12_V_read <= colStream1_V_V_dout(175 downto 172);
    grp_colSADSumScale0_fu_576_t2Col_13_V_read <= colStream1_V_V_dout(179 downto 176);
    grp_colSADSumScale0_fu_576_t2Col_14_V_read <= colStream1_V_V_dout(183 downto 180);
    grp_colSADSumScale0_fu_576_t2Col_15_V_read <= colStream1_V_V_dout(187 downto 184);
    grp_colSADSumScale0_fu_576_t2Col_16_V_read <= colStream1_V_V_dout(191 downto 188);
    grp_colSADSumScale0_fu_576_t2Col_17_V_read <= colStream1_V_V_dout(195 downto 192);
    grp_colSADSumScale0_fu_576_t2Col_18_V_read <= colStream1_V_V_dout(199 downto 196);
    grp_colSADSumScale0_fu_576_t2Col_19_V_read <= colStream1_V_V_dout(203 downto 200);
    grp_colSADSumScale0_fu_576_t2Col_1_V_read <= colStream1_V_V_dout(131 downto 128);
    grp_colSADSumScale0_fu_576_t2Col_20_V_read <= colStream1_V_V_dout(207 downto 204);
    grp_colSADSumScale0_fu_576_t2Col_21_V_read <= colStream1_V_V_dout(211 downto 208);
    grp_colSADSumScale0_fu_576_t2Col_22_V_read <= colStream1_V_V_dout(215 downto 212);
    grp_colSADSumScale0_fu_576_t2Col_23_V_read <= colStream1_V_V_dout(219 downto 216);
    grp_colSADSumScale0_fu_576_t2Col_24_V_read <= colStream1_V_V_dout(223 downto 220);
    grp_colSADSumScale0_fu_576_t2Col_25_V_read <= colStream1_V_V_dout(227 downto 224);
    grp_colSADSumScale0_fu_576_t2Col_26_V_read <= colStream1_V_V_dout(231 downto 228);
    grp_colSADSumScale0_fu_576_t2Col_27_V_read <= colStream1_V_V_dout(235 downto 232);
    grp_colSADSumScale0_fu_576_t2Col_28_V_read <= colStream1_V_V_dout(239 downto 236);
    grp_colSADSumScale0_fu_576_t2Col_29_V_read <= colStream1_V_V_dout(243 downto 240);
    grp_colSADSumScale0_fu_576_t2Col_2_V_read <= colStream1_V_V_dout(135 downto 132);
    grp_colSADSumScale0_fu_576_t2Col_30_V_read <= colStream1_V_V_dout(247 downto 244);
    grp_colSADSumScale0_fu_576_t2Col_3_V_read <= colStream1_V_V_dout(139 downto 136);
    grp_colSADSumScale0_fu_576_t2Col_4_V_read <= colStream1_V_V_dout(143 downto 140);
    grp_colSADSumScale0_fu_576_t2Col_5_V_read <= colStream1_V_V_dout(147 downto 144);
    grp_colSADSumScale0_fu_576_t2Col_6_V_read <= colStream1_V_V_dout(151 downto 148);
    grp_colSADSumScale0_fu_576_t2Col_7_V_read <= colStream1_V_V_dout(155 downto 152);
    grp_colSADSumScale0_fu_576_t2Col_8_V_read <= colStream1_V_V_dout(159 downto 156);
    grp_colSADSumScale0_fu_576_t2Col_9_V_read <= colStream1_V_V_dout(163 downto 160);

    grp_colSADSumScale0_fu_636_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_colSADSumScale0_fu_636_ap_ce <= ap_const_logic_1;
        else 
            grp_colSADSumScale0_fu_636_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_colSADSumScale0_fu_636_t1Col_10_V_read <= colStream0_V_V_dout(291 downto 288);
    grp_colSADSumScale0_fu_636_t1Col_11_V_read <= colStream0_V_V_dout(295 downto 292);
    grp_colSADSumScale0_fu_636_t1Col_12_V_read <= colStream0_V_V_dout(299 downto 296);
    grp_colSADSumScale0_fu_636_t1Col_13_V_read <= colStream0_V_V_dout(303 downto 300);
    grp_colSADSumScale0_fu_636_t1Col_14_V_read <= colStream0_V_V_dout(307 downto 304);
    grp_colSADSumScale0_fu_636_t1Col_15_V_read <= colStream0_V_V_dout(311 downto 308);
    grp_colSADSumScale0_fu_636_t1Col_16_V_read <= colStream0_V_V_dout(315 downto 312);
    grp_colSADSumScale0_fu_636_t1Col_17_V_read <= colStream0_V_V_dout(319 downto 316);
    grp_colSADSumScale0_fu_636_t1Col_18_V_read <= colStream0_V_V_dout(323 downto 320);
    grp_colSADSumScale0_fu_636_t1Col_19_V_read <= colStream0_V_V_dout(327 downto 324);
    grp_colSADSumScale0_fu_636_t1Col_20_V_read <= colStream0_V_V_dout(331 downto 328);
    grp_colSADSumScale0_fu_636_t1Col_21_V_read <= colStream0_V_V_dout(335 downto 332);
    grp_colSADSumScale0_fu_636_t1Col_22_V_read <= colStream0_V_V_dout(339 downto 336);
    grp_colSADSumScale0_fu_636_t1Col_23_V_read <= colStream0_V_V_dout(343 downto 340);
    grp_colSADSumScale0_fu_636_t1Col_24_V_read <= colStream0_V_V_dout(347 downto 344);
    grp_colSADSumScale0_fu_636_t1Col_25_V_read <= colStream0_V_V_dout(351 downto 348);
    grp_colSADSumScale0_fu_636_t1Col_26_V_read <= colStream0_V_V_dout(355 downto 352);
    grp_colSADSumScale0_fu_636_t1Col_27_V_read <= colStream0_V_V_dout(359 downto 356);
    grp_colSADSumScale0_fu_636_t1Col_3_V_read <= colStream0_V_V_dout(263 downto 260);
    grp_colSADSumScale0_fu_636_t1Col_4_V_read <= colStream0_V_V_dout(267 downto 264);
    grp_colSADSumScale0_fu_636_t1Col_5_V_read <= colStream0_V_V_dout(271 downto 268);
    grp_colSADSumScale0_fu_636_t1Col_6_V_read <= colStream0_V_V_dout(275 downto 272);
    grp_colSADSumScale0_fu_636_t1Col_7_V_read <= colStream0_V_V_dout(279 downto 276);
    grp_colSADSumScale0_fu_636_t1Col_8_V_read <= colStream0_V_V_dout(283 downto 280);
    grp_colSADSumScale0_fu_636_t1Col_9_V_read <= colStream0_V_V_dout(287 downto 284);
    grp_colSADSumScale0_fu_636_t2Col_0_V_read <= colStream1_V_V_dout(251 downto 248);
    grp_colSADSumScale0_fu_636_t2Col_10_V_read <= colStream1_V_V_dout(291 downto 288);
    grp_colSADSumScale0_fu_636_t2Col_11_V_read <= colStream1_V_V_dout(295 downto 292);
    grp_colSADSumScale0_fu_636_t2Col_12_V_read <= colStream1_V_V_dout(299 downto 296);
    grp_colSADSumScale0_fu_636_t2Col_13_V_read <= colStream1_V_V_dout(303 downto 300);
    grp_colSADSumScale0_fu_636_t2Col_14_V_read <= colStream1_V_V_dout(307 downto 304);
    grp_colSADSumScale0_fu_636_t2Col_15_V_read <= colStream1_V_V_dout(311 downto 308);
    grp_colSADSumScale0_fu_636_t2Col_16_V_read <= colStream1_V_V_dout(315 downto 312);
    grp_colSADSumScale0_fu_636_t2Col_17_V_read <= colStream1_V_V_dout(319 downto 316);
    grp_colSADSumScale0_fu_636_t2Col_18_V_read <= colStream1_V_V_dout(323 downto 320);
    grp_colSADSumScale0_fu_636_t2Col_19_V_read <= colStream1_V_V_dout(327 downto 324);
    grp_colSADSumScale0_fu_636_t2Col_1_V_read <= colStream1_V_V_dout(255 downto 252);
    grp_colSADSumScale0_fu_636_t2Col_20_V_read <= colStream1_V_V_dout(331 downto 328);
    grp_colSADSumScale0_fu_636_t2Col_21_V_read <= colStream1_V_V_dout(335 downto 332);
    grp_colSADSumScale0_fu_636_t2Col_22_V_read <= colStream1_V_V_dout(339 downto 336);
    grp_colSADSumScale0_fu_636_t2Col_23_V_read <= colStream1_V_V_dout(343 downto 340);
    grp_colSADSumScale0_fu_636_t2Col_24_V_read <= colStream1_V_V_dout(347 downto 344);
    grp_colSADSumScale0_fu_636_t2Col_25_V_read <= colStream1_V_V_dout(351 downto 348);
    grp_colSADSumScale0_fu_636_t2Col_26_V_read <= colStream1_V_V_dout(355 downto 352);
    grp_colSADSumScale0_fu_636_t2Col_27_V_read <= colStream1_V_V_dout(359 downto 356);
    grp_colSADSumScale0_fu_636_t2Col_28_V_read <= colStream1_V_V_dout(363 downto 360);
    grp_colSADSumScale0_fu_636_t2Col_29_V_read <= colStream1_V_V_dout(367 downto 364);
    grp_colSADSumScale0_fu_636_t2Col_2_V_read <= colStream1_V_V_dout(259 downto 256);
    grp_colSADSumScale0_fu_636_t2Col_30_V_read <= colStream1_V_V_dout(371 downto 368);
    grp_colSADSumScale0_fu_636_t2Col_3_V_read <= colStream1_V_V_dout(263 downto 260);
    grp_colSADSumScale0_fu_636_t2Col_4_V_read <= colStream1_V_V_dout(267 downto 264);
    grp_colSADSumScale0_fu_636_t2Col_5_V_read <= colStream1_V_V_dout(271 downto 268);
    grp_colSADSumScale0_fu_636_t2Col_6_V_read <= colStream1_V_V_dout(275 downto 272);
    grp_colSADSumScale0_fu_636_t2Col_7_V_read <= colStream1_V_V_dout(279 downto 276);
    grp_colSADSumScale0_fu_636_t2Col_8_V_read <= colStream1_V_V_dout(283 downto 280);
    grp_colSADSumScale0_fu_636_t2Col_9_V_read <= colStream1_V_V_dout(287 downto 284);

    grp_colZeroCntScale0_fu_696_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_colZeroCntScale0_fu_696_ap_ce <= ap_const_logic_1;
        else 
            grp_colZeroCntScale0_fu_696_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_colZeroCntScale0_fu_756_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_colZeroCntScale0_fu_756_ap_ce <= ap_const_logic_1;
        else 
            grp_colZeroCntScale0_fu_756_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_colZeroCntScale0_fu_816_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_colZeroCntScale0_fu_816_ap_ce <= ap_const_logic_1;
        else 
            grp_colZeroCntScale0_fu_816_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    in2_0_V_fu_876_p1 <= colStream1_V_V_dout(4 - 1 downto 0);
    indvar_flatten_next_fu_2718_p2 <= std_logic_vector(unsigned(ap_const_lv6_1) + unsigned(ap_phi_mux_indvar_flatten2_phi_fu_506_p6));

    outStream_V_V_blk_n_assign_proc : process(outStream_V_V_full_n, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            outStream_V_V_blk_n <= outStream_V_V_full_n;
        else 
            outStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream_V_V_din <= ((((((((((((((((((((grp_colSADSumScale0_fu_516_ap_return_6 & grp_colSADSumScale0_fu_516_ap_return_5) & grp_colSADSumScale0_fu_516_ap_return_4) & grp_colSADSumScale0_fu_516_ap_return_3) & grp_colSADSumScale0_fu_516_ap_return_2) & grp_colSADSumScale0_fu_516_ap_return_1) & grp_colSADSumScale0_fu_516_ap_return_0) & grp_colSADSumScale0_fu_576_ap_return_6) & grp_colSADSumScale0_fu_576_ap_return_5) & grp_colSADSumScale0_fu_576_ap_return_4) & grp_colSADSumScale0_fu_576_ap_return_3) & grp_colSADSumScale0_fu_576_ap_return_2) & grp_colSADSumScale0_fu_576_ap_return_1) & grp_colSADSumScale0_fu_576_ap_return_0) & grp_colSADSumScale0_fu_636_ap_return_6) & grp_colSADSumScale0_fu_636_ap_return_5) & grp_colSADSumScale0_fu_636_ap_return_4) & grp_colSADSumScale0_fu_636_ap_return_3) & grp_colSADSumScale0_fu_636_ap_return_2) & grp_colSADSumScale0_fu_636_ap_return_1) & grp_colSADSumScale0_fu_636_ap_return_0);

    outStream_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            outStream_V_V_write <= ap_const_logic_1;
        else 
            outStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    refTagValidCntStream_V_V_blk_n_assign_proc : process(refTagValidCntStream_V_V_full_n, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            refTagValidCntStream_V_V_blk_n <= refTagValidCntStream_V_V_full_n;
        else 
            refTagValidCntStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    refTagValidCntStream_V_V_din <= ((((((((((((((((((((refTagValidPixCnt_6_s_reg_4190 & refTagValidPixCnt_5_s_reg_4185) & refTagValidPixCnt_4_s_reg_4180) & refTagValidPixCnt_3_s_reg_4175) & refTagValidPixCnt_2_s_reg_4170) & refTagValidPixCnt_1_s_reg_4165) & refTagValidPixCnt_0_s_reg_4160) & refTagValidPixCnt_6_1_reg_4265) & refTagValidPixCnt_5_1_reg_4260) & refTagValidPixCnt_4_1_reg_4255) & refTagValidPixCnt_3_1_reg_4250) & refTagValidPixCnt_2_1_reg_4245) & refTagValidPixCnt_1_1_reg_4240) & refTagValidPixCnt_0_1_reg_4235) & refTagValidPixCnt_6_2_reg_4340) & refTagValidPixCnt_5_2_reg_4335) & refTagValidPixCnt_4_2_reg_4330) & refTagValidPixCnt_3_2_reg_4325) & refTagValidPixCnt_2_2_reg_4320) & refTagValidPixCnt_1_2_reg_4315) & refTagValidPixCnt_0_2_reg_4310);

    refTagValidCntStream_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            refTagValidCntStream_V_V_write <= ap_const_logic_1;
        else 
            refTagValidCntStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    refZeroCntStream_V_V_blk_n_assign_proc : process(refZeroCntStream_V_V_full_n, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            refZeroCntStream_V_V_blk_n <= refZeroCntStream_V_V_full_n;
        else 
            refZeroCntStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    refZeroCntStream_V_V_din <= ((refColZeroCnt_V_0_s_reg_4120 & refColZeroCnt_V_0_1_reg_4195) & refColZeroCnt_V_0_2_reg_4270);

    refZeroCntStream_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            refZeroCntStream_V_V_write <= ap_const_logic_1;
        else 
            refZeroCntStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    tagColValidCntStream_V_V_blk_n_assign_proc : process(tagColValidCntStream_V_V_full_n, ap_enable_reg_pp0_iter6, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            tagColValidCntStream_V_V_blk_n <= tagColValidCntStream_V_V_full_n;
        else 
            tagColValidCntStream_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tagColValidCntStream_V_V_din <= ((((((((((((((((((((tagColValidCnt_6_ass_reg_4155 & tagColValidCnt_5_ass_reg_4150) & tagColValidCnt_4_ass_reg_4145) & tagColValidCnt_3_ass_reg_4140) & tagColValidCnt_2_ass_reg_4135) & tagColValidCnt_1_ass_reg_4130) & tagColValidCnt_0_ass_reg_4125) & tagColValidCnt_6_ass_1_reg_4230) & tagColValidCnt_5_ass_1_reg_4225) & tagColValidCnt_4_ass_1_reg_4220) & tagColValidCnt_3_ass_1_reg_4215) & tagColValidCnt_2_ass_1_reg_4210) & tagColValidCnt_1_ass_1_reg_4205) & tagColValidCnt_0_ass_1_reg_4200) & tagColValidCnt_6_ass_2_reg_4305) & tagColValidCnt_5_ass_2_reg_4300) & tagColValidCnt_4_ass_2_reg_4295) & tagColValidCnt_3_ass_2_reg_4290) & tagColValidCnt_2_ass_2_reg_4285) & tagColValidCnt_1_ass_2_reg_4280) & tagColValidCnt_0_ass_2_reg_4275);

    tagColValidCntStream_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter6, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then 
            tagColValidCntStream_V_V_write <= ap_const_logic_1;
        else 
            tagColValidCntStream_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
