
---------- Begin Simulation Statistics ----------
final_tick                               2261752419000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              123758751                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793680                       # Number of bytes of host memory used
host_op_rate                                123748460                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.95                       # Real time elapsed on the host
host_tick_rate                             1561661967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   117471632                       # Number of instructions simulated
sim_ops                                     117471632                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001482                       # Number of seconds simulated
sim_ticks                                  1482476000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued          296                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified          296                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    1      0.24%      0.24% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      2.86%      3.10% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.48%      3.58% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  369     88.07%     91.65% # number of callpals executed
system.cpu0.kern.callpal::rdps                      4      0.95%     92.60% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.24%     92.84% # number of callpals executed
system.cpu0.kern.callpal::rti                      20      4.77%     97.61% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.15%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   419                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                       628                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                     176     44.90%     44.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.51%     45.41% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.26%     45.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    213     54.34%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 392                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      176     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.56%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.28%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     175     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  354                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              1398520000     96.27%     96.27% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1174500      0.08%     96.35% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 977000      0.07%     96.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               52062000      3.58%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1452733500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.821596                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.903061                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel               33                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.545455                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.700000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         241000000     77.89%     77.89% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            68405000     22.11%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          327                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          328                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.31%      0.31% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.12%     18.44% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.56%     20.00% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     52.81%     72.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.56%     74.37% # number of callpals executed
system.cpu1.kern.callpal::rti                      71     22.19%     96.56% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.81%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.62%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   320                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                       834                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                     107     43.85%     43.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      0.82%     44.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.82%     45.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    133     54.51%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 244                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      107     49.54%     49.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2      0.93%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.93%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     105     48.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  216                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1627071500     98.15%     98.15% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 939500      0.06%     98.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1713000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               27979000      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1657703000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.789474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.885246                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  6                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.166667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.693878                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         217751000     15.31%     15.31% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            23178000      1.63%     16.93% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1181774500     83.07%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::swpipl                   32     82.05%     82.05% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4     10.26%     92.31% # number of callpals executed
system.cpu2.kern.callpal::rti                       3      7.69%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    39                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                        42                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                       9     23.68%     23.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      5.26%     28.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      5.26%     34.21% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     25     65.79%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  38                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        9     40.91%     40.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      9.09%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      9.09%     59.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       9     40.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   22                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1650596000     99.57%     99.57% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 805000      0.05%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1062000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5299500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1657762500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          600                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified          600                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    3      0.49%      0.49% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.66%      9.15% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  431     70.42%     79.58% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      0.82%     80.39% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.56% # number of callpals executed
system.cpu3.kern.callpal::rti                     102     16.67%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.45%     99.67% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.33%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   612                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                      1250                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                     259     48.32%     48.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.37%     48.69% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     48.88% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    274     51.12%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 536                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      257     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.39%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     256     49.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  516                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1646637000     97.56%     97.56% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1075000      0.06%     97.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 566000      0.03%     97.66% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39531000      2.34%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1687809000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.934307                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.962687                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              154                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.623377                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.768924                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1479240500     86.25%     86.25% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           235727000     13.75%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7402                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                    24018                       # Number of branches fetched
system.switch_cpus0.committedInsts             171751                       # Number of instructions committed
system.switch_cpus0.committedOps               171751                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_hits               64315                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits               35204                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_hits              29111                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.idle_fraction            0.777140                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses          44313                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits              44219                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.222860                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles                 2904788                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      647361.834345                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts        17640                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls               4359                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      2257426.165655                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses       165728                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts              165728                       # number of integer instructions
system.switch_cpus0.num_int_register_reads       229172                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       117903                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts              35408                       # Number of load instructions
system.switch_cpus0.num_mem_refs                64581                       # number of memory refs
system.switch_cpus0.num_store_insts             29173                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         2880      1.68%      1.68% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            99473     57.88%     59.55% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             176      0.10%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.66% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           36301     21.12%     80.80% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          29341     17.07%     97.87% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead           99      0.06%     97.93% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite          116      0.07%     97.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3446      2.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            171863                       # Class of executed instruction
system.switch_cpus1.Branches                    21419                       # Number of branches fetched
system.switch_cpus1.committedInsts             143262                       # Number of instructions committed
system.switch_cpus1.committedOps               143262                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_hits               41281                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_hits               25845                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              15436                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.idle_fraction            0.827957                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          23839                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              23714                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.172043                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles                 2902749                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      499398.392925                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        16564                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls               2901                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      2403350.607075                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       137772                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              137772                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       184353                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       105365                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts              26729                       # Number of load instructions
system.switch_cpus1.num_mem_refs                42391                       # number of memory refs
system.switch_cpus1.num_store_insts             15662                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         2837      1.97%      1.97% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            90625     63.09%     65.06% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             108      0.08%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.14% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     65.16% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           27668     19.26%     84.42% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          15540     10.82%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.10%     95.33% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          132      0.09%     95.42% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6572      4.58%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            143647                       # Class of executed instruction
system.switch_cpus2.Branches                      576                       # Number of branches fetched
system.switch_cpus2.committedInsts               3790                       # Number of instructions committed
system.switch_cpus2.committedOps                 3790                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits                1302                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits                 845                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits                457                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.idle_fraction            0.994298                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses            541                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits                541                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.005702                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles                 2902953                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      16552.484959                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts          297                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls                158                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2886400.515041                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses         3600                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts                3600                       # number of integer instructions
system.switch_cpus2.num_int_register_reads         4858                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes         2861                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts                845                       # Number of load instructions
system.switch_cpus2.num_mem_refs                 1305                       # number of memory refs
system.switch_cpus2.num_store_insts               460                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass           24      0.63%      0.63% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu             2230     58.84%     59.47% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              10      0.26%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     59.74% # Class of executed instruction
system.switch_cpus2.op_class::MemRead             886     23.38%     83.11% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite            461     12.16%     95.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0      0.00%     95.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0      0.00%     95.28% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess           179      4.72%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total              3790                       # Class of executed instruction
system.switch_cpus3.Branches                    60038                       # Number of branches fetched
system.switch_cpus3.committedInsts             454319                       # Number of instructions committed
system.switch_cpus3.committedOps               454319                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_hits              172066                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits               83518                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_hits              88548                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.idle_fraction            0.313406                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         162526                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             162374                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.686594                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles                 2964952                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      2035717.000627                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        47184                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls               8663                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      929234.999373                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       437193                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              437193                       # number of integer instructions
system.switch_cpus3.num_int_register_reads       631184                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       298538                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts              84358                       # Number of load instructions
system.switch_cpus3.num_mem_refs               173182                       # number of memory refs
system.switch_cpus3.num_store_insts             88824                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         9725      2.14%      2.14% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           258421     56.82%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             528      0.12%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.07% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     59.33% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     59.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85449     18.79%     78.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          87888     19.32%     97.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead         1216      0.27%     97.76% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite         1003      0.22%     97.98% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9173      2.02%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            454802                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests         8198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           35                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        25289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           82                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        55344                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            117                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                292                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2091                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1525                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              184                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             93                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3217                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           292                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10933                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       357504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       357648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  357648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              260                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3804                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3804    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3804                       # Request fanout histogram
system.membus.reqLayer0.occupancy               40000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15589576                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy           18468495                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions            7                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 333926166.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 462838628.687778                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value     30999500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    866698000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            3                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON      8453000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   1001778500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus3.pwrStateResidencyTicks::ON   1017858500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260734560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean    288022750                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 389825890.271221                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     30082000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    867519000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON     15753000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED   1152091000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions            9                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    250165875                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 413266995.239029                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      2517500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    867019000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON    255050000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   1000663500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF    1482476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst         3680                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        24113184                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst         3680                       # number of overall hits
system.cpu2.icache.overall_hits::total       24113184                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          110                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        394973                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          110                       # number of overall misses
system.cpu2.icache.overall_misses::total       394973                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      1585000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1585000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      1585000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1585000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst         3790                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     24508157                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst         3790                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     24508157                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.029024                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.016116                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.029024                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.016116                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14409.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total     4.012933                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14409.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total     4.012933                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       394300                       # number of writebacks
system.cpu2.icache.writebacks::total           394300                       # number of writebacks
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          110                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          110                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          110                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      1475000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1475000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      1475000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1475000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.029024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.029024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13409.090909                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13409.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13409.090909                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13409.090909                       # average overall mshr miss latency
system.cpu2.icache.replacements                394300                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst         3680                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       24113184                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          110                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       394973                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      1585000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1585000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst         3790                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     24508157                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.029024                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.016116                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14409.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total     4.012933                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      1475000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1475000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.029024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13409.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13409.090909                       # average ReadReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          480.689317                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           24462819                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           394461                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            62.015811                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   480.641878                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst     0.047438                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.938754                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.000093                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.938846                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         49411287                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        49411287                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data         1191                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7282602                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data         1191                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7282602                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data           76                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        290842                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data           76                       # number of overall misses
system.cpu2.dcache.overall_misses::total       290842                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data      1164500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      1164500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data      1164500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      1164500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data         1267                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7573444                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data         1267                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7573444                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.059984                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038403                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.059984                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038403                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 15322.368421                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total     4.003892                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 15322.368421                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total     4.003892                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       108147                       # number of writebacks
system.cpu2.dcache.writebacks::total           108147                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           76                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           76                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data      1088500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1088500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data      1088500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1088500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.059984                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.059984                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 14322.368421                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14322.368421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 14322.368421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14322.368421                       # average overall mshr miss latency
system.cpu2.dcache.replacements                166979                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data          768                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4487273                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data           60                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       152895                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data       895500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       895500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data          828                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4640168                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.072464                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032950                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data        14925                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total     5.856961                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data           60                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data       835500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       835500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.072464                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data        13925                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        13925                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data          423                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2795329                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data           16                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137947                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       269000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data          439                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2933276                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.036446                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047028                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 16812.500000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total     1.950024                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data       253000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       253000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.036446                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15812.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15812.500000                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data           11                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        51331                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        15429                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data        35000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        35000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        66760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.352941                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.231111                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data  5833.333333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total     2.268456                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        29000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.352941                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data  4833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4833.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data            7                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        43380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data            8                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22193                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data        54500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        54500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data           15                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        65573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.533333                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.338447                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6812.500000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total     2.455729                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data        46500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        46500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.533333                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5812.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5812.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          720.467414                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7698528                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           275558                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.937959                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   720.443251                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data     0.024163                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.703558                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.000024                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.703581                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          620                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          611                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15687732                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15687732                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF    1482476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst       450224                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14721956                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst       450224                       # number of overall hits
system.cpu3.icache.overall_hits::total       14721956                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         4579                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        343574                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         4579                       # number of overall misses
system.cpu3.icache.overall_misses::total       343574                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     64521000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     64521000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     64521000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     64521000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst       454803                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15065530                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst       454803                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15065530                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.010068                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022805                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.010068                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022805                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14090.631142                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   187.793605                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14090.631142                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   187.793605                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches              276                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       343436                       # number of writebacks
system.cpu3.icache.writebacks::total           343436                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         4577                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         4577                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher          380                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         4577                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         4957                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     59935000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59935000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher      7114156                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     59935000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     67049156                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.010064                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000304                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.010064                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13094.821936                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13094.821936                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18721.463158                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13094.821936                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13526.156143                       # average overall mshr miss latency
system.cpu3.icache.replacements                343436                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst       450224                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14721956                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         4579                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       343574                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     64521000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     64521000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst       454803                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15065530                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.010068                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022805                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14090.631142                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   187.793605                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         4577                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         4577                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     59935000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59935000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.010064                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000304                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13094.821936                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13094.821936                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher          380                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total          380                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher      7114156                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total      7114156                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 18721.463158                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 18721.463158                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          500.799125                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14874006                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           343441                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.308766                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   500.582115                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     0.009740                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst     0.207269                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.977699                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.000019                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.000405                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.978123                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           15                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.029297                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         30475012                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        30475012                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       158604                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4790789                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       158604                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4790789                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        11407                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        213419                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        11407                       # number of overall misses
system.cpu3.dcache.overall_misses::total       213419                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    339246500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    339246500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    339246500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    339246500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       170011                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5004208                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       170011                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5004208                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.067096                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.042648                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.067096                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.042648                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 29740.203384                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  1589.579653                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 29740.203384                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  1589.579653                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       105311                       # number of writebacks
system.cpu3.dcache.writebacks::total           105311                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        11407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        11407                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        11407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        11407                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            6                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    327839500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    327839500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    327839500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    327839500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.067096                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002279                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.067096                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002279                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 28740.203384                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28740.203384                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 28740.203384                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28740.203384                       # average overall mshr miss latency
system.cpu3.dcache.replacements                147406                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data        78008                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2869084                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         4685                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       114297                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data     62560000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62560000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data        82693                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2983381                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.056655                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038311                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 13353.255069                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   547.345950                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4685                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data     57875000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     57875000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.056655                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.001570                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 12353.255069                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12353.255069                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data        80596                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1921705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         6722                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        99122                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    276686500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    276686500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data        87318                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2020827                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.076983                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.049050                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 41161.335912                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  2791.373257                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6722                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    269964500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    269964500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.076983                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.003326                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 40161.335912                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 40161.335912                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         1199                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        56956                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data           94                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        13975                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      1173500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1173500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         1293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        70931                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.072699                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.197022                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12484.042553                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total    83.971377                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      1079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1079500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.072699                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.001325                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11484.042553                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11484.042553                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         1243                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        49749                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data           44                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18306                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data       207000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       207000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         1287                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        68055                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.034188                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.268988                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  4704.545455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total    11.307768                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data       163000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       163000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.034188                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.000647                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  3704.545455                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3704.545455                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          998.094870                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5121164                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           193956                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            26.403741                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   997.669350                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data     0.425521                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.974286                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.000416                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.974702                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          795                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         10481368                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        10481368                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF    1482476000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst       169150                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        72212297                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst       169150                       # number of overall hits
system.cpu0.icache.overall_hits::total       72212297                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst         2713                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        504148                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst         2713                       # number of overall misses
system.cpu0.icache.overall_misses::total       504148                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     42148000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42148000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     42148000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42148000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst       171863                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     72716445                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst       171863                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     72716445                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.015786                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006933                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.015786                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006933                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 15535.569480                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total    83.602434                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 15535.569480                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total    83.602434                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches              128                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       503789                       # number of writebacks
system.cpu0.icache.writebacks::total           503789                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst         2713                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2713                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher          188                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst         2713                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2901                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     39435000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39435000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher      5727325                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     39435000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     45162325                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.015786                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.015786                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 14535.569480                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14535.569480                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30464.494681                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 14535.569480                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15567.847294                       # average overall mshr miss latency
system.cpu0.icache.replacements                503789                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst       169150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       72212297                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst         2713                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       504148                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     42148000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42148000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst       171863                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     72716445                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.015786                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006933                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 15535.569480                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total    83.602434                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst         2713                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2713                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     39435000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39435000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.015786                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 14535.569480                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14535.569480                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher          188                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total          188                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher      5727325                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total      5727325                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 30464.494681                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 30464.494681                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.472332                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           72696353                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           503824                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           144.289182                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.150497                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher     0.012596                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst     0.309239                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998341                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.000025                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.000604                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998969                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           25                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          437                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.048828                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        145937226                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       145937226                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data        58674                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14784321                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data        58674                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14784321                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data         4509                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2587851                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data         4509                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2587851                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data     57100500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57100500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data     57100500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57100500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data        63183                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17372172                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data        63183                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17372172                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.071364                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148965                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.071364                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148965                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 12663.672655                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    22.064833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 12663.672655                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    22.064833                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1352530                       # number of writebacks
system.cpu0.dcache.writebacks::total          1352530                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data         4509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4509                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data         4509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4509                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data     52591500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     52591500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data     52591500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     52591500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.071364                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.071364                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000260                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 11663.672655                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11663.672655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 11663.672655                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11663.672655                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2546676                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data        32271                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9802423                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         2415                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2297320                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     27387500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     27387500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data        34686                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12099743                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.069625                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189865                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 11340.579710                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    11.921500                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         2415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     24972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     24972500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069625                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000200                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10340.579710                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10340.579710                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data        26403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4981898                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         2094                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       290531                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     29713000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     29713000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data        28497                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5272429                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.073481                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 14189.589303                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   102.271358                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     27619000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     27619000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.073481                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 13189.589303                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 13189.589303                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data          543                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       206973                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data           89                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1049500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1049500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data          632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       219567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.140823                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.057358                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 11792.134831                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total    83.333333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           89                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data       960500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       960500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.140823                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000405                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 10792.134831                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10792.134831                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data          604                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       208335                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11017                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data       140000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       140000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data          630                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       219352                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.041270                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050225                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  5384.615385                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total    12.707634                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data       115000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       115000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.041270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  4423.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4423.076923                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1009.076774                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17795968                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2580852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.895385                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1008.460764                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data     0.616010                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984825                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.000602                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.985427                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1003                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          993                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.979492                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         38204037                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        38204037                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF    1482476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst       142168                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5157453                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst       142168                       # number of overall hits
system.cpu1.icache.overall_hits::total        5157453                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst         1479                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39210                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst         1479                       # number of overall misses
system.cpu1.icache.overall_misses::total        39210                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     20962500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     20962500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     20962500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     20962500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst       143647                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5196663                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst       143647                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5196663                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.010296                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007545                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.010296                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007545                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14173.427992                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total   534.621270                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14173.427992                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total   534.621270                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              176                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        38890                       # number of writebacks
system.cpu1.icache.writebacks::total            38890                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst         1479                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1479                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher          214                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst         1479                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1693                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     19483500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     19483500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher      3940312                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     19483500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     23423812                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.010296                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000285                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.010296                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000326                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13173.427992                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13173.427992                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 18412.672897                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13173.427992                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13835.683402                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38890                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst       142168                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5157453                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst         1479                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39210                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     20962500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     20962500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst       143647                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5196663                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.010296                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007545                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14173.427992                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total   534.621270                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst         1479                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1479                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     19483500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     19483500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.010296                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000285                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13173.427992                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13173.427992                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher          214                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total          214                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher      3940312                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total      3940312                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 18412.672897                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 18412.672897                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          499.194181                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5159780                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38912                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           132.601254                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   498.973426                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     0.007206                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst     0.213549                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974557                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.000014                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.000417                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974989                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          469                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.029297                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10432750                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10432750                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data        38810                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1685036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data        38810                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1685036                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data         2142                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         36862                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data         2142                       # number of overall misses
system.cpu1.dcache.overall_misses::total        36862                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data     50421000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     50421000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data     50421000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     50421000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data        40952                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1721898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data        40952                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1721898                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.052305                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021408                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.052305                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021408                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 23539.215686                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  1367.831371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 23539.215686                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  1367.831371                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        15017                       # number of writebacks
system.cpu1.dcache.writebacks::total            15017                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data         2142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2142                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data         2142                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2142                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data     48279000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48279000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data     48279000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48279000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.052305                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001244                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.052305                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001244                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 22539.215686                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22539.215686                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 22539.215686                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22539.215686                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 24617                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data        24519                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1077919                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data         1383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        24147                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data     14231000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     14231000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data        25902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1102066                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.053394                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 10289.949385                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total   589.348573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data     12848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     12848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.053394                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001255                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  9289.949385                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9289.949385                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data        14291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        607117                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data          759                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        12715                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data     36190000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     36190000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data        15050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       619832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.050432                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.020514                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 47681.159420                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  2846.244593                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data          759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          759                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data     35431000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35431000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.050432                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001225                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 46681.159420                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46681.159420                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data          461                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        12305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data           28                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data       404000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       404000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data          489                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        13307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.057260                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.075299                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 14428.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total   403.193613                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data       376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       376000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.057260                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002104                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 13428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13428.571429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data          460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        11728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data           29                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1499                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data       157000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       157000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data          489                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        13227                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.059305                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.113329                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  5413.793103                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total   104.736491                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data       128000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       128000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.059305                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.002192                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  4413.793103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4413.793103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          910.543636                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1737310                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33877                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.282876                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   910.065645                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data     0.477990                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.888736                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.000467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.889203                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          914                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          909                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3531655                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3531655                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             18421                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9658                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             194                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           106                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            300                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9397                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9661                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8760                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        34065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 81698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       371264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       481184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       216640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       161512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        14080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       634368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1217712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3101200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5460                       # Total snoops (count)
system.tol2bus.snoopTraffic                    233344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.336206                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.766247                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25427     79.97%     79.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3512     11.05%     91.01% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1394      4.38%     95.40% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1462      4.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           50106959                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            118996                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            165000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          17221494                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           7438491                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6834497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4354992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3230992                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           2542492                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          346                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         2640                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3677                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1470                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         1111                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst          109                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data           48                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         4526                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         8453                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22719                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          141                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          198                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          346                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         2640                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3677                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1470                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         1111                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst          109                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data           48                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         4526                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         8453                       # number of overall hits
system.l2.overall_hits::total                   22719                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher           47                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           16                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher           34                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst           73                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          406                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst           50                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         2829                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3545                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher           47                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           16                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher           34                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst           73                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst            9                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          406                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst           50                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         2829                       # number of overall misses
system.l2.overall_misses::total                  3545                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher      3983961                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      1528990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher      2930973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst      6360500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data      6183500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst       824000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     32312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data       268000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst      4291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    221895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        280662424                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher      3983961                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      1528990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher      2930973                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst      6360500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data      6183500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst       824000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     32312500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data       268000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst      4291000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    221895000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       280662424                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher          188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         2713                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data         3754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1479                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         1517                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst          110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data           51                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        11282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26264                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher          188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         2713                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data         3754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1479                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         1517                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst          110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data           51                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        11282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26264                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.074766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.089474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.026907                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.020511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.006085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.267633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.058824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.010927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.250753                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134976                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.074766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.089474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.026907                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.020511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.006085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.267633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.058824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.010927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.250753                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134976                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 84765.127660                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 95561.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 86205.088235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 87130.136986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 80305.194805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 91555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 79587.438424                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 89333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst        85820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 78435.843054                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79171.346685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 84765.127660                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 95561.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 86205.088235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 87130.136986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 80305.194805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 91555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 79587.438424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 89333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst        85820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 78435.843054                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79171.346685                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2091                       # number of writebacks
system.l2.writebacks::total                      2091                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  19                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 19                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         2828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher           47                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         2828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3526                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data            6                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher      3513961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      1368990                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher      2590973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst      5221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data      5320500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst       415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     28230500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data       147500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst      3558500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    193579000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    244020424                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher      3513961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      1368990                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher      2590973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst      5221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data      5320500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst       415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     28230500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data       147500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst      3558500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    193579000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    244020424                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.074766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.089474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.025065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.020245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.002028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.266974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.039216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.010052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.250665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.134252                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.074766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.089474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.025065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.020245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.002028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.266974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.039216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.010052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.250665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134252                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74765.127660                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 85561.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76205.088235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 76786.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70006.578947                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 138333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 69704.938272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data        73750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77358.695652                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 68450.848656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69206.019285                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74765.127660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 85561.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76205.088235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 76786.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70006.578947                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 138333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 69704.938272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data        73750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77358.695652                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 68450.848656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69206.019285                       # average overall mshr miss latency
system.l2.replacements                           3659                       # number of replacements
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           18                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks        12532                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12532                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12532                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6477                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6477                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6477                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6477                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            27                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data           13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   41                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus0.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               41                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_hits::.switch_cpus0.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus0.data         1916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data          319                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data         3854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6093                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           51                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         2795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3234                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      3987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     30736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data        70000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    219212500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     254005500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         1967                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data          706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         6649                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.025928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.548159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.420364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.346735                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 78176.470588                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 79421.188630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data        70000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 78430.232558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78542.207792                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           51                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          387                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         2795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3234                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3477000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     26866000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data        60000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    191262500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    221665500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.025928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.548159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.420364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346735                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 68176.470588                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 69421.188630                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data        60000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 68430.232558                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68542.207792                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          198                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         2640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst          109                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         4526                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9430                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher           47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           16                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher           34                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst           73                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst           50                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher      3983961                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      1528990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher      2930973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst      6360500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst       824000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst        84000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst      4291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20003424                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher          188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          380                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         2713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst          110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4576                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9660                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.250000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.074766                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.089474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.026907                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.006085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.009091                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.010927                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023810                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 84765.127660                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 95561.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 86205.088235                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 87130.136986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 91555.555556                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst        84000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst        85820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86971.408696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher           47                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           16                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher           34                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst           46                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher      3513961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      1368990                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher      2590973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst      5221500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst       415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst        74000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst      3558500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16742924                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.250000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.074766                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.089474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.025065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.002028                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.009091                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.010052                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.022257                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 74765.127660                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 85561.875000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 76205.088235                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 76786.764706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 138333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst        74000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 77358.695652                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77874.065116                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         1761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data          792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         4599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7196                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data           19                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           34                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              81                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data      2196500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      1576500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data       198000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      2682500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6653500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         1787                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data          811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         4633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.014550                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.023428                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.043478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.007339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.011131                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 84480.769231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 82973.684211                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data        99000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 78897.058824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82141.975309                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data           25                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data           18                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           77                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data      1843500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      1364500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data        87500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      2316500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5612000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.013990                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.022195                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.021739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.007123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010581                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data        73740                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 75805.555556                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data        87500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70196.969697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72883.116883                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                       64496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3659                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.626674                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     810.564947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1065.094125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     6120.337430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    36.516245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      320.774272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2251.182645                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    11.391880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     3202.994419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     9960.923463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst     1353.949224                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6518.967337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    18.263707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    59.153632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data    64.076662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     2.029476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   309.119586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst     0.680411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data     1.288330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst    24.836100                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   635.856110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024736                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.186778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.009789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.068701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.097748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.303983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.041319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.198943                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.001805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.001955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.009434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.019405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            97                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2145                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5163                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.002960                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997040                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    394243                       # Number of tag accesses
system.l2.tags.data_accesses                   394243                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher         2176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        25920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       179008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             223680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       133824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          133824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher           34                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         2797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2091                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2091                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher      2029038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher       690736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher      1467815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst      2935629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      3280997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       129513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     17484263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst        43171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data        86342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst      1985867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data    120749341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150882712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst      2935629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       129513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst        43171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst      1985867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5094180                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90270601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90270601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90270601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher      2029038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher       690736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher      1467815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst      2935629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      3280997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       129513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     17484263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst        43171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data        86342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst      1985867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data    120749341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            241153314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples        75.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       405.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      2796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000742320500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9327                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1949                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2091                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2091                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               313                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                69                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              240                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     35261753                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   17465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               100755503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10094.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28844.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2995                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1544                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2091                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.242661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   207.248475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.244923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          332     32.49%     32.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          237     23.19%     55.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           98      9.59%     65.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           74      7.24%     72.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           41      4.01%     76.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           51      4.99%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           28      2.74%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      3.03%     87.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          130     12.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1022                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.440945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.459632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.699653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              4      3.15%      3.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            65     51.18%     54.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            36     28.35%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             8      6.30%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             5      3.94%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      0.79%     93.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             4      3.15%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             1      0.79%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.283465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.268944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.711556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              109     85.83%     85.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.79%     86.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     12.60%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 223552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  132352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  223680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               133824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       150.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        89.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1474767500                       # Total gap between requests
system.mem_ctrls.avgGap                     264011.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher         3008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher         2176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data         4800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        25920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       178944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       132352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 2029037.906853129622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 690736.308715958963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 1467814.656021412928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 2935629.312042825855                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 3237826.447106057778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 129513.057884242313                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 17484262.814372710884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 43171.019294747435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 86342.038589494870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 1985866.887558382237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 120706169.948113843799                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 89277667.901537701488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher           47                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           16                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher           34                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data           76                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          405                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         2797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2091                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher      1541257                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher       698998                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      1165999                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst      2427750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data      2213500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       291500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data     11702749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst      1668250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data     78948000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  36742489500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     32792.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     43687.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     34294.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     35702.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     29125.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     97166.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     28895.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     36266.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     28225.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17571730.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              5076540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2698245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            18242700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            7981380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        320538930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        299051520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          770370915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        519.651526                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    773510238                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     49400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    659565762                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2220540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1180245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6697320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2813580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     116781600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        207463470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        391635360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          728792115                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.604663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1023317739                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     49400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    409758261                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2261752419000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                40000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2911757889500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1171159                       # Simulator instruction rate (inst/s)
host_mem_usage                                 797776                       # Number of bytes of host memory used
host_op_rate                                  1171158                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   259.42                       # Real time elapsed on the host
host_tick_rate                             2499468830                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   303826624                       # Number of instructions simulated
sim_ops                                     303826624                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.648422                       # Number of seconds simulated
sim_ticks                                648422367000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         3345                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         3364                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::swpipl                10579     84.12%     84.12% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1330     10.58%     94.70% # number of callpals executed
system.cpu0.kern.callpal::rti                     667      5.30%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12576                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                     13244                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     667                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    2823     23.69%     23.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.03%     23.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    664      5.57%     29.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     29.30% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   8423     70.70%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11914                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2823     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.05%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     664     10.52%     55.27% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.02%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2823     44.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6314                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            647139796500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2237000      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              266223500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 732500      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1648352500      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        649057342000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.335154                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.529965                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              668                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued         1446                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified         1448                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.12%      0.13% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.02%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 9302     82.01%     82.16% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1328     11.71%     93.86% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.01%     93.87% # number of callpals executed
system.cpu1.kern.callpal::rti                     685      6.04%     99.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.08%     99.99% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.01%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 11343                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                     12286                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     665                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    2855     26.80%     26.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    664      6.23%     33.04% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.01%     33.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   7132     66.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               10652                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2855     44.79%     44.79% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     664     10.42%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.02%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2854     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 6374                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            646446998500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              260445500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1165500      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1091642500      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        647800252000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.400168                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.598385                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                665                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001504                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.058333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         261293500     52.24%     52.24% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           238923500     47.76%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued        53177                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified        53276                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage           20                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  120      0.11%      0.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.00%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl                89117     83.57%     83.69% # number of callpals executed
system.cpu2.kern.callpal::rdps                   3123      2.93%     86.62% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     86.62% # number of callpals executed
system.cpu2.kern.callpal::rti                   14117     13.24%     99.86% # number of callpals executed
system.cpu2.kern.callpal::callsys                  61      0.06%     99.92% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.92% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 83      0.08%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                106634                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    156291                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     964                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   47332     45.42%     45.42% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    320      0.31%     45.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    664      0.64%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     46.36% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  55902     53.64%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              104219                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    43491     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     320      0.36%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     664      0.75%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   43490     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                87966                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            624805186500     96.26%     96.26% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              225221000      0.03%     96.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              357246500      0.06%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 567500      0.00%     96.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            23671534500      3.65%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        649059756000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.918850                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.777969                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844050                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               9644                      
system.cpu2.kern.mode_good::user                 9645                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            14236                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               9645                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.677437                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.807713                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      308956162000     47.40%     47.40% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        342807890000     52.60%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     120                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued          997                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            1                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         1000                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::swpctx                    3      0.03%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 8962     81.76%     81.78% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1331     12.14%     93.92% # number of callpals executed
system.cpu3.kern.callpal::rti                     666      6.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 10962                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                     11630                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     669                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    2729     26.51%     26.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    664      6.45%     32.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.03%     32.99% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6898     67.01%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               10294                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2729     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     664     10.84%     55.40% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.05%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2728     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 6124                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            647131442500     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              258226000      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2145500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1043613500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        648435427500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.395477                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.594910                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              669                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                 32980992                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                4019                       # Number of full page size DMA writes.
system.disks.dma_write_txs                       4033                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5363226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10718097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   207549                       # Number of branches fetched
system.switch_cpus0.committedInsts            1425463                       # Number of instructions committed
system.switch_cpus0.committedOps              1425463                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits              496070                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              320086                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             175984                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.idle_fraction            0.996216                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         153339                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             153339                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.003784                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1298114820                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4912244.181282                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       100753                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              66718                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      1293202575.818718                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1367957                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1367957                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1877378                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1087736                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             320091                       # Number of load instructions
system.switch_cpus0.num_mem_refs               496740                       # number of memory refs
system.switch_cpus0.num_store_insts            176649                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass         6629      0.47%      0.47% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           852842     59.83%     60.29% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            5453      0.38%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          328895     23.07%     83.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         177977     12.49%     96.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%     96.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%     96.24% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         53667      3.76%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1425463                       # Class of executed instruction
system.switch_cpus1.Branches                   195402                       # Number of branches fetched
system.switch_cpus1.committedInsts            1353628                       # Number of instructions committed
system.switch_cpus1.committedOps              1353628                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_hits              462424                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              291780                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_hits             170644                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.idle_fraction            0.996481                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses         301775                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits             301654                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.003519                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1295599010                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      4559594.929929                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts       108187                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              51057                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      1291039415.070071                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses      1299865                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts             1299865                       # number of integer instructions
system.switch_cpus1.num_int_register_reads      1796437                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      1021016                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             292039                       # Number of load instructions
system.switch_cpus1.num_mem_refs               463419                       # number of memory refs
system.switch_cpus1.num_store_insts            171380                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass        11777      0.87%      0.87% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           817768     60.41%     61.28% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            4284      0.32%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     61.60% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          297052     21.94%     83.54% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         171462     12.67%     96.20% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead          137      0.01%     96.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite          199      0.01%     96.23% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         51057      3.77%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1353785                       # Class of executed instruction
system.switch_cpus2.Branches                 17024130                       # Number of branches fetched
system.switch_cpus2.committedInsts          181796778                       # Number of instructions committed
system.switch_cpus2.committedOps            181796778                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses        35962676                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_hits            64254036                       # DTB hits
system.switch_cpus2.dtb.data_misses             48345                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         9863360                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            20660024                       # DTB read hits
system.switch_cpus2.dtb.read_misses             17930                       # DTB read misses
system.switch_cpus2.dtb.write_accesses       26099316                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           43594012                       # DTB write hits
system.switch_cpus2.dtb.write_misses            30415                       # DTB write misses
system.switch_cpus2.idle_fraction            0.001980                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses      102109815                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits          102109509                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.998020                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1298120416                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1295549992.006590                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     15183974                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses         10566                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts                10566                       # number of float instructions
system.switch_cpus2.num_fp_register_reads          970                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          974                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1322232                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      2570423.993410                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    166619435                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           166619435                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    239306339                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    105344053                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           20681314                       # Number of load instructions
system.switch_cpus2.num_mem_refs             64306780                       # number of memory refs
system.switch_cpus2.num_store_insts          43625466                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass     14426578      7.93%      7.93% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        101688447     55.92%     63.85% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          118566      0.07%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           9059      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            110      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             39      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     63.92% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        20937920     11.51%     75.44% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       43646611     24.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead          683      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite          674      0.00%     99.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1016456      0.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         181845144                       # Class of executed instruction
system.switch_cpus3.Branches                   145192                       # Number of branches fetched
system.switch_cpus3.committedInsts            1008242                       # Number of instructions committed
system.switch_cpus3.committedOps              1008242                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits              343939                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              220917                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             123022                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.idle_fraction            0.997371                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         138760                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             138760                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.002629                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1296870855                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3409545.673558                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts        70517                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              42036                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      1293461309.326442                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses       964294                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts              964294                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      1330792                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       774206                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             220936                       # Number of load instructions
system.switch_cpus3.num_mem_refs               344633                       # number of memory refs
system.switch_cpus3.num_store_insts            123697                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass         6428      0.64%      0.64% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           601891     59.70%     60.33% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3854      0.38%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     60.72% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          225072     22.32%     83.04% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         123638     12.26%     95.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead           66      0.01%     95.31% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite           64      0.01%     95.32% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         47220      4.68%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1008244                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       406915                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         5287                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5557113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11394611                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13811                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                3500                       # Transaction distribution
system.membus.trans_dist::ReadResp            1622976                       # Transaction distribution
system.membus.trans_dist::WriteReq               8260                       # Transaction distribution
system.membus.trans_dist::WriteResp              8260                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3749288                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1603128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1936                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            530                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3227608                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3227586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1619476                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        515328                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1365                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1032782                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        23520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14530495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14554015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15586797                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     32980992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        39068                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    517116352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    517155420                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               550136412                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2982                       # Total snoops (count)
system.membus.snoopTraffic                      69056                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5376638                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000455                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021316                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5374194     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                    2444      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             5376638                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22281992                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         25719165336                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7062677                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        25567995029                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       516391                       # number of demand (read+write) misses
system.iocache.demand_misses::total            516391                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       516391                       # number of overall misses
system.iocache.overall_misses::total           516391                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  60540505079                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  60540505079                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  60540505079                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  60540505079                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       516391                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          516391                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       516391                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         516391                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117237.723119                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117237.723119                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117237.723119                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117237.723119                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           767                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   55                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    13.945455                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         515328                       # number of writebacks
system.iocache.writebacks::total               515328                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       516391                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       516391                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       516391                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       516391                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  34690226808                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  34690226808                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  34690226808                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  34690226808                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67178.217297                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67178.217297                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67178.217297                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67178.217297                       # average overall mshr miss latency
system.iocache.replacements                    516391                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide         1063                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             1063                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide    131641427                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total    131641427                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide         1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           1063                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 123839.536218                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123839.536218                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total         1063                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     78491427                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     78491427                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 73839.536218                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 73839.536218                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       515328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  60408863652                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  60408863652                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       515328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117224.105137                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117224.105137                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       515328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide  34611735381                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  34611735381                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67164.476568                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67164.476568                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 516391                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               516391                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              4647519                       # Number of tag accesses
system.iocache.tags.data_accesses             4647519                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         1940                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples          970                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 3985213.917526                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 47216315.084604                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          970    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974193500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total          970                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 647150044500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED   3865657500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         1345                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          672                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 964253267.857143                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 88074620.286968                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          672    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974535500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          672                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON   3045133000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 647978196000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260734560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         1349                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          675                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 960694583.703704                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 94590053.032546                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          675    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value     30082000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973851500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          675                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON   2704470500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 648468844000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1339                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          670                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 966552164.179104                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 73529266.020378                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          670    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      2517500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974531500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          670                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   3671234000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 647589950000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  651487946500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    181389453                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       205498957                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    181389453                       # number of overall hits
system.cpu2.icache.overall_hits::total      205498957                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst       461251                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        856114                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst       461251                       # number of overall misses
system.cpu2.icache.overall_misses::total       856114                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst   6738757500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   6738757500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst   6738757500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   6738757500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    181850704                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    206355071                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    181850704                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    206355071                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.002536                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004149                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.002536                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004149                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14609.740683                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  7871.331972                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14609.740683                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  7871.331972                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            26827                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks       890024                       # number of writebacks
system.cpu2.icache.writebacks::total           890024                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          112                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          112                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst       461139                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       461139                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher        34695                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst       461139                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       495834                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst   6275541500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   6275541500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher    574534553                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst   6275541500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   6850076053                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.002536                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002235                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.002536                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002403                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13608.784987                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13608.784987                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16559.577835                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13608.784987                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13815.260859                       # average overall mshr miss latency
system.cpu2.icache.replacements                890024                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    181389453                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      205498957                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst       461251                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       856114                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst   6738757500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   6738757500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    181850704                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    206355071                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.002536                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004149                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14609.740683                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  7871.331972                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          112                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst       461139                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       461139                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst   6275541500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   6275541500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002235                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13608.784987                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13608.784987                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher        34695                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total        34695                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher    574534553                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total    574534553                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 16559.577835                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 16559.577835                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          487.678948                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          204847253                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           890185                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           230.117619                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   373.635054                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher     8.228845                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   105.815050                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.729756                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.016072                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.206670                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.952498                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           26                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          130                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.050781                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        413600839                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       413600839                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     58700076                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        65981487                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     58700076                       # number of overall hits
system.cpu2.dcache.overall_hits::total       65981487                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      5158327                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5449093                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      5158327                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5449093                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 398055039500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 398055039500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 398055039500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 398055039500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     63858403                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     71430580                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     63858403                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     71430580                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.080778                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.076285                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.080778                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.076285                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 77167.469123                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73049.779018                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 77167.469123                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73049.779018                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3559596                       # number of writebacks
system.cpu2.dcache.writebacks::total          3559596                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      5158327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      5158327                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      5158327                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      5158327                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data         9432                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         9432                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 392896712500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 392896712500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 392896712500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 392896712500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580561000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580561000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.080778                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072215                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.080778                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072215                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 76167.469123                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76167.469123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 76167.469123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76167.469123                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 61552.268872                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 61552.268872                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements               5333161                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     18644510                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       23131015                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1827642                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1980477                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 130237799500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 130237799500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     20472152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     25111492                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.089275                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.078867                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 71260.016732                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65760.824034                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1827642                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1827642                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 128410157500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 128410157500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580561000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580561000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.089275                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.072781                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 70260.016732                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 70260.016732                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177977.007971                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177977.007971                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40055566                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      42850472                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      3330685                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3468616                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 267817240000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 267817240000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     43386251                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     46319088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.076768                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074885                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 80409.056996                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77211.556425                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      3330685                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      3330685                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data         6170                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         6170                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 264486555000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 264486555000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.076768                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.071907                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 79409.056996                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 79409.056996                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       177458                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       228778                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        11742                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        27165                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    162733500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    162733500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       189200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       255943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.062061                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.106137                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 13859.095554                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  5990.557703                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        11742                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11742                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    150991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    150991500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.062061                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.045877                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 12859.095554                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12859.095554                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       188971                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       232344                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data          216                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        22401                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data      2363500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      2363500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       189187                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       254745                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.001142                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.087935                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data 10942.129630                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total   105.508683                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data          216                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          216                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data      2147500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      2147500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.001142                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000848                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  9942.129630                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9942.129630                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          787.904199                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           71612838                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          5444608                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.152983                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   560.035757                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   227.868442                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.546910                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.222528                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.769438                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          750                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        149328165                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       149328165                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  651487946500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      1618539                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15890271                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      1618539                       # number of overall hits
system.cpu3.icache.overall_hits::total       15890271                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        12076                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        351071                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        12076                       # number of overall misses
system.cpu3.icache.overall_misses::total       351071                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    250381000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    250381000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    250381000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    250381000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      1630615                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16241342                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      1630615                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16241342                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.007406                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.021616                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.007406                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.021616                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 20733.769460                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total   713.191918                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 20733.769460                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total   713.191918                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches              628                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks       351431                       # number of writebacks
system.cpu3.icache.writebacks::total           351431                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        12067                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12067                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher          886                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        12067                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12953                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    238037500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    238037500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher     26846207                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    238037500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    264883707                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.007400                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000743                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.007400                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000798                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 19726.319715                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 19726.319715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 30300.459368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 19726.319715                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20449.602949                       # average overall mshr miss latency
system.cpu3.icache.replacements                351431                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      1618539                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15890271                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        12076                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       351071                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    250381000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    250381000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      1630615                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16241342                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.007406                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.021616                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 20733.769460                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total   713.191918                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        12067                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12067                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    238037500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    238037500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.007400                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000743                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 19726.319715                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 19726.319715                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher          886                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total          886                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher     26846207                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total     26846207                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 30300.459368                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 30300.459368                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          503.299539                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           15440187                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           351436                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            43.934563                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   388.834871                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher     3.970420                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   110.494247                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.759443                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.007755                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.215809                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.983007                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           23                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.044922                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         32834632                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        32834632                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data       552279                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5184464                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data       552279                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5184464                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data        18773                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        220785                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data        18773                       # number of overall misses
system.cpu3.dcache.overall_misses::total       220785                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data    443592000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    443592000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data    443592000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    443592000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data       571052                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5405249                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data       571052                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5405249                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.032874                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.040846                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.032874                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.040846                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 23629.254781                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  2009.158231                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 23629.254781                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  2009.158231                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       109567                       # number of writebacks
system.cpu3.dcache.writebacks::total           109567                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data        18773                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        18773                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data        18773                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        18773                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data          692                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          692                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data    424819000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    424819000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data    424819000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    424819000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.032874                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.032874                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 22629.254781                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22629.254781                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 22629.254781                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22629.254781                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   983.381503                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   983.381503                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                152506                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data       326180                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3117256                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data         9165                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       118777                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data    111363000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    111363000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data       335345                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3236033                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.027330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.036705                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 12150.900164                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total   937.580508                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data         9165                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         9165                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data    102198000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    102198000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.027330                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002832                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 11150.900164                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11150.900164                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data       226099                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2067208                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data         9608                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       102008                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    332229000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    332229000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data       235707                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2169216                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.040762                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.047025                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 34578.372190                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  3256.891616                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data         9608                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         9608                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data          688                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          688                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    322621000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    322621000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.040762                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004429                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 33578.372190                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 33578.372190                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data         3764                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        59521                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data          206                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        14087                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data      2584000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2584000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data         3970                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        73608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.051889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.191379                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 12543.689320                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total   183.431533                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data          206                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          206                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data      2378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.051889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.002799                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 11543.689320                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11543.689320                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data         3727                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        52233                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data          234                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        18496                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data      4849500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4849500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data         3961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        70729                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.059076                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.261505                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data 20724.358974                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total   262.191825                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data          234                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          234                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data      4615500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      4615500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.059076                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.003308                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data 19724.358974                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19724.358974                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          969.716280                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5215683                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           201078                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.938606                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   774.954934                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   194.761346                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.756792                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.190197                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.946989                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          872                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11301122                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11301122                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  651487946500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1729272                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        73772419                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1729272                       # number of overall hits
system.cpu0.icache.overall_hits::total       73772419                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        10760                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        512195                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        10760                       # number of overall misses
system.cpu0.icache.overall_misses::total       512195                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    271443000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    271443000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    271443000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    271443000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      1740032                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     74284614                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      1740032                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     74284614                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.006184                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006895                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.006184                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006895                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 25227.044610                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total   529.960269                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 25227.044610                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total   529.960269                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches             1382                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks       513550                       # number of writebacks
system.cpu0.icache.writebacks::total           513550                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           41                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           41                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        10719                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        10719                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher         1943                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        10719                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        12662                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    258828500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    258828500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher     91311692                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    258828500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    350140192                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.006160                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000144                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.006160                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000170                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 24146.702118                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24146.702118                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 46995.209470                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 24146.702118                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27652.834623                       # average overall mshr miss latency
system.cpu0.icache.replacements                513550                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1729272                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       73772419                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        10760                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       512195                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    271443000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    271443000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      1740032                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     74284614                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.006184                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006895                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 25227.044610                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total   529.960269                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           41                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        10719                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        10719                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    258828500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    258828500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.006160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000144                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 24146.702118                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24146.702118                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher         1943                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total         1943                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher     91311692                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total     91311692                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 46995.209470                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 46995.209470                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.590126                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           73220829                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           513585                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           142.568083                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   397.044256                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    12.002931                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   102.542939                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.775477                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.023443                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.200279                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999199                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           47                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.091797                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        149083325                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       149083325                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data       580295                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15305942                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data       580295                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15305942                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        11697                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2595039                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        11697                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2595039                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data    171044000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    171044000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data    171044000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    171044000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data       591992                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17900981                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data       591992                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17900981                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.019759                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.144966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.019759                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.144966                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 14622.894759                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total    65.911919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 14622.894759                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total    65.911919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1354249                       # number of writebacks
system.cpu0.dcache.writebacks::total          1354249                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        11697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        11697                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        11697                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        11697                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data          993                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          993                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data    159347000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    159347000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data    159347000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    159347000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     56176000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     56176000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.019759                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000653                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.019759                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000653                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 13622.894759                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13622.894759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 13622.894759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13622.894759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 56572.004028                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 56572.004028                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements               2549986                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data       370514                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10140666                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data         6110                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2301015                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data     76118500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     76118500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data       376624                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12441681                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.016223                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184944                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 12458.019640                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total    33.080401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data         6110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          235                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data     70008500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     70008500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     56176000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     56176000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.016223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000491                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11458.019640                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11458.019640                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 239046.808511                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 239046.808511                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data       209781                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5165276                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data         5587                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       294024                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data     94925500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     94925500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data       215368                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5459300                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.025942                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053857                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 16990.424199                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total   322.849495                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data         5587                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         5587                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data          758                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          758                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data     89338500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     89338500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.025942                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15990.424199                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15990.424199                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data         5161                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       211591                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data          139                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12644                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data      1905000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1905000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data         5300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       224235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.026226                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.056387                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13705.035971                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total   150.664347                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          139                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data      1766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1766000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.026226                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000620                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12705.035971                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12705.035971                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data         4366                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       212097                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data          859                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        11850                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     13862000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13862000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data         5225                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       223947                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.164402                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052914                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data 16137.369034                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  1169.789030                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data          859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          859                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     13005000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     13005000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.164402                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003836                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data 15139.697322                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15139.697322                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        11000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         9000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          990.242468                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           17856633                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2585736                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             6.905822                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   784.028278                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   206.214190                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.765653                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.201381                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.967034                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          923                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          912                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.901367                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         39284985                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        39284985                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  651487946500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      1943325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6958610                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      1943325                       # number of overall hits
system.cpu1.icache.overall_hits::total        6958610                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        13920                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         51651                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        13920                       # number of overall misses
system.cpu1.icache.overall_misses::total        51651                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    299175000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    299175000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    299175000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    299175000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      1957245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7010261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      1957245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7010261                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.007112                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007368                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.007112                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007368                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 21492.456897                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5792.240228                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 21492.456897                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5792.240228                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches              920                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks        52306                       # number of writebacks
system.cpu1.icache.writebacks::total            52306                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        13908                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13908                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher         1204                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        13908                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15112                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    285020000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    285020000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher     38341416                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    285020000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    323361416                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.007106                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001984                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.007106                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002156                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 20493.241300                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20493.241300                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 31845.029900                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 20493.241300                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21397.658549                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52306                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      1943325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6958610                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        13920                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        51651                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    299175000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    299175000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      1957245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7010261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.007112                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007368                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 21492.456897                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5792.240228                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        13908                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13908                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    285020000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    285020000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.007106                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001984                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 20493.241300                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20493.241300                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher         1204                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total         1204                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher     38341416                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total     38341416                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 31845.029900                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 31845.029900                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          502.052689                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6122005                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52331                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           116.986203                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   387.599707                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher     6.890667                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   107.562314                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.757031                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.013458                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.210083                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980572                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.058594                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14073365                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14073365                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data       648810                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2295036                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data       648810                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2295036                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data        20827                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         55547                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data        20827                       # number of overall misses
system.cpu1.dcache.overall_misses::total        55547                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data    599944000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    599944000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data    599944000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    599944000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data       669637                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2350583                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data       669637                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2350583                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.031102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.031102                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023631                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28806.069045                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10800.655301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 28806.069045                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10800.655301                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        26298                       # number of writebacks
system.cpu1.dcache.writebacks::total            26298                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        20827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        20827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        20827                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        20827                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data          676                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          676                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data    579117000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    579117000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data    579117000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    579117000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.031102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008860                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.031102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.008860                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 27806.069045                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27806.069045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 27806.069045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27806.069045                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 40537                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data       388240                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1441640                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data        10608                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        33372                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data    120702500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    120702500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data       398848                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1475012                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.026597                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022625                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 11378.440799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  3616.879420                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        10608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10608                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data    110094500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    110094500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.026597                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007192                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 10378.440799                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10378.440799                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       260570                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        853396                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        10219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        22175                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    479241500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    479241500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       270789                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       875571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.037738                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025326                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 46897.103435                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21611.792559                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        10219                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        10219                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          676                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          676                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    469022500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    469022500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.037738                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011671                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 45897.103435                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45897.103435                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data         4192                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16036                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data          217                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1191                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data      2612500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2612500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data         4409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.049218                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.069136                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 12039.170507                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  2193.534845                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data          217                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          217                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data      2395500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2395500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.049218                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012597                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 11039.170507                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11039.170507                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data         4150                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15418                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data          250                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1720                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data      4951500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4951500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data         4400                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17138                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.056818                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.100362                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data        19806                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  2878.779070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data          250                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          250                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data      4701500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4701500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.056818                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014587                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data        18806                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        18806                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2911757889500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          915.109649                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2030145                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            52193                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            38.896883                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   706.912076                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   208.197573                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.690344                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.203318                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893662                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          925                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          924                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.903320                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          4823014                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         4823014                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               3501                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2369503                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              8260                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             8260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6690148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       517520                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3331644                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3853                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1343                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5196                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3333044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3333044                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        517522                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1849544                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1365                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        24186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        25426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        18946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1487163                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     15519507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        15789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17110096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1031936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        80113                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1084800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       531216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     63452288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    551403831                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       673664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        83748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              618341596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4863683                       # Total snoops (count)
system.tol2bus.snoopTraffic                 207727296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10567378                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.051863                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.346200                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10279933     97.28%     97.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 137300      1.30%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  42042      0.40%     98.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 105735      1.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   2368      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10567378                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9690974821                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        7760922907                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         743603954                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4358991                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8015702                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5876990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12446046                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          11419487                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          13172336                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7999                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher        32662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher          175                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         4951                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data          577                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         6457                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data         4091                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst       452939                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       332071                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst         3801                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data          485                       # number of demand (read+write) hits
system.l2.demand_hits::total                   839161                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          636                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          316                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher        32662                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher          175                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         4951                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data          577                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         6457                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data         4091                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst       452939                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       332071                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst         3801                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data          485                       # number of overall hits
system.l2.overall_hits::total                  839161                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          853                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher          267                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         2033                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          177                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1622                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data          275                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         1436                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data          227                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         8087                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      4831811                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         1110                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data          210                       # number of demand (read+write) misses
system.l2.demand_misses::total                4848108                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          853                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher          267                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         2033                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          177                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1622                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data          275                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         1436                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data          227                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         8087                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      4831811                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         1110                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data          210                       # number of overall misses
system.l2.overall_misses::total               4848108                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     73643290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher     23386333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    178404371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     15373362                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    133994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data     26095000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    123540500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data     19847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    679856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data 381682849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst     93291500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data     18706500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     383068988356                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     73643290                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher     23386333                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    178404371                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     15373362                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    133994500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data     26095000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    123540500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data     19847500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    679856000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data 381682849500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst     93291500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data     18706500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    383068988356                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         1489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher        34695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher          352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         6573                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data          852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         7893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data         4318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst       461026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      5163882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst         4911                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data          695                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5687269                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         1489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher        34695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher          352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         6573                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data          852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         7893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data         4318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst       461026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      5163882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst         4911                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data          695                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5687269                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.572868                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.457976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.058596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.502841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.246767                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.322770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.181933                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.052571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.017541                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.935694                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.226023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.302158                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.852449                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.572868                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.457976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.058596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.502841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.246767                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.322770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.181933                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.052571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.017541                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.935694                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.226023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.302158                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.852449                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 86334.454865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 87589.262172                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 87754.240531                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 86855.152542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 82610.665845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 94890.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 86030.988858                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 87433.920705                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 84067.763077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 78993.745720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84046.396396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89078.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79014.120221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 86334.454865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 87589.262172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 87754.240531                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 86855.152542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 82610.665845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 94890.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 86030.988858                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 87433.920705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 84067.763077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 78993.745720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84046.396396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89078.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79014.120221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3233960                       # number of writebacks
system.l2.writebacks::total                   3233960                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           50                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst          653                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst          799                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst          214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1748                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           50                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst          653                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst          799                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst          214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1748                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher          217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         2033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst          969                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data          275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst          637                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data          227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         8086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      4831811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst          896                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data          210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4846360                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher          217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         2033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst          969                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data          275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst          637                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         8086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      4831811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst          896                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data          210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4846360                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          985                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          666                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         9427                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          683                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        11761                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     63211304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher     17125346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    158074371                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     13310868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     71892500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data     23345000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst     50683001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data     17577500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    598976500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data 333364738003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst     69766501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data     16606500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 334465307394                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     63211304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher     17125346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    158074371                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     13310868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     71892500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data     23345000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst     50683001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data     17577500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    598976500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data 333364738003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst     69766501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data     16606500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 334465307394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     53244000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    539755000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    593629500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.556078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.372213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.058596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.485795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.147421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.322770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.080704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.052571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.017539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.935694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.182448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.302158                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.852142                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.556078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.372213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.058596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.485795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.147421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.322770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.080704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.052571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.017539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.935694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.182448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.302158                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.852142                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76342.154589                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78918.645161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77754.240531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77841.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74192.466460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 84890.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79565.150706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 77433.920705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 74075.748207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 68993.745410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 77864.398438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79078.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69013.714911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76342.154589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78918.645161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77754.240531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77841.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74192.466460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 84890.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79565.150706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 77433.920705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 74075.748207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 68993.745410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 77864.398438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79078.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69013.714911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 54054.822335                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 57256.285138                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   923.133236                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 50474.406938                       # average overall mshr uncacheable latency
system.l2.replacements                        4848945                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          235                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         3501                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     53244000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    539755000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       630500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    593629500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 226570.212766                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 165467.504598                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       157625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 169559.982862                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          750                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          666                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6165                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          679                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         8260                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks      3456188                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3456188                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3456188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3456188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       361278                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           361278                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       361278                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       361278                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          207                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           207                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data         1988                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          244                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2278                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          399                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          397                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1186                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       237000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       266500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data         2387                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          417                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          254                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          406                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3464                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.167155                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.952038                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.039370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.935961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.342379                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        23700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data    77.631579                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   224.704890                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          399                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          397                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          380                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1186                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      7907500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      7896500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       197000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      7539000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23540000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.167155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.952038                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.039370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.935961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.342379                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19818.295739                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19890.428212                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19839.473684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19848.229342                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          657                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          138                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                813                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data          134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data          132                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              403                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          791                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          141                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.169406                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.943662                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.021277                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.929577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.331414                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        29500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   219.602978                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data          132                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          403                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      2643000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      2657000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data      2608500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7967000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.169406                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.943662                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.021277                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.929577                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.331414                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19723.880597                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19828.358209                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19761.363636                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19769.230769                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data         2013                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data       102409                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                104581                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data           85                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data          125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data      3227619                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data          118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3227947                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data      8258500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data     11360000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data 258406463000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data     10492000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  258436573500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data           93                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data         2138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      3330028                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data          269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3332528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.913978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.058466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.969247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.438662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 97158.823529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data        90880                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80061.018045                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 88915.254237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80062.210904                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data          125                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data      3227619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data          118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3227947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data      7408500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data     10110000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data 226130271503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data      9312000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 226157102003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.913978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.058466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.969247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.438662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968618                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 87158.823529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data        80880                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70061.017581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 78915.254237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70062.210440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher        32662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher          175                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         4951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         6457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst       452939                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst         3801                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             501937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          853                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher          267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         2033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         1436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         8087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         1110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            15585                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     73643290                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher     23386333                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    178404371                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     15373362                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    133994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    123540500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    679856000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst     93291500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1321489856                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         1489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          583                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher        34695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher          352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         6573                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         7893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst       461026                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst         4911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         517522                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.572868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.457976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.058596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.502841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.246767                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.181933                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.017541                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.226023                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.030115                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 86334.454865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 87589.262172                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 87754.240531                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 86855.152542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82610.665845                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 86030.988858                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 84067.763077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84046.396396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84792.419378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           25                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst          653                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst          799                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst          214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1748                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher          217                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         2033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst          969                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst          637                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         8086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst          896                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     63211304                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher     17125346                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    158074371                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     13310868                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     71892500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst     50683001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    598976500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst     69766501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1043040391                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.556078                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.372213                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.058596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.485795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.147421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.080704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.017539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.182448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 76342.154589                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 78918.645161                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 77754.240531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 77841.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 74192.466460                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 79565.150706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 74075.748207                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 77864.398438                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75380.529811                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data          569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data         2078                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       229662                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data          334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            232643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data          190                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data      1604192                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1604576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data     17836500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data      8487500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data 123276386500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data      8214500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123310925000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data          759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data         2180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1833854                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data          426                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1837219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.250329                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.046789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.874765                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.215962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.873372                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 93876.315789                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 83210.784314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 76846.403984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 89288.043478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76849.538445                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data          190                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data      1604192                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data           92                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1604576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     15936500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data      7467500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 107234466500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data      7294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 107265165000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.250329                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.046789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.874765                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.215962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 83876.315789                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 73210.784314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 66846.403984                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 79288.043478                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66849.538445                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32766.430725                       # Cycle average of tags in use
system.l2.tags.total_refs                    12528156                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4850310                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.582960                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      88.894353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       14.350568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       60.671918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    10.784060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        6.846077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       19.947430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     4.332001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       19.289015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       50.141814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    30.846544                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst       19.492741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       37.781798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher     1.685979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    11.309071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data     3.202706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst     8.900444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data    41.945327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   261.883715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 32050.055871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst     6.996446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data    17.072848                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.001530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.000941                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.001153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.000345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.000272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.001280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.007992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.978090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.000214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.000521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999952                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32640                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          927                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        31230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           93                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003906                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  93881398                       # Number of tag accesses
system.l2.tags.data_accesses                 93881398                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        52992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher        13888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       130112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        62016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data        17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst        40768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data        14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       517504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data    309211840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst        57344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data        13376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          310142912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        62016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst        40768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       517504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst        57344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        677632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    239954432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       239954432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher          217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         2033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst          969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data          275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst          637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data          227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         8086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      4831435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst          896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data          209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4845983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3749288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3749288                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        81725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        21418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       200659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        16878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst        95641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data        27143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst        62873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        22405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       798097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    476867942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst        88436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data        20629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478303846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst        95641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst        62873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       798097                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst        88436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1045047                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      370058845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            370058845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      370058845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        81725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        21418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       200659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        16878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst        95641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data        27143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst        62873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        22405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       798097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    476867942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst        88436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data        20629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            848362691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3749288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples       217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      2033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      8086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   4831431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       896.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002969006500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       224614                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       224614                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12955572                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3542641                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4845983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3749288                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4845983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3749288                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            303673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            302719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            307771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            310115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            312520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            308835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            307380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            304237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            300556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           299185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           297380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           294224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           295096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           296610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           299555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            234742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            234642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            234732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            234775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            234690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           234248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234371                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  45918432767                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24229895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            136780539017                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9475.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28225.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       803                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4340732                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3412611                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4845983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3749288                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4843770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 203233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 203947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 204911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 206230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 208433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 212680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 223330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 231419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 240594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 233640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 234610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 235598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 238055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2492                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       841927                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    653.377692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   447.720950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.746319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       141109     16.76%     16.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        72294      8.59%     25.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54590      6.48%     31.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        45127      5.36%     37.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41796      4.96%     42.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37518      4.46%     46.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        39233      4.66%     51.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42342      5.03%     56.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       367918     43.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       841927                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       224614                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.574568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.165146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         216470     96.37%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         3266      1.45%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         3890      1.73%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          371      0.17%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          298      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           53      0.02%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           66      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           29      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           58      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           19      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           17      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           13      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           27      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        224614                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       224614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.692183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.460099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.945361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        215940     96.14%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23          2542      1.13%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27          4557      2.03%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31           157      0.07%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           304      0.14%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39           141      0.06%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43           126      0.06%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            44      0.02%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            46      0.02%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            31      0.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            35      0.02%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            29      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            49      0.02%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71            28      0.01%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75            34      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79            36      0.02%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83            64      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87            24      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91            57      0.03%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95            19      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99           106      0.05%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103          115      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107           18      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111           16      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115           19      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            6      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            9      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131           11      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::228-231            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        224614                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              310142656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239955072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               310142912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            239954432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       370.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    370.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  648425348501                       # Total gap between requests
system.mem_ctrls.avgGap                      75439.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        52992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher        13888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       130112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        10944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        62016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data        17600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst        40768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data        14528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       517504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data    309211584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst        57344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data        13376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239955072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 81724.509666706173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 21418.138402989422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 200659.333517407795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 16877.887865950190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 95641.364573717728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 27142.802123604106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 62872.599828130238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 22405.149389302296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 798097.083532591932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 476867547.661260724068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 88436.184373633732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 20628.529613939121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 370059831.696089506149                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher          217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         2033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst          969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data          275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst          637                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data          227                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         8086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      4831435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst          896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data          209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3749288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     28115590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      7969529                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     72397732                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      6076268                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     31281208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data     12019000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst     24034743                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      8274750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    265535245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data 136284456728                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     32369224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data      8009000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15892885219245                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     33956.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     36725.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     35611.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     35533.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     32281.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     43705.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     37731.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     36452.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     32838.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28207.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     36126.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     38320.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4238907.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2995172880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1591949370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         17042073300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9771344100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51185989920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     169365729060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     106371590400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       358323849030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        552.608712                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 272307490105                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21652280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 354465651896                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3016250160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1603163595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         17558252460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9799991460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51185989920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     176107485570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     100694600160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       359965733325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.140834                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 257554860598                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21652280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 369219007403                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 650005470500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 4563                       # Transaction distribution
system.iobus.trans_dist::ReadResp                4563                       # Transaction distribution
system.iobus.trans_dist::WriteReq              523588                       # Transaction distribution
system.iobus.trans_dist::WriteResp             523588                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         7258                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          616                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        15360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        23520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total      1032782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1056302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        29032                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         8640                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        39068                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     32989496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 33028564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              7434008                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               222500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           517454000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            15260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy          2689933079                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy            14095500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               22000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6275130150500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1258716                       # Simulator instruction rate (inst/s)
host_mem_usage                                 799824                       # Number of bytes of host memory used
host_op_rate                                  1258716                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7788.02                       # Real time elapsed on the host
host_tick_rate                              431864965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9802900837                       # Number of instructions simulated
sim_ops                                    9802900837                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.363372                       # Number of seconds simulated
sim_ticks                                3363372261000                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued       155696                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit           24                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified       156105                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage           99                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                 2210      1.69%      1.69% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2325      1.78%      3.48% # number of callpals executed
system.cpu0.kern.callpal::tbi                      17      0.01%      3.49% # number of callpals executed
system.cpu0.kern.callpal::swpipl                87277     66.90%     70.39% # number of callpals executed
system.cpu0.kern.callpal::rdps                   7643      5.86%     76.25% # number of callpals executed
system.cpu0.kern.callpal::rti                   10462      8.02%     84.27% # number of callpals executed
system.cpu0.kern.callpal::callsys                 907      0.70%     84.96% # number of callpals executed
system.cpu0.kern.callpal::imb                      17      0.01%     84.98% # number of callpals executed
system.cpu0.kern.callpal::rdunique              19600     15.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                130458                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                    264816                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     251                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                   31832     31.00%     31.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3444      3.35%     34.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   1521      1.48%     35.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  65892     64.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              102689                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    31832     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3444      5.02%     51.46% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    1521      2.22%     53.68% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   31748     46.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                68545                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3341119900000     99.36%     99.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22             2021726500      0.06%     99.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1644341500      0.05%     99.47% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            17873038500      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3362659006500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.481819                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.667501                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel              10148                      
system.cpu0.kern.mode_good::user                10148                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel            12786                       # number of protection mode switches
system.cpu0.kern.mode_switch::user              10148                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.793681                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.884974                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      868474082500     21.71%     21.71% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        3131027398000     78.29%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2325                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued       136277                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit           39                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified       136643                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage          101                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::wripir                  958      0.89%      0.89% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2390      2.21%      3.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                      17      0.02%      3.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                65393     60.59%     63.70% # number of callpals executed
system.cpu1.kern.callpal::rdps                   7220      6.69%     70.39% # number of callpals executed
system.cpu1.kern.callpal::rti                    8184      7.58%     77.98% # number of callpals executed
system.cpu1.kern.callpal::callsys                 575      0.53%     78.51% # number of callpals executed
system.cpu1.kern.callpal::imb                      17      0.02%     78.53% # number of callpals executed
system.cpu1.kern.callpal::rdunique              23178     21.47%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                107932                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                    245092                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     182                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                   23089     29.23%     29.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3444      4.36%     33.59% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   2040      2.58%     36.18% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  50411     63.82%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               78984                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    23089     44.70%     44.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3444      6.67%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    2040      3.95%     55.32% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   23082     44.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                51655                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3346817189000     99.51%     99.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22             2002373000      0.06%     99.57% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             2111633500      0.06%     99.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            12349905500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3363281101000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.457876                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.653993                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel               8012                      
system.cpu1.kern.mode_good::user                 7962                      
system.cpu1.kern.mode_good::idle                   50                      
system.cpu1.kern.mode_switch::kernel            10316                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               7962                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                258                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel     0.776658                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.193798                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.864480                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       45404402500      1.13%      1.13% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        3209919917000     80.22%     81.35% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        746314491500     18.65%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2390                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued       143797                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified       144074                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage           62                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                 1723      1.45%      1.45% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 2321      1.95%      3.40% # number of callpals executed
system.cpu2.kern.callpal::tbi                      17      0.01%      3.42% # number of callpals executed
system.cpu2.kern.callpal::swpipl                77699     65.42%     68.84% # number of callpals executed
system.cpu2.kern.callpal::rdps                   7485      6.30%     75.14% # number of callpals executed
system.cpu2.kern.callpal::rti                    9538      8.03%     83.17% # number of callpals executed
system.cpu2.kern.callpal::callsys                 756      0.64%     83.81% # number of callpals executed
system.cpu2.kern.callpal::imb                      17      0.01%     83.82% # number of callpals executed
system.cpu2.kern.callpal::rdunique              19215     16.18%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                118771                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    251401                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     382                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   29480     31.92%     31.92% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3444      3.73%     35.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2277      2.47%     38.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  57156     61.89%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               92357                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    29480     45.28%     45.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3444      5.29%     50.57% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2277      3.50%     54.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   29906     45.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                65107                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3345680531000     99.50%     99.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22             1983196000      0.06%     99.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1971005000      0.06%     99.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            13026457000      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3362661189000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.523235                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.704949                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel               9092                      
system.cpu2.kern.mode_good::user                 9091                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            11860                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               9091                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.766610                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.867882                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      283019019000      8.42%      8.42% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3078802211000     91.58%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    2321                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued       297239                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit          188                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified       298557                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage         4055                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                 1900      0.88%      0.88% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 4657      2.15%      3.02% # number of callpals executed
system.cpu3.kern.callpal::tbi                      17      0.01%      3.03% # number of callpals executed
system.cpu3.kern.callpal::swpipl               101575     46.85%     49.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                   7507      3.46%     53.34% # number of callpals executed
system.cpu3.kern.callpal::rti                   12067      5.57%     58.91% # number of callpals executed
system.cpu3.kern.callpal::callsys                4317      1.99%     60.90% # number of callpals executed
system.cpu3.kern.callpal::imb                      17      0.01%     60.91% # number of callpals executed
system.cpu3.kern.callpal::rdunique              84756     39.09%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                216813                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                    404594                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     235                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                   39911     33.61%     33.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3444      2.90%     36.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   3128      2.63%     39.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  72249     60.85%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              118732                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    39911     45.47%     45.47% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3444      3.92%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    3128      3.56%     52.95% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   41301     47.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                87784                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3338928277500     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22             1886600000      0.06%     99.31% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             2055138500      0.06%     99.37% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            21124410000      0.63%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3363994426000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.571648                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.739346                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel              11754                      
system.cpu3.kern.mode_good::user                11755                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel            16723                       # number of protection mode switches
system.cpu3.kern.mode_switch::user              11755                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.702864                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.825514                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      881197972500     21.96%     21.96% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        3131867922000     78.04%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    4657                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disks.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2757767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5406775                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                181621731                       # Number of branches fetched
system.switch_cpus0.committedInsts         2313606370                       # Number of instructions committed
system.switch_cpus0.committedOps           2313606370                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses       708000914                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_hits           718264185                       # DTB hits
system.switch_cpus0.dtb.data_misses            107642                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses       508460975                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits           511989277                       # DTB read hits
system.switch_cpus0.dtb.read_misses             86205                       # DTB read misses
system.switch_cpus0.dtb.write_accesses      199539939                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_hits          206274908                       # DTB write hits
system.switch_cpus0.dtb.write_misses            21437                       # DTB write misses
system.switch_cpus0.idle_fraction            0.049415                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses     2291832613                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits         2291810847                       # ITB hits
system.switch_cpus0.itb.fetch_misses            21766                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.950585                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              6725317877                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      6392985080.918128                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts    167478459                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses        955209                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts               955209                       # number of float instructions
system.switch_cpus0.num_fp_register_reads       136443                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes       136587                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            2155920                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      332332796.081872                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   2129801171                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          2129801171                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   3139012758                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1750166602                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          512135088                       # Number of load instructions
system.switch_cpus0.num_mem_refs            718445568                       # number of memory refs
system.switch_cpus0.num_store_insts         206310480                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass    171497901      7.41%      7.41% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1419553603     61.35%     68.77% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1240851      0.05%     68.82% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     68.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         813806      0.04%     68.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     68.85% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          39851      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          11764      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     68.86% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       512432658     22.15%     91.00% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      206280354      8.92%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead        44966      0.00%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite        44822      0.00%     99.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1753436      0.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2313714012                       # Class of executed instruction
system.switch_cpus1.Branches                178333805                       # Number of branches fetched
system.switch_cpus1.committedInsts         2372544382                       # Number of instructions committed
system.switch_cpus1.committedOps           2372544382                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses       718902239                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits           724626839                       # DTB hits
system.switch_cpus1.dtb.data_misses            112870                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses       516940057                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits           519118675                       # DTB read hits
system.switch_cpus1.dtb.read_misses             94537                       # DTB read misses
system.switch_cpus1.dtb.write_accesses      201962182                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits          205508164                       # DTB write hits
system.switch_cpus1.dtb.write_misses            18333                       # DTB write misses
system.switch_cpus1.idle_fraction            0.031992                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses     2360175055                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits         2360156172                       # ITB hits
system.switch_cpus1.itb.fetch_misses            18883                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.968008                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              6726562202                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      6511365125.803850                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts    164757940                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses        923882                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts               923882                       # number of float instructions
system.switch_cpus1.num_fp_register_reads       139348                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes       139529                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1879806                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      215197076.196150                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   2189310536                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          2189310536                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   3230006748                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1813468035                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          519277444                       # Number of load instructions
system.switch_cpus1.num_mem_refs            724817476                       # number of memory refs
system.switch_cpus1.num_store_insts         205540032                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass    171359476      7.22%      7.22% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1472582443     62.06%     69.29% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1165927      0.05%     69.34% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     69.34% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         777462      0.03%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          39967      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv          12114      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     69.37% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       519447086     21.89%     91.26% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      205496695      8.66%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead        47260      0.00%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite        47079      0.00%     99.93% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1681743      0.07%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        2372657252                       # Class of executed instruction
system.switch_cpus2.Branches                177216218                       # Number of branches fetched
system.switch_cpus2.committedInsts         2269784182                       # Number of instructions committed
system.switch_cpus2.committedOps           2269784182                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses       700243539                       # DTB accesses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_hits           708376367                       # DTB hits
system.switch_cpus2.dtb.data_misses            107147                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses       502596452                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits           505356102                       # DTB read hits
system.switch_cpus2.dtb.read_misses             87210                       # DTB read misses
system.switch_cpus2.dtb.write_accesses      197647087                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_hits          203020265                       # DTB write hits
system.switch_cpus2.dtb.write_misses            19937                       # DTB write misses
system.switch_cpus2.idle_fraction            0.068565                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses     2252529173                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits         2252508810                       # ITB hits
system.switch_cpus2.itb.fetch_misses            20363                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.931435                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              6725321474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      6264199845.276187                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts    163732631                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        939655                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               939655                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       129879                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       130028                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1993181                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      461121628.723813                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   2089702196                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          2089702196                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   3078259969                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1717319804                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          505502508                       # Number of load instructions
system.switch_cpus2.num_mem_refs            708556516                       # number of memory refs
system.switch_cpus2.num_store_insts         203054008                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass    168358477      7.42%      7.42% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1388934200     61.19%     68.61% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1223934      0.05%     68.66% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     68.66% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         804719      0.04%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          37790      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          11286      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     68.70% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       505725762     22.28%     90.98% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      203018043      8.94%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        43005      0.00%     99.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        42855      0.00%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1691258      0.07%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2269891329                       # Class of executed instruction
system.switch_cpus3.Branches                133752699                       # Number of branches fetched
system.switch_cpus3.committedInsts         2543139279                       # Number of instructions committed
system.switch_cpus3.committedOps           2543139279                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses       486486095                       # DTB accesses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_hits           495755006                       # DTB hits
system.switch_cpus3.dtb.data_misses            163916                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses       377193478                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_hits           381299220                       # DTB read hits
system.switch_cpus3.dtb.read_misses            139383                       # DTB read misses
system.switch_cpus3.dtb.write_accesses      109292617                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_hits          114455786                       # DTB write hits
system.switch_cpus3.dtb.write_misses            24533                       # DTB write misses
system.switch_cpus3.idle_fraction            0.050163                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses     2520891998                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits         2520873223                       # ITB hits
system.switch_cpus3.itb.fetch_misses            18775                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.949837                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              6727990238                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      6390493601.062735                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts    126909107                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses        812710                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts               812710                       # number of float instructions
system.switch_cpus3.num_fp_register_reads       348316                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       350750                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            2042119                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      337496636.937265                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   2441517913                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          2441517913                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   3705335203                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   2197576769                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          381591432                       # Number of load instructions
system.switch_cpus3.num_mem_refs            496092712                       # number of memory refs
system.switch_cpus3.num_store_insts         114501280                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass     96377286      3.79%      3.79% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1946922472     76.55%     80.34% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          481801      0.02%     80.36% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     80.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         385034      0.02%     80.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     80.37% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          79973      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv          26511      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     80.38% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       381881816     15.02%     95.39% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      114351410      4.50%     99.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead       161813      0.01%     99.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       159379      0.01%     99.90% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       2475700      0.10%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        2543303195                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests      6750721                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         7174                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     34429425                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        27908                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     73807696                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          35082                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  51                       # Transaction distribution
system.membus.trans_dist::ReadResp            1465826                       # Transaction distribution
system.membus.trans_dist::WriteReq              27377                       # Transaction distribution
system.membus.trans_dist::WriteResp             27377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1838761                       # Transaction distribution
system.membus.trans_dist::CleanEvict           813221                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            61854                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          34788                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1192376                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1192230                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1465775                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        54856                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8064780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8119636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8119636                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       218934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    287793024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    288011958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               288011958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            96539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2782221                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2782221    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2782221                       # Request fanout histogram
system.membus.reqLayer0.occupancy            59581999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12717035067                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        14166643587                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         2703                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1352                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 173428444.896450                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 347275012.098764                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1352    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974618000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1352                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 3779912705500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 234475257500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         1816                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples          908                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 899444129.955947                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 247220684.095275                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10          908    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974642500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total          908                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3197700320000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 816695270000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260734560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         1850                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples          926                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 879773748.380130                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 271361280.922927                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10          926    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value        59500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973851500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total          926                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3199875084500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 814670491000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         1703                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples          853                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 885335761.430246                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 267382443.377155                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10          853    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       616000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974534000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total          853                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3259442040500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 755191404500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  4014860207500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2450192680                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2474302184                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2450192680                       # number of overall hits
system.cpu2.icache.overall_hits::total     2474302184                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      1549352                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1944215                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      1549352                       # number of overall misses
system.cpu2.icache.overall_misses::total      1944215                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  22208336500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  22208336500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  22208336500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  22208336500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2451742032                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2476246399                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2451742032                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2476246399                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000632                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000785                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000632                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000785                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 14333.951549                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 11422.778088                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 14333.951549                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 11422.778088                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches            77630                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      2073372                       # number of writebacks
system.cpu2.icache.writebacks::total          2073372                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         1549                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1549                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         1549                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1549                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      1547803                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1547803                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       131379                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      1547803                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1679182                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  20650607000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  20650607000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher   1940687442                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  20650607000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  22591294442                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000631                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000625                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000631                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 13341.883302                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13341.883302                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14771.671591                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 13341.883302                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13453.749767                       # average overall mshr miss latency
system.cpu2.icache.replacements               2073372                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2450192680                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2474302184                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      1549352                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1944215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  22208336500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  22208336500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2451742032                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2476246399                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000632                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000785                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 14333.951549                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 11422.778088                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         1549                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1549                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      1547803                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1547803                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  20650607000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  20650607000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000631                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000625                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 13341.883302                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13341.883302                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       131379                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       131379                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher   1940687442                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total   1940687442                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 14771.671591                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 14771.671591                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          500.714654                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2475443063                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2073533                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1193.828631                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   173.372470                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    17.566938                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   309.775246                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.338618                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.034310                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.605030                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.977958                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       4954566843                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      4954566843                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    758144628                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       765426039                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    758144628                       # number of overall hits
system.cpu2.dcache.overall_hits::total      765426039                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     13878605                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      14169371                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     13878605                       # number of overall misses
system.cpu2.dcache.overall_misses::total     14169371                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 544908128000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 544908128000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 544908128000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 544908128000                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    772023233                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    779595410                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    772023233                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    779595410                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.017977                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.018175                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.017977                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.018175                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 39262.456709                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38456.761983                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 39262.456709                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38456.761983                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     11601541                       # number of writebacks
system.cpu2.dcache.writebacks::total         11601541                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     13878605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     13878605                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     13878605                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     13878605                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        16275                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        16275                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 531029523000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 531029523000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 531029523000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 531029523000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    580561000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    580561000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017977                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017802                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017977                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017802                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 38262.456709                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38262.456709                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 38262.456709                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38262.456709                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 35671.950845                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 35671.950845                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              13938888                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    517689078                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      522175583                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      8064158                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8216993                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 227950835000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 227950835000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    525753236                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    530392576                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.015338                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015492                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 28267.158828                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 27741.393354                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      8064158                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      8064158                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         3262                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 219886677000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 219886677000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    580561000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    580561000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.015338                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.015204                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 27267.158828                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27267.158828                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 177977.007971                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 177977.007971                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    240455550                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     243250456                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      5814447                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5952378                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 316957293000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 316957293000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    246269997                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    249202834                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023610                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.023886                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 54512.027197                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 53248.851635                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      5814447                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      5814447                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        13013                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        13013                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 311142846000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 311142846000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.023610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023332                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 53512.027197                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 53512.027197                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data       293625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       344945                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        29789                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        45212                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    396824500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    396824500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data       323414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       390157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.092108                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.115882                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 13321.175602                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  8776.972928                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        29789                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        29789                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    367035500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    367035500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.092108                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.076351                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 12321.175602                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12321.175602                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data       311616                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       354989                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        11489                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        33674                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     72110500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     72110500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data       323105                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       388663                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.035558                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.086641                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6276.481852                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2141.429590                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        11489                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        11489                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     60639500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     60639500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.035558                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.029560                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5278.048568                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5278.048568                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       119000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       119000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       101000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       101000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          910.318517                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          780212136                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         14143650                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            55.163422                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   259.865293                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   650.453224                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.253775                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.635208                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.888983                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          981                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          957                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.958008                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1574893091                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1574893091                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  4014860207500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2543734541                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2558006273                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2543734541                       # number of overall hits
system.cpu3.icache.overall_hits::total     2558006273                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst      1199270                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1538265                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst      1199270                       # number of overall misses
system.cpu3.icache.overall_misses::total      1538265                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  17094482000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  17094482000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  17094482000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  17094482000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2544933811                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2559544538                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2544933811                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2559544538                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000471                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000601                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000471                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000601                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14254.072894                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 11112.832964                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14254.072894                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 11112.832964                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           104082                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1722394                       # number of writebacks
system.cpu3.icache.writebacks::total          1722394                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         2767                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2767                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         2767                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2767                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst      1196503                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1196503                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       187413                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst      1196503                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1383916                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  15881786000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  15881786000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   2660779380                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  15881786000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  18542565380                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000470                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000467                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000470                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000541                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13273.502866                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13273.502866                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14197.410959                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13273.502866                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13398.620567                       # average overall mshr miss latency
system.cpu3.icache.replacements               1722394                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2543734541                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2558006273                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst      1199270                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1538265                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  17094482000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  17094482000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2544933811                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2559544538                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000471                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000601                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14254.072894                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 11112.832964                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         2767                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2767                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst      1196503                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1196503                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  15881786000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  15881786000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000470                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000467                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13273.502866                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13273.502866                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       187413                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       187413                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   2660779380                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   2660779380                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14197.410959                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 14197.410959                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          507.962851                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2545657604                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1722399                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1477.972063                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   180.425422                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    20.120029                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   307.417400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.352393                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.039297                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.600425                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992115                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           24                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          382                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           41                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.046875                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       5120811987                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      5120811987                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    490519924                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       495152109                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    490519924                       # number of overall hits
system.cpu3.dcache.overall_hits::total      495152109                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5395651                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5597663                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5395651                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5597663                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 143410648500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 143410648500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 143410648500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 143410648500                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    495915575                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    500749772                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    495915575                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    500749772                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.010880                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011179                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.010880                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011179                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 26578.933385                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25619.736040                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 26578.933385                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25619.736040                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4440984                       # number of writebacks
system.cpu3.dcache.writebacks::total          4440984                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      5395651                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5395651                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      5395651                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5395651                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         7682                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         7682                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 138014997500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 138014997500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 138014997500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 138014997500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       680500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.010880                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010775                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.010880                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010775                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25578.933385                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25578.933385                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25578.933385                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25578.933385                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data    88.583702                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total    88.583702                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               5475030                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    377969393                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      380760469                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3534856                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3644468                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  92692467500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  92692467500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    381504249                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    384404937                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.009266                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009481                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 26222.416840                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25433.744376                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3534856                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3534856                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  89157611500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  89157611500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       680500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.009266                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009196                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 25222.416840                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25222.416840                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       170125                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    112550531                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     114391640                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1860795                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1953195                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  50718181000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  50718181000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    114411326                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    116344835                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.016264                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016788                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 27256.189424                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25966.778023                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1860795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1860795                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         7678                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         7678                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  48857386000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  48857386000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.016264                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015994                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26256.189424                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26256.189424                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       257952                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       313709                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        29163                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        43044                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    481146000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    481146000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       287115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       356753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.101573                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.120655                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16498.508384                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11178.003903                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        29163                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        29163                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    451983000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    451983000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.101573                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.081746                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15498.508384                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15498.508384                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       273672                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       322178                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        12343                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        30605                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     78252500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     78252500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       286015                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       352783                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.043155                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.086753                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6339.828243                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2556.853455                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        12343                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        12343                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     65916500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     65916500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.043155                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.034988                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5340.395366                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5340.395366                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        60500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        60500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        53500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        53500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          996.781311                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          501236153                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5576196                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            89.888546                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   359.591130                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   637.190181                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.351163                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.622256                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973419                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          523                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          140                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1008495836                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1008495836                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  4014860207500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2314179069                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2386222216                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2314179069                       # number of overall hits
system.cpu0.icache.overall_hits::total     2386222216                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      1274974                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1776409                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      1274974                       # number of overall misses
system.cpu0.icache.overall_misses::total      1776409                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  18145983000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18145983000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  18145983000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18145983000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2315454043                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2387998625                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2315454043                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2387998625                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000551                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000744                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000551                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000744                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14232.433759                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10214.980334                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14232.433759                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10214.980334                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            58687                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1881092                       # number of writebacks
system.cpu0.icache.writebacks::total          1881092                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1325                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1325                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1325                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1325                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      1273649                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1273649                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       106555                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      1273649                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1380204                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  16863508500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  16863508500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1599632537                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  16863508500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  18463141037                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000550                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000533                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000550                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000578                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13240.310714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13240.310714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 15012.271006                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13240.310714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13377.110222                       # average overall mshr miss latency
system.cpu0.icache.replacements               1881092                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2314179069                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2386222216                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      1274974                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1776409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  18145983000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18145983000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2315454043                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2387998625                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000551                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000744                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14232.433759                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10214.980334                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1325                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1325                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      1273649                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1273649                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  16863508500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  16863508500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000550                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000533                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13240.310714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13240.310714                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       106555                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       106555                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   1599632537                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   1599632537                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 15012.271006                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 15012.271006                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.809812                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2387642855                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1881127                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1269.261913                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   184.234704                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    19.675692                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   307.899416                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.359833                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.038429                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.601366                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999629                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           14                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::3            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          455                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.027344                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4777878889                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4777878889                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    709482500                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       724208147                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    709482500                       # number of overall hits
system.cpu0.dcache.overall_hits::total      724208147                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9118863                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11702205                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9118863                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11702205                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 155694773500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 155694773500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 155694773500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 155694773500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    718601363                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    735910352                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    718601363                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    735910352                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.012690                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015902                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.012690                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015902                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17073.923964                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13304.738167                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17073.923964                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13304.738167                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9737936                       # number of writebacks
system.cpu0.dcache.writebacks::total          9737936                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9118863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9118863                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9118863                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9118863                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         8222                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         8222                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 146575910500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 146575910500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 146575910500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 146575910500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data     68425000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     68425000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012690                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012391                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012690                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012391                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16073.923964                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16073.923964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16073.923964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16073.923964                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  8322.184383                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  8322.184383                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11534482                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    505843442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      515613594                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6426451                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8721356                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 101355711500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 101355711500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    512269893                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    524334950                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012545                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016633                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 15771.646201                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11621.554206                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6426451                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6426451                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  94929260500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  94929260500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     68425000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     68425000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14771.646201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14771.646201                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240087.719298                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240087.719298                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    203639058                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     208594553                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2692412                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2980849                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  54339062000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  54339062000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    206331470                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    211575402                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.013049                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014089                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20182.298252                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18229.391022                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2692412                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2692412                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         7937                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         7937                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  51646650000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51646650000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.013049                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.012726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19182.298252                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19182.298252                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       135363                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       341793                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        25500                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        38005                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    346905000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    346905000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       160863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       379798                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.158520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.100066                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13604.117647                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9127.877911                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        25500                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        25500                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    321405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    321405000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.158520                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.067141                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12604.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12604.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       149826                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       357557                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        10672                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        21663                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     70927000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     70927000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       160498                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       379220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.066493                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057125                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  6646.083208                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3274.107926                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        10672                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        10672                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     60278000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     60278000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.066493                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028142                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  5648.238381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5648.238381                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data       178500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       178500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data       155500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       155500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1004.590006                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          736514523                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11649939                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            63.220462                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   363.809688                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   640.780318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.355283                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.625762                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.981045                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          966                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          960                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1484989645                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1484989645                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  4014860207500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2373538001                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2378553286                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2373538001                       # number of overall hits
system.cpu1.icache.overall_hits::total     2378553286                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst      1076496                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1114227                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst      1076496                       # number of overall misses
system.cpu1.icache.overall_misses::total      1114227                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  15476585000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15476585000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  15476585000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15476585000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2374614497                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2379667513                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2374614497                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2379667513                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000453                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000468                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000453                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000468                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14376.816077                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13889.974844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14376.816077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13889.974844                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            46352                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1204796                       # number of writebacks
system.cpu1.icache.writebacks::total          1204796                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1476                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1476                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1476                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1476                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst      1075020                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1075020                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher        92582                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst      1075020                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1167602                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst  14393361000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14393361000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   1334672944                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst  14393361000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  15728033944                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000453                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000452                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000453                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000491                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13388.923927                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13388.923927                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14416.116999                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13388.923927                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13470.372562                       # average overall mshr miss latency
system.cpu1.icache.replacements               1204796                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2373538001                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2378553286                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst      1076496                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1114227                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  15476585000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15476585000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2374614497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2379667513                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000453                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000468                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14376.816077                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13889.974844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1476                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst      1075020                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1075020                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst  14393361000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14393361000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000452                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13388.923927                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13388.923927                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher        92582                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total        92582                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   1334672944                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   1334672944                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14416.116999                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 14416.116999                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.384293                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2376583342                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1204821                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1972.561353                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   179.852287                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    16.810297                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   310.721710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.351274                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.032833                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.606878                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.990985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.029297                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4760540359                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4760540359                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    716324564                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       717970790                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    716324564                       # number of overall hits
system.cpu1.dcache.overall_hits::total      717970790                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8785591                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8820311                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8785591                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8820311                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 151888147500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 151888147500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 151888147500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 151888147500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    725110155                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    726791101                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    725110155                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    726791101                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.012116                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012136                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.012116                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012136                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 17288.324428                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17220.271201                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 17288.324428                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17220.271201                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8112278                       # number of writebacks
system.cpu1.dcache.writebacks::total          8112278                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8785591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8785591                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8785591                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8785591                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         7041                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         7041                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 143102556500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 143102556500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 143102556500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 143102556500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.012116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012088                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.012116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012088                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 16288.324428                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16288.324428                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 16288.324428                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16288.324428                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8686165                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    513078680                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      514132080                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6378165                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6400929                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  99961250000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99961250000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    519456845                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    520533009                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012297                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15672.415185                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15616.678454                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6378165                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6378165                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  93583085000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  93583085000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012279                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012253                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14672.415185                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14672.415185                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    203245884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     203838710                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2407426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2419382                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  51926897500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  51926897500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    205653310                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    206258092                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.011706                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011730                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 21569.467763                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21462.876677                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2407426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2407426                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         7041                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7041                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  49519471500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  49519471500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.011706                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011672                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 20569.467763                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20569.467763                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       113484                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       125328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        15835                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        16809                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    216054000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    216054000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       129319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       142137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.122449                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.118259                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13644.079571                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12853.471355                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        15835                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        15835                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    200219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    200219000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.122449                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.111407                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12644.079571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12644.079571                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       118387                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       129655                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        10622                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        12092                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     67602500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     67602500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       129009                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       141747                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.082335                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.085307                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6364.385238                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5590.679788                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        10622                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10622                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     57007500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     57007500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.082335                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.074936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5366.927132                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5366.927132                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       232500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       232500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6275130150500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          970.516661                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          727042700                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8782871                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.779617                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   328.018187                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   642.498475                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.320330                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.627440                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947770                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          862                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1462933703                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1462933703                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 50                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          27712482                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             27377                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            27377                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     30681789                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5074343                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3551001                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          188009                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         43494                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         231503                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           73                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           73                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          9230972                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         9230972                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5074343                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     22638088                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      4102626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     27155491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      3457470                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     26115451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      3550044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     25977428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      4112889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     16091463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             110562862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    175045376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1110313606                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    147518720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1069832680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    151468544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1064072152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    175483264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    617369200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4511103542                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3149084                       # Total snoops (count)
system.tol2bus.snoopTraffic                 141890304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39876822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.202139                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.624267                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35300759     88.52%     88.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2155086      5.40%     93.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1363310      3.42%     97.35% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1052004      2.64%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5353      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    310      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39876822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        70967618421                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       13081347926                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1775627273                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        8092946587                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        2057397576                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13643371217                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2052078440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       13133448947                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1729332291                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher       101635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher        89149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher        94409                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher       181613                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst      1255675                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data      8429557                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst      1053552                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data      8090431                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      1079794                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data      8097576                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst      1174737                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data      4258544                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33906672                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher       101635                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher        89149                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher        94409                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher       181613                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst      1255675                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data      8429557                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst      1053552                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data      8090431                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      1079794                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data      8097576                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst      1174737                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data      4258544                       # number of overall hits
system.l2.overall_hits::total                33906672                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher         2977                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher         2229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         2275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher         4914                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         7255                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data       534510                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst         7560                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data       538929                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         6870                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data       485751                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         9699                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data      1055560                       # number of demand (read+write) misses
system.l2.demand_misses::total                2658529                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher         2977                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher         2229                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         2275                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher         4914                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         7255                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data       534510                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst         7560                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data       538929                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         6870                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data       485751                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         9699                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data      1055560                       # number of overall misses
system.l2.overall_misses::total               2658529                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher    266550896                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher    199256959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    205331383                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher    441404558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    613090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data  43305885500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst    639300000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data  43607981500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    571076500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  39229119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    810564500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data  84493684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214383245296                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher    266550896                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher    199256959                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    205331383                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher    441404558                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    613090000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data  43305885500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst    639300000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data  43607981500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    571076500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  39229119000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    810564500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data  84493684500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214383245296                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher       104612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher        91378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher        96684                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher       186527                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst      1262930                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data      8964067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst      1061112                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data      8629360                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      1086664                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      8583327                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst      1184436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data      5314104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36565201                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher       104612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher        91378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher        96684                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher       186527                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst      1262930                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data      8964067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst      1061112                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data      8629360                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      1086664                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      8583327                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst      1184436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data      5314104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36565201                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.028458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.024393                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.023530                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.026345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.005745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.059628                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.007125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.062453                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.006322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.056592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.008189                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.198634                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072707                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.028458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.024393                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.023530                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.026345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.005745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.059628                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.007125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.062453                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.006322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.056592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.008189                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.198634                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072707                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 89536.747061                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 89392.982952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 90255.552967                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 89825.917379                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 84505.858029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 81019.785411                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 84563.492063                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 80916.004706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 83126.128093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 80759.728750                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 83571.966182                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 80046.311437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80639.799414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 89536.747061                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 89392.982952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 90255.552967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 89825.917379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 84505.858029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 81019.785411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 84563.492063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 80916.004706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 83126.128093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 80759.728750                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 83571.966182                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 80046.311437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80639.799414                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1838761                       # number of writebacks
system.l2.writebacks::total                   1838761                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.icache.prefetcher           26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.inst           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst           46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data           25                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 419                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher           24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.icache.prefetcher           26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst           82                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.inst           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst           46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data           25                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                419                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher         2953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher         2213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         2249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher         4910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         7165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data       534494                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst         7478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data       538916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         6811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data       485733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         9653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data      1055535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2658110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher         2953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher         2213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         2249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher         4910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         7165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data       534494                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst         7478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data       538916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         6811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data       485733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         9653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data      1055535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2658110                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data         7229                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         6365                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         6843                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data         6990                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        27427                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher    235330898                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher    176053963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    181355394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher    391911561                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    535529501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data  37959654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst    558956500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data  38217943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    498566000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  34370639500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst    710755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data  73936209501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 187772905318                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher    235330898                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher    176053963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    181355394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher    391911561                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    535529501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data  37959654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst    558956500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data  38217943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    498566000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  34370639500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst    710755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data  73936209501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 187772905318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     11609000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     11609000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.028228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.024218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.023261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.026323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.005673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.059626                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.007047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.062451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.006268                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.056590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.008150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.198629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072695                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.028228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.024218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.023261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.026323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.005673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.059626                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.007047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.062451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.006268                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.056590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.008150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.198629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072695                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 79692.142906                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79554.434252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 80638.236550                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79819.055193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 74742.428611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 71019.794422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 74746.790586                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 70916.327405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73200.117457                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 70760.354969                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 73630.477572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 70046.194111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70641.510441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 79692.142906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79554.434252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 80638.236550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79819.055193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 74742.428611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 71019.794422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 74746.790586                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 70916.327405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73200.117457                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 70760.354969                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 73630.477572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 70046.194111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70641.510441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data  1605.892931                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total   423.269041                       # average overall mshr uncacheable latency
system.l2.replacements                        2674416                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           50                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     11609000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     11609000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data       232180                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       232180                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data         7179                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data         6365                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         6843                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data         6990                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        27377                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks     28843028                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         28843028                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     28843028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     28843028                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2013410                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2013410                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2013410                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2013410                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1669                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1669                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data        48317                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data        34879                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data        22647                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data        20417                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               126260                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data           64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                126                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data       148500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus1.data       205500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       145500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data       377500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       877000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data        48381                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data        34895                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data        22657                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data        20453                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           126386                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.001323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.000459                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.000441                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.001760                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.000997                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data  2320.312500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus1.data 12843.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14550                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data 10486.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6960.317460                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data           36                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      1212000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data       312000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       193000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data       706500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2423500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.001323                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000459                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000441                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.001760                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.000997                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18937.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19300                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19234.126984                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data         1741                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data         2081                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data         2431                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data         2453                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               8706                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        88500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data         1748                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data         2084                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data         2433                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data         2459                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           8724                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.004005                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.001440                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.000822                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.002440                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.002063                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  4357.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus1.data  9833.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data         4750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4916.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data       141500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       359000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.004005                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.001440                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000822                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.002440                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.002063                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 20214.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data      2327327                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data      2045340                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data      2188933                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data      1424611                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               7986211                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data       277528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data       290904                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       242589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data       381314                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1192335                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data  22436372500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data  23498610000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  19596897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data  30493862000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   96025741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data      2604855                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data      2336244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data      2431522                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data      1805925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           9178546                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.106543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.124518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.099768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.211146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.129905                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80843.635597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 80777.885488                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 80782.298455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 79970.475776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80535.874146                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data       277528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data       290904                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       242589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data       381314                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1192335                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data  19661092500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data  20589570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  17171007000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data  26680721501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  84102391001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.106543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.124518                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.099768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.211146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.129905                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70843.635597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 70777.885488                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 70782.298455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 69970.474467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70535.873728                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher       101635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher        89149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher        94409                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher       181613                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst      1255675                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst      1053552                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      1079794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst      1174737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5030564                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher         2977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher         2229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         2275                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher         4914                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         7255                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst         7560                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         6870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         9699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            43779                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher    266550896                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher    199256959                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    205331383                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher    441404558                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    613090000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst    639300000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    571076500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    810564500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3746574796                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher       104612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher        91378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher        96684                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher       186527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst      1262930                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst      1061112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      1086664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst      1184436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5074343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.028458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.024393                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.023530                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.026345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.005745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.007125                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.006322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.008189                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008628                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 89536.747061                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 89392.982952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 90255.552967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 89825.917379                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 84505.858029                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 84563.492063                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 83126.128093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 83571.966182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85579.268508                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.icache.prefetcher           26                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst           82                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus2.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           347                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher         2953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher         2213                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         2249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher         4910                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         7165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst         7478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         6811                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         9653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        43432                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher    235330898                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher    176053963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    181355394                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher    391911561                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    535529501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst    558956500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    498566000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst    710755000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3288458817                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.028228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.024218                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.023261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.026323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.005673                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.007047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.006268                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.008150                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008559                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 79692.142906                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 79554.434252                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 80638.236550                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 79819.055193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 74742.428611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 74746.790586                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73200.117457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 73630.477572                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75715.113672                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data      6102230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data      6045091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data      5908643                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data      2833933                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          20889897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data       256982                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data       248025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       243162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data       674246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1422415                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data  20869513000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data  20109371500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  19632222000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data  53999822500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 114610929000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data      6359212                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data      6293116                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      6151805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data      3508179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      22312312                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.040411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.039412                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.039527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.192193                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063750                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 81210.018601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 81078.002218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 80737.212229                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 80089.199639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80574.887779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data           13                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data           25                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           72                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data       256966                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data       248012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       243144                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data       674221                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1422343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  18298561500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  17628373500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  17199632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  47255488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 100382055500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.040408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.039410                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.039524                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.192185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.063747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 71210.049189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 71078.711917                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 70738.461570                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 70089.018289                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70575.139400                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    58884640                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2674416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.017756                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     442.213350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.847655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    44.856179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.137076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher    50.538012                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.659158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.060682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher    46.282219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    89.238685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst   171.109183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  7553.223995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst   376.428428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data  7368.852482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   270.060823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data  6434.589847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   337.196806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data  9555.705419                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.001369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.001542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.001412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.002723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.005222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.230506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.011488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.224880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.008242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.196368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.010290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.291617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2476                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29650                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.008087                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.991913                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 558242616                       # Number of tag accesses
system.l2.tags.data_accesses                558242616                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher       188992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher       141632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher       143936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher       314240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       458560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data     34206912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst       478592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data     34490560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       435904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     31086912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst       617792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data     67548288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          170112320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       458560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst       478592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       435904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst       617792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1990848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    117680704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       117680704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher         2953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher         2213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         2249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher         4910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         7165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data       534483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst         7478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data       538915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         6811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data       485733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         9653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data      1055442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2658005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1838761                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1838761                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        56191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher        42110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher        42795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        93430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       136339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     10170421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst       142295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data     10254755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       129603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data      9242781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       183682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data     20083500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50577904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       136339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst       142295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       129603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       183682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           591920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34988902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34988902                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34988902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        56191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher        42110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher        42795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        93430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       136339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     10170421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst       142295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data     10254755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       129603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data      9242781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       183682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data     20083500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85566807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1838761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples      2953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples      2213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      2249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples      4910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      7165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    534115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      7478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    538440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      6811.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    485165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      9653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1054807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008906164500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       107450                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       107450                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7944993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1735278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2658005                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1838761                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2658005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1838761                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2046                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            156726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            158927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            160100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            167136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            154618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            166351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            179047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            171755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            168169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           166729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           183020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           170546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           168163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            107496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            110800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            110551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            115715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            106697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            110350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            122592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            116798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            117923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           114324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           125786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           120283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           114299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           116414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           114455                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  29402100536                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13279795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             79201331786                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11070.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29820.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1954039                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1338384                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2658005                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1838761                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2595808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  57874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  59994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 104877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 107411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 107566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 107612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 107694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 107766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 107794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 107832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 107797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 107855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 107936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 107726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 107864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 107462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1202291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.262195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.476024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.009516                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       521124     43.34%     43.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       275132     22.88%     66.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       173829     14.46%     80.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        55183      4.59%     85.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41514      3.45%     88.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32263      2.68%     91.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25258      2.10%     93.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23995      2.00%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        53993      4.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1202291                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       107450                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.718362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.528112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.850787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            838      0.78%      0.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         89194     83.01%     83.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         14664     13.65%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2201      2.05%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           401      0.37%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            98      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           36      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        107450                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       107450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.112629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.082939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            47342     44.06%     44.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2137      1.99%     46.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            56544     52.62%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1383      1.29%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        107450                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              169981376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  130944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               117680128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               170112320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            117680704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        50.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3363372320000                       # Total gap between requests
system.mem_ctrls.avgGap                     747953.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher       188992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher       141632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher       143936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher       314240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       458560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data     34183360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst       478592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data     34460160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       435904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     31050560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst       617792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data     67507648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    117680128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 56191.222777049596                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 42110.117170880716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 42795.143930099744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 93430.038549039455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 136339.353605675715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 10163418.541674178094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 142295.280706663354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 10245716.895385907963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 129603.257140021946                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 9231972.434347195551                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 183682.314076146227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 20071417.244765106589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34988731.210208430886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher         2953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher         2213                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         2249                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher         4910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         7165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data       534483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst         7478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data       538915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         6811                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data       485733                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         9653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data      1055442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1838761                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher    111508433                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher     83327378                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     87073839                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher    186344740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    239635749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data  16131547479                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    249994748                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data  16213770226                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    217539996                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  14536556731                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst    313552749                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data  30830479718                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79807898756710                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     37761.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     37653.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     38716.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     37952.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     33445.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     30181.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     33430.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     30085.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31939.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     29927.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     32482.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     29210.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43403084.34                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4453960560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2367347565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9669580620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4908272040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     265501738320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     513040993260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     859500427680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1659442320045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        493.386456                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 2228740619712                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 112310380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1022321261288                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4130375760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2195346780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9293966640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4690013400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     265501738320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     489435905880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     879378396000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1654625742780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        491.954388                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 2280629341873                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 112310380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 970432539127                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3363372261000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                   51                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  51                       # Transaction distribution
system.iobus.trans_dist::WriteReq               27377                       # Transaction distribution
system.iobus.trans_dist::WriteResp              27377                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        54716                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        54856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   54856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       218864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       218934                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   218934                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             59466001                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            27479000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              113000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6622780898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               61403039                       # Simulator instruction rate (inst/s)
host_mem_usage                                 809040                       # Number of bytes of host memory used
host_op_rate                                 61403007                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.42                       # Real time elapsed on the host
host_tick_rate                             2140385595                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9973342801                       # Number of instructions simulated
sim_ops                                    9973342801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.347651                       # Number of seconds simulated
sim_ticks                                347650747500                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.icache.prefetcher.num_hwpf_issued         2047                       # number of hwpf issued
system.cpu0.icache.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue
system.cpu0.icache.prefetcher.pfIdentified         2055                       # number of prefetch candidates identified
system.cpu0.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.icache.prefetcher.pfSpanPage            1                       # number of prefetches that crossed the page
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.callpal::wripir                    3      0.04%      0.04% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      0.72%      0.77% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 6069     82.94%     83.71% # number of callpals executed
system.cpu0.kern.callpal::rdps                    715      9.77%     93.48% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.01%     93.49% # number of callpals executed
system.cpu0.kern.callpal::rti                     459      6.27%     99.77% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.21%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.03%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7317                       # number of callpals executed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.hwrei                      8311                       # number of hwrei instructions executed
system.cpu0.kern.inst.quiesce                     357                       # number of quiesce instructions executed
system.cpu0.kern.ipl_count::0                    1771     25.71%     25.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.04%     25.75% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    356      5.17%     30.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     30.94% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   4757     69.06%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                6888                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1769     45.39%     45.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.08%     45.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     356      9.14%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.03%     54.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1768     45.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 3897                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            347259836500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2686000      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              140854000      0.04%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 602000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              959394000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        348363372500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998871                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.371663                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.565767                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch::kernel              511                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch_good::kernel     0.189824                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.320197                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      360721834500     99.90%     99.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           371691000      0.10%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.icache.prefetcher.num_hwpf_issued          488                       # number of hwpf issued
system.cpu1.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.icache.prefetcher.pfIdentified          488                       # number of prefetch candidates identified
system.cpu1.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.icache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.callpal::swpipl                 4728     81.56%     81.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                    712     12.28%     93.84% # number of callpals executed
system.cpu1.kern.callpal::rti                     357      6.16%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  5797                       # number of callpals executed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.hwrei                      6154                       # number of hwrei instructions executed
system.cpu1.kern.inst.quiesce                     357                       # number of quiesce instructions executed
system.cpu1.kern.ipl_count::0                    1425     26.19%     26.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    356      6.54%     32.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.02%     32.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   3660     67.25%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                5442                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1425     44.45%     44.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     356     11.10%     55.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.03%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1424     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 3206                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            346990005500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              139390000      0.04%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 935000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              526352000      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        347656682500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.389071                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.589122                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                357                       # number of protection mode switches
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.icache.prefetcher.num_hwpf_issued      1041280                       # number of hwpf issued
system.cpu2.icache.prefetcher.pfBufferHit           67                       # number of redundant prefetches already in prefetch queue
system.cpu2.icache.prefetcher.pfIdentified      1044774                       # number of prefetch candidates identified
system.cpu2.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.icache.prefetcher.pfSpanPage          506                       # number of prefetches that crossed the page
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  134      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpipl               147259     46.54%     46.58% # number of callpals executed
system.cpu2.kern.callpal::rdps                  22167      7.01%     53.59% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     53.59% # number of callpals executed
system.cpu2.kern.callpal::rti                   32912     10.40%     63.99% # number of callpals executed
system.cpu2.kern.callpal::callsys               32455     10.26%     74.24% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     74.25% # number of callpals executed
system.cpu2.kern.callpal::rdunique              81494     25.75%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                316431                       # number of callpals executed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.hwrei                    430922                       # number of hwrei instructions executed
system.cpu2.kern.inst.quiesce                     226                       # number of quiesce instructions executed
system.cpu2.kern.ipl_count::0                   86085     47.67%     47.67% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     76      0.04%     47.71% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    356      0.20%     47.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     47.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  94086     52.10%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              180604                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    86085     49.87%     49.87% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      76      0.04%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     356      0.21%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.13% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   86084     49.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               172602                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            327341824500     94.16%     94.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               47313000      0.01%     94.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              203877500      0.06%     94.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1491000      0.00%     94.23% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            20061379000      5.77%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        347655885000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.914950                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.955693                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.mode_good::kernel              32531                      
system.cpu2.kern.mode_good::user                32531                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch::kernel            33046                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              32531                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch_good::kernel     0.984416                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.992147                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      302982304500     87.17%     87.17% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         44595674500     12.83%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     134                       # number of times the context was actually changed
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.icache.prefetcher.num_hwpf_issued         3204                       # number of hwpf issued
system.cpu3.icache.prefetcher.pfBufferHit            2                       # number of redundant prefetches already in prefetch queue
system.cpu3.icache.prefetcher.pfIdentified         3215                       # number of prefetch candidates identified
system.cpu3.icache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.icache.prefetcher.pfSpanPage           81                       # number of prefetches that crossed the page
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   61      0.39%      0.40% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.03%      0.43% # number of callpals executed
system.cpu3.kern.callpal::swpipl                14281     91.84%     92.27% # number of callpals executed
system.cpu3.kern.callpal::rdps                    754      4.85%     97.12% # number of callpals executed
system.cpu3.kern.callpal::rti                     428      2.75%     99.87% # number of callpals executed
system.cpu3.kern.callpal::callsys                  12      0.08%     99.95% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.01%     99.96% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  6      0.04%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 15550                       # number of callpals executed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.hwrei                     16434                       # number of hwrei instructions executed
system.cpu3.kern.inst.quiesce                     362                       # number of quiesce instructions executed
system.cpu3.kern.ipl_count::0                    6195     41.11%     41.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    356      2.36%     43.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      4      0.03%     43.50% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8513     56.50%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               15068                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     6195     48.60%     48.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     356      2.79%     51.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       4      0.03%     51.42% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    6193     48.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                12748                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            344842288500     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              139343500      0.04%     99.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                4271500      0.00%     99.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1962370000      0.57%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        346948273500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.727476                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.846031                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.mode_good::kernel                 70                      
system.cpu3.kern.mode_good::user                   69                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch::kernel              490                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 69                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch_good::kernel     0.142857                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.248658                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      346139793000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38471000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      61                       # number of times the context was actually changed
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0                       # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.disks.dma_read_bytes                   8499200                       # Number of bytes transfered via DMA reads (not PRD).
system.disks.dma_read_full_pages                 1035                       # Number of full page size DMA reads (not PRD).
system.disks.dma_read_txs                        1040                       # Number of DMA read transactions (not PRD).
system.disks.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disks.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disks.dma_write_txs                         17                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1276129                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2547332                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.Branches                   173698                       # Number of branches fetched
system.switch_cpus0.committedInsts            1224565                       # Number of instructions committed
system.switch_cpus0.committedOps              1224565                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_hits              439958                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_hits              256468                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_hits             183490                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.idle_fraction            0.992123                       # Percentage of idle cycles
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.fetch_accesses         244250                       # ITB accesses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_hits             244098                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.not_idle_fraction        0.007877                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               696728143                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      5488366.196877                       # Number of busy cycles
system.switch_cpus0.num_conditional_control_insts       101364                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls              46755                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      691239776.803123                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses      1176010                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts             1176010                       # number of integer instructions
system.switch_cpus0.num_int_register_reads      1640026                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       884969                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts             257313                       # Number of load instructions
system.switch_cpus0.num_mem_refs               441433                       # number of memory refs
system.switch_cpus0.num_store_insts            184120                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass        13409      1.09%      1.09% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           719279     58.71%     59.81% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            3365      0.27%     60.08% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.08% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.10%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     60.18% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.02%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     60.20% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          263691     21.52%     81.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         183897     15.01%     96.73% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead         1216      0.10%     96.83% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite         1003      0.08%     96.92% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         37788      3.08%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1225047                       # Class of executed instruction
system.switch_cpus1.Branches                    75855                       # Number of branches fetched
system.switch_cpus1.committedInsts             527497                       # Number of instructions committed
system.switch_cpus1.committedOps               527497                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_hits              179892                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_hits              115987                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_hits              63905                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.idle_fraction            0.997584                       # Percentage of idle cycles
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.fetch_accesses          73603                       # ITB accesses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_hits              73603                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.not_idle_fraction        0.002416                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               695313365                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1679700.674904                       # Number of busy cycles
system.switch_cpus1.num_conditional_control_insts        36602                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls              22006                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      693633664.325096                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses       504349                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts              504349                       # number of integer instructions
system.switch_cpus1.num_int_register_reads       695804                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       405866                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts             115987                       # Number of load instructions
system.switch_cpus1.num_mem_refs               180249                       # number of memory refs
system.switch_cpus1.num_store_insts             64262                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass         3336      0.63%      0.63% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           314684     59.66%     60.29% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            2039      0.39%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     60.68% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          118195     22.41%     83.08% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          64262     12.18%     95.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0      0.00%     95.26% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0      0.00%     95.26% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         24981      4.74%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            527497                       # Class of executed instruction
system.switch_cpus2.Branches                 23938800                       # Number of branches fetched
system.switch_cpus2.committedInsts          166019235                       # Number of instructions committed
system.switch_cpus2.committedOps            166019235                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.data_accesses         8879575                       # DTB accesses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_hits            51886331                       # DTB hits
system.switch_cpus2.dtb.data_misses            113782                       # DTB misses
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.read_accesses         7401752                       # DTB read accesses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_hits            30779661                       # DTB read hits
system.switch_cpus2.dtb.read_misses            111623                       # DTB read misses
system.switch_cpus2.dtb.write_accesses        1477823                       # DTB write accesses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_hits           21106670                       # DTB write hits
system.switch_cpus2.dtb.write_misses             2159                       # DTB write misses
system.switch_cpus2.idle_fraction            0.005620                       # Percentage of idle cycles
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.fetch_accesses       22391728                       # ITB accesses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_hits           22391464                       # ITB hits
system.switch_cpus2.itb.fetch_misses              264                       # ITB misses
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.not_idle_fraction        0.994380                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               695311770                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      691404358.256064                       # Number of busy cycles
system.switch_cpus2.num_conditional_control_insts     16939355                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses        264074                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts               264074                       # number of float instructions
system.switch_cpus2.num_fp_register_reads       169341                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes       169360                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            5335608                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      3907411.743936                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    160835881                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           160835881                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    221896102                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    121475022                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           31001374                       # Number of load instructions
system.switch_cpus2.num_mem_refs             52110976                       # number of memory refs
system.switch_cpus2.num_store_insts          21109602                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2016665      1.21%      1.21% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        107831311     64.91%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          176490      0.11%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.23% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          91933      0.06%     66.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.28% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          49871      0.03%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv          16638      0.01%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        32457804     19.54%     85.86% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       21080908     12.69%     98.55% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead        52836      0.03%     98.58% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite        52795      0.03%     98.61% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       2305777      1.39%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         166133029                       # Class of executed instruction
system.switch_cpus3.Branches                   540126                       # Number of branches fetched
system.switch_cpus3.committedInsts            2670667                       # Number of instructions committed
system.switch_cpus3.committedOps              2670667                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.data_accesses            3088                       # DTB accesses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_hits              880524                       # DTB hits
system.switch_cpus3.dtb.data_misses               370                       # DTB misses
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.read_accesses            2076                       # DTB read accesses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_hits              647481                       # DTB read hits
system.switch_cpus3.dtb.read_misses               331                       # DTB read misses
system.switch_cpus3.dtb.write_accesses           1012                       # DTB write accesses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_hits             233043                       # DTB write hits
system.switch_cpus3.dtb.write_misses               39                       # DTB write misses
system.switch_cpus3.idle_fraction            0.986352                       # Percentage of idle cycles
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.fetch_accesses         183415                       # ITB accesses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_hits             183281                       # ITB hits
system.switch_cpus3.itb.fetch_misses              134                       # ITB misses
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.not_idle_fraction        0.013648                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               693895161                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      9470498.912212                       # Number of busy cycles
system.switch_cpus3.num_conditional_control_insts       407487                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses           734                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts                  734                       # number of float instructions
system.switch_cpus3.num_fp_register_reads          259                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          264                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls              79094                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      684424662.087788                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses      2581741                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts             2581741                       # number of integer instructions
system.switch_cpus3.num_int_register_reads      3400056                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      1945670                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts             648393                       # Number of load instructions
system.switch_cpus3.num_mem_refs               882027                       # number of memory refs
system.switch_cpus3.num_store_insts            233634                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass        14665      0.55%      0.55% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          1677301     62.80%     63.34% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            6831      0.26%     63.60% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     63.60% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            261      0.01%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             1      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     63.61% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          668856     25.04%     88.65% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         233437      8.74%     97.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead          240      0.01%     97.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite          229      0.01%     97.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         69234      2.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           2671058                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests       671088                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1196                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4818673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9938256                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8449                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.membus.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1114                       # Transaction distribution
system.membus.trans_dist::ReadResp             769388                       # Transaction distribution
system.membus.trans_dist::WriteReq               2904                       # Transaction distribution
system.membus.trans_dist::WriteResp              2904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       567258                       # Transaction distribution
system.membus.trans_dist::CleanEvict           703278                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1941                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1816                       # Transaction distribution
system.membus.trans_dist::ReadExReq            502844                       # Transaction distribution
system.membus.trans_dist::ReadExResp           502822                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        768274                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       402781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       402781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3415358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3423394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3826175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8622016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        16902                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    109014208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    109031110                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               117653126                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3210                       # Total snoops (count)
system.membus.snoopTraffic                      18432                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1280813                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000227                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015071                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1280522     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     291      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1280813                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7650500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4824971758                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          670199288                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6048263974                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       134991                       # number of demand (read+write) misses
system.iocache.demand_misses::total            134991                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       134991                       # number of overall misses
system.iocache.overall_misses::total           134991                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  27233495433                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  27233495433                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  27233495433                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  27233495433                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       134991                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          134991                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       134991                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         134991                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 201743.045336                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 201743.045336                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 201743.045336                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 201743.045336                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        602227                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                73675                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     8.174102                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       134991                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       134991                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       134991                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       134991                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide  20483826786                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  20483826786                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide  20483826786                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  20483826786                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 151742.166411                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 151742.166411                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 151742.166411                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 151742.166411                       # average overall mshr miss latency
system.iocache.replacements                    134991                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide       133071                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           133071                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide  27009044865                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  27009044865                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide       133071                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         133071                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 202967.174403                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 202967.174403                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide       133071                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       133071                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide  20355494865                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  20355494865                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 152967.174403                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 152967.174403                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide    224450568                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    224450568                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116901.337500                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116901.337500                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1920                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    128331921                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    128331921                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66839.542188                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66839.542188                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 135007                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               135007                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1214919                       # Number of tag accesses
system.iocache.tags.data_accesses             1214919                       # Number of data accesses
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus2.numPwrStateTransitions         3155                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         1579                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 149733334.072198                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 327427134.151150                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10         1579    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    974618000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         1579                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 4125609776000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 236428934500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 2260742187500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions         2539                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         1270                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 913071788.188976                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 224802275.881955                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1270    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    974642500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         1270                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 3202445166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 1159601171000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 2260734560500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         2565                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         1284                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 903101771.417446                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 237712993.111578                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1284    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value        59500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value    973851500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         1284                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 3202613648500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 1159582674500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 2260584575000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions         2417                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         1211                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 909993654.830718                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 229521831.784413                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1211    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value       616000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    974544000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         1211                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 3260281876500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED 1102002316000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 2260496705500                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               9453                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    475670452.260474                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   479974246.535057                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         4726    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39065                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           4726                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12251385617                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 2248018557383                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  4362510955000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     24109504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst   2613809713                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2637919217                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     24109504                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst   2613809713                       # number of overall hits
system.cpu2.icache.overall_hits::total     2637919217                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       394863                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      4065348                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4460211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       394863                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      4065348                       # number of overall misses
system.cpu2.icache.overall_misses::total      4460211                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  55871965500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  55871965500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  55871965500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  55871965500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     24504367                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst   2617875061                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2642379428                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     24504367                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst   2617875061                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2642379428                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.016114                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.001553                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001688                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.016114                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.001553                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001688                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 13743.464397                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12526.753891                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 13743.464397                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12526.753891                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.unused_prefetches           508211                       # number of HardPF blocks evicted w/o reference
system.cpu2.icache.writebacks::.writebacks      5358236                       # number of writebacks
system.cpu2.icache.writebacks::total          5358236                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         7869                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7869                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         7869                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7869                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      4057479                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4057479                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.icache.prefetcher       906572                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      4057479                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4964051                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  51765563000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  51765563000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.icache.prefetcher  11239154886                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  51765563000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  63004717886                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.001550                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001536                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.001550                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001879                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 12758.060609                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12758.060609                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12397.421149                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 12758.060609                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12692.197942                       # average overall mshr miss latency
system.cpu2.icache.replacements               5358236                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     24109504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst   2613809713                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2637919217                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       394863                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      4065348                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4460211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  55871965500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  55871965500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     24504367                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst   2617875061                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2642379428                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.016114                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.001553                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001688                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 13743.464397                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12526.753891                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         7869                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7869                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      4057479                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4057479                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  51765563000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  51765563000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.001550                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001536                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 12758.060609                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12758.060609                       # average ReadReq mshr miss latency
system.cpu2.icache.HardPFReq_mshr_misses::.cpu2.icache.prefetcher       906572                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_misses::total       906572                       # number of HardPFReq MSHR misses
system.cpu2.icache.HardPFReq_mshr_miss_latency::.cpu2.icache.prefetcher  11239154886                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_latency::total  11239154886                       # number of HardPFReq MSHR miss cycles
system.cpu2.icache.HardPFReq_mshr_miss_rate::.cpu2.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 12397.421149                       # average HardPFReq mshr miss latency
system.cpu2.icache.HardPFReq_avg_mshr_miss_latency::total 12397.421149                       # average HardPFReq mshr miss latency
system.cpu2.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          501.307031                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2643278131                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5358914                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           493.248843                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   164.271600                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.cpu2.icache.prefetcher    19.874672                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   317.160758                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.320843                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.cpu2.icache.prefetcher     0.038818                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.619455                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.979115                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1022           13                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1022     0.025391                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       5290117770                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      5290117770                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7281411                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    806976884                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       814258295                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7281411                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    806976884                       # number of overall hits
system.cpu2.dcache.overall_hits::total      814258295                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       290766                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     15483940                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15774706                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       290766                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     15483940                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15774706                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 642009329500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 642009329500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 642009329500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 642009329500                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7572177                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    822460824                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    830033001                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7572177                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    822460824                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    830033001                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.038399                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.018826                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.019005                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.038399                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.018826                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.019005                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 41462.917675                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40698.655778                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 41462.917675                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40698.655778                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12383560                       # number of writebacks
system.cpu2.dcache.writebacks::total         12383560                       # number of writebacks
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     15483940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15483940                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     15483940                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15483940                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.switch_cpus2.data        18792                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        18792                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 626525389500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 626525389500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 626525389500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 626525389500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.switch_cpus2.data    729943500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    729943500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.018826                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018655                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.018826                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.018655                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 40462.917675                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 40462.917675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 40462.917675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 40462.917675                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 38843.310983                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 38843.310983                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements              15566201                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4486505                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    546774854                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      551261359                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       152835                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      9101390                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      9254225                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 284006912500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 284006912500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4639340                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    555876244                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    560515584                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.032943                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.016373                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016510                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 31204.784379                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30689.432394                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9101390                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9101390                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.switch_cpus2.data         4083                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         4083                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 274905522500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 274905522500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    729943500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    729943500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.016373                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.016238                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 30204.784379                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 30204.784379                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 178776.267450                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 178776.267450                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2794906                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data    260202030                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     262996936                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137931                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      6382550                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6520481                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 358002417000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 358002417000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2932837                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data    266584580                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    269517417                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.047030                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.023942                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.024193                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 56090.812763                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 54904.295711                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      6382550                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      6382550                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.switch_cpus2.data        14709                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        14709                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 351619867000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 351619867000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.023942                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.023681                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 55090.812763                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 55090.812763                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        51320                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus2.data      1033576                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1084896                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        15423                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus2.data        55760                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        71183                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus2.data    889929000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    889929000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        66743                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus2.data      1089336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1156079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.231080                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus2.data     0.051187                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.061573                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus2.data 15959.989240                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12501.987834                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus2.data        55760                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        55760                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus2.data    834169000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    834169000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus2.data     0.051187                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.048232                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus2.data 14959.989240                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14959.989240                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        43373                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus2.data      1068649                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1112022                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data        22185                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus2.data        12690                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        34875                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus2.data     78695500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     78695500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        65558                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus2.data      1081339                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1146897                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.338403                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus2.data     0.011735                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.030408                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus2.data  6201.379039                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  2256.501792                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus2.data        12690                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        12690                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus2.data     66023500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     66023500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus2.data     0.011735                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.011065                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus2.data  5202.797478                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5202.797478                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus2.data       119000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       119000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus2.data       101000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       101000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          916.205787                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          832336770                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15774427                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.764945                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   246.224140                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   669.981646                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.240453                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.654279                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.894732                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          678                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          657                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1680446381                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1680446381                       # Number of data accesses
system.cpu3.numPwrStateTransitions               6599                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    682923860.866929                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   434588503.022217                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         3299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value       125000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           3299                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON     7304126000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 2252965817000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  4362510955000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     14271732                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst   2546390468                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2560662200                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     14271732                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst   2546390468                       # number of overall hits
system.cpu3.icache.overall_hits::total     2560662200                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst       338995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst      1214400                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       1553395                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst       338995                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst      1214400                       # number of overall misses
system.cpu3.icache.overall_misses::total      1553395                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst  17443491500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  17443491500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst  17443491500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  17443491500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     14610727                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst   2547604868                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2562215595                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     14610727                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst   2547604868                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2562215595                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.023202                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000477                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000606                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.023202                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000477                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000606                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 14363.876400                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 11229.269761                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 14363.876400                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 11229.269761                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.unused_prefetches           105194                       # number of HardPF blocks evicted w/o reference
system.cpu3.icache.writebacks::.writebacks      1739529                       # number of writebacks
system.cpu3.icache.writebacks::total          1739529                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         2803                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2803                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         2803                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2803                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst      1211597                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      1211597                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.icache.prefetcher       189454                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst      1211597                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      1401051                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst  16215281000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  16215281000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.icache.prefetcher   2702793655                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst  16215281000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  18918074655                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000476                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000473                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000476                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000547                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13383.394809                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13383.394809                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14266.226393                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13383.394809                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13502.773743                       # average overall mshr miss latency
system.cpu3.icache.replacements               1739529                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     14271732                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst   2546390468                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2560662200                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst       338995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst      1214400                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      1553395                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst  17443491500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  17443491500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     14610727                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst   2547604868                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2562215595                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.023202                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000477                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000606                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 14363.876400                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 11229.269761                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         2803                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2803                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst      1211597                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      1211597                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst  16215281000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  16215281000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000473                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13383.394809                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13383.394809                       # average ReadReq mshr miss latency
system.cpu3.icache.HardPFReq_mshr_misses::.cpu3.icache.prefetcher       189454                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_misses::total       189454                       # number of HardPFReq MSHR misses
system.cpu3.icache.HardPFReq_mshr_miss_latency::.cpu3.icache.prefetcher   2702793655                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_latency::total   2702793655                       # number of HardPFReq MSHR miss cycles
system.cpu3.icache.HardPFReq_mshr_miss_rate::.cpu3.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 14266.226393                       # average HardPFReq mshr miss latency
system.cpu3.icache.HardPFReq_avg_mshr_miss_latency::total 14266.226393                       # average HardPFReq mshr miss latency
system.cpu3.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.174773                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2562402246                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          1740046                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1472.606038                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   170.954320                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.cpu3.icache.prefetcher    20.429869                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   316.790585                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.333895                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.cpu3.icache.prefetcher     0.039902                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.618732                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.992529                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1022           19                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1022::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1022     0.037109                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       5126171236                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      5126171236                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4632185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    491360585                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       495992770                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4632185                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    491360585                       # number of overall hits
system.cpu3.dcache.overall_hits::total      495992770                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       202012                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5409781                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5611793                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       202012                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5409781                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5611793                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 144180915000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 144180915000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 144180915000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 144180915000                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      4834197                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    496770366                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    501604563                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      4834197                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    496770366                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    501604563                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.041788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.010890                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011188                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.041788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.010890                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011188                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 26651.894966                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 25692.486341                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 26651.894966                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25692.486341                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4446498                       # number of writebacks
system.cpu3.dcache.writebacks::total          4446498                       # number of writebacks
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      5409781                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      5409781                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      5409781                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      5409781                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.switch_cpus3.data         8077                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         8077                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 138771134000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 138771134000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 138771134000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 138771134000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.switch_cpus3.data      2034000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2034000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.010890                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.010785                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.010890                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.010785                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 25651.894966                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 25651.894966                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 25651.894966                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 25651.894966                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data   251.826173                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total   251.826173                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements               5484767                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2791076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    378593370                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      381384446                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       109612                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3545855                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3655467                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  93301959000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  93301959000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      2900688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    382139225                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    385039913                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.037788                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.009279                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009494                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 26312.965138                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 25523.950565                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      3545855                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3545855                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  89756104000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  89756104000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      2034000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      2034000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.009279                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009209                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 25312.965138                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 25312.965138                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data       169500                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       169500                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1841109                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data    112767215                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     114608324                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        92400                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1863926                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1956326                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  50878956000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  50878956000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1933509                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data    114631141                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    116564650                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.047789                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.016260                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016783                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 27296.660919                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 26007.401629                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1863926                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1863926                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.switch_cpus3.data         8065                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         8065                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  49015030000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  49015030000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.016260                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015990                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 26296.660919                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26296.660919                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        55757                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus3.data       270464                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       326221                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data        13881                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus3.data        29717                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        43598                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus3.data    488223500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    488223500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        69638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus3.data       300181                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       369819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.199331                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus3.data     0.098997                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.117890                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus3.data 16429.097823                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 11198.300381                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus3.data        29717                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        29717                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus3.data    458506500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    458506500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus3.data     0.098997                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.080356                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus3.data 15429.097823                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15429.097823                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        48506                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus3.data       285995                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       334501                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data        18262                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus3.data        12974                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        31236                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus3.data     82575500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     82575500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        66768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus3.data       298969                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       365737                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.273514                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus3.data     0.043396                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.085406                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus3.data  6364.690920                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  2643.600333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus3.data        12974                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        12974                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus3.data     69609500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     69609500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus3.data     0.043396                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.035474                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus3.data  5365.307538                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5365.307538                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus3.data        66000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        66000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus3.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          991.115267                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          502340130                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          5590734                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            89.852268                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   340.715053                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   650.400215                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.332730                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.635156                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.967886                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          910                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          804                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1010270972                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1010270972                       # Number of data accesses
system.cpu0.numPwrStateTransitions              13678                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    325241360.778005                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   457203308.237849                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         6838    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           6838                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    36269518000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2224000425000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  4362510955000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     72043147                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst   2315396281                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2387439428                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     72043147                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst   2315396281                       # number of overall hits
system.cpu0.icache.overall_hits::total     2387439428                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       501435                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      1282810                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1784245                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       501435                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      1282810                       # number of overall misses
system.cpu0.icache.overall_misses::total      1784245                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  18334322500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  18334322500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  18334322500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  18334322500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     72544582                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst   2316679091                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2389223673                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     72544582                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst   2316679091                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2389223673                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.006912                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000554                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.006912                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000554                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14292.313359                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 10275.675426                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14292.313359                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 10275.675426                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.unused_prefetches            59475                       # number of HardPF blocks evicted w/o reference
system.cpu0.icache.writebacks::.writebacks      1890040                       # number of writebacks
system.cpu0.icache.writebacks::total          1890040                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         1333                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1333                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         1333                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1333                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      1281477                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1281477                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.icache.prefetcher       107676                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      1281477                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1389153                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  17043771500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  17043771500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.icache.prefetcher   1634600513                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  17043771500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  18678372013                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000553                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000536                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000553                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000581                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 13300.099417                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13300.099417                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 15180.732132                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 13300.099417                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13445.870983                       # average overall mshr miss latency
system.cpu0.icache.replacements               1890040                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     72043147                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst   2315396281                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2387439428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       501435                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      1282810                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1784245                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  18334322500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  18334322500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     72544582                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst   2316679091                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2389223673                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.006912                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000554                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14292.313359                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 10275.675426                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         1333                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1333                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      1281477                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1281477                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  17043771500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  17043771500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000553                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000536                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 13300.099417                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13300.099417                       # average ReadReq mshr miss latency
system.cpu0.icache.HardPFReq_mshr_misses::.cpu0.icache.prefetcher       107676                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_misses::total       107676                       # number of HardPFReq MSHR misses
system.cpu0.icache.HardPFReq_mshr_miss_latency::.cpu0.icache.prefetcher   1634600513                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_latency::total   1634600513                       # number of HardPFReq MSHR miss cycles
system.cpu0.icache.HardPFReq_mshr_miss_rate::.cpu0.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 15180.732132                       # average HardPFReq mshr miss latency
system.cpu0.icache.HardPFReq_avg_mshr_miss_latency::total 15180.732132                       # average HardPFReq mshr miss latency
system.cpu0.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.819723                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2389330016                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1890588                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1263.802593                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   174.563641                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.cpu0.icache.prefetcher    20.322700                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   316.933383                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.340945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.cpu0.icache.prefetcher     0.039693                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.619011                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999648                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1022           37                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1022::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1022     0.072266                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       4780337934                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      4780337934                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14725647                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    709901656                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       724627303                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14725647                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    709901656                       # number of overall hits
system.cpu0.dcache.overall_hits::total      724627303                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2583342                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      9132295                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11715637                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2583342                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      9132295                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11715637                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 156409985000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 156409985000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 156409985000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 156409985000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     17308989                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    719033951                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    736342940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     17308989                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    719033951                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    736342940                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.149249                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.012701                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015911                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.149249                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.012701                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015911                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 17127.127956                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13350.531858                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 17127.127956                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13350.531858                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9745818                       # number of writebacks
system.cpu0.dcache.writebacks::total          9745818                       # number of writebacks
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      9132295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9132295                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      9132295                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9132295                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data         8971                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         8971                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 147277690000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 147277690000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 147277690000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 147277690000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.switch_cpus0.data    136827500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    136827500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.012701                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012402                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.012701                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012402                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 16127.127956                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16127.127956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 16127.127956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16127.127956                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 15252.201538                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 15252.201538                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements              11546277                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9770152                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    506090882                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      515861034                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2294905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      6432040                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8726945                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 101618004000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 101618004000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12065057                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    512522922                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    524587979                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.190211                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.012550                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016636                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 15798.720779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11644.166888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      6432040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6432040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.switch_cpus0.data          570                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          570                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  95185964000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  95185964000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data    136827500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    136827500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.012550                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 14798.720779                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14798.720779                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 240048.245614                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 240048.245614                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4955495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data    203810774                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     208766269                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       288437                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2700255                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2988692                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  54791981000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  54791981000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5243932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data    206511029                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    211754961                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.055004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.013076                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014114                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 20291.409885                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18333.097221                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2700255                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2700255                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data         8401                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         8401                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  52091726000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  52091726000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.013076                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.012752                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 19291.409885                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19291.409885                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       206430                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus0.data       138871                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       345301                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12505                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus0.data        25620                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        38125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus0.data    349646000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    349646000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       218935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus0.data       164491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       383426                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.057117                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus0.data     0.155753                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.099432                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus0.data 13647.384856                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9171.042623                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus0.data        25620                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        25620                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus0.data    324026000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    324026000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus0.data     0.155753                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.066819                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus0.data 12647.384856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12647.384856                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       207731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus0.data       152870                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       360601                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        10991                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus0.data        11155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        22146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus0.data     78235000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     78235000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       218722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus0.data       164025                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       382747                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.050251                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus0.data     0.068008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.057861                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus0.data  7013.446885                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3532.692134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus0.data        11155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        11155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus0.data     67103000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     67103000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus0.data     0.068008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.029145                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus0.data  6015.508740                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6015.508740                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus0.data       178500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       178500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus0.data       155500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       155500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1002.583157                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          737109804                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11663435                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            63.198346                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   344.712165                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   657.870992                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.336633                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.642452                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.979085                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1485881661                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1485881661                       # Number of data accesses
system.cpu1.numPwrStateTransitions               5023                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    899141467.542812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   248917632.110545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2511    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       314500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    975959000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON     2525718000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2257744225000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  4362510955000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5015285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst   2374063503                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2379078788                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5015285                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst   2374063503                       # number of overall hits
system.cpu1.icache.overall_hits::total     2379078788                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst      1078491                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1116222                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37731                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst      1078491                       # number of overall misses
system.cpu1.icache.overall_misses::total      1116222                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst  15506501000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  15506501000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst  15506501000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  15506501000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5053016                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst   2375141994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2380195010                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5053016                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst   2375141994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2380195010                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007467                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000454                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000469                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007467                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000454                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000469                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 14377.960502                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13891.950705                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 14377.960502                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13891.950705                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.unused_prefetches            46478                       # number of HardPF blocks evicted w/o reference
system.cpu1.icache.writebacks::.writebacks      1206987                       # number of writebacks
system.cpu1.icache.writebacks::total          1206987                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         1477                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1477                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         1477                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1477                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst      1077014                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1077014                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.icache.prefetcher        92779                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst      1077014                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1169793                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst  14421223000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  14421223000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.icache.prefetcher   1341526765                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst  14421223000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  15762749765                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000453                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000452                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000453                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000491                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 13390.005144                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13390.005144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14459.379439                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 13390.005144                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13474.819703                       # average overall mshr miss latency
system.cpu1.icache.replacements               1206987                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5015285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst   2374063503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2379078788                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst      1078491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1116222                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst  15506501000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  15506501000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5053016                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst   2375141994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2380195010                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007467                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000454                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000469                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 14377.960502                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13891.950705                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         1477                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1477                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst      1077014                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1077014                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst  14421223000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  14421223000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000453                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000452                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 13390.005144                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13390.005144                       # average ReadReq mshr miss latency
system.cpu1.icache.HardPFReq_mshr_misses::.cpu1.icache.prefetcher        92779                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_misses::total        92779                       # number of HardPFReq MSHR misses
system.cpu1.icache.HardPFReq_mshr_miss_latency::.cpu1.icache.prefetcher   1341526765                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_latency::total   1341526765                       # number of HardPFReq MSHR miss cycles
system.cpu1.icache.HardPFReq_mshr_miss_rate::.cpu1.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 14459.379439                       # average HardPFReq mshr miss latency
system.cpu1.icache.HardPFReq_avg_mshr_miss_latency::total 14459.379439                       # average HardPFReq mshr miss latency
system.cpu1.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          507.626586                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2380286312                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1207524                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1971.212425                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   170.411270                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.cpu1.icache.prefetcher    17.051250                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   320.164066                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.332835                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.cpu1.icache.prefetcher     0.033303                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.625320                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.991458                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1022           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1022::4           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          457                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1022     0.060547                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       4761597544                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      4761597544                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1646226                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    716500807                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       718147033                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1646226                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    716500807                       # number of overall hits
system.cpu1.dcache.overall_hits::total      718147033                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data        34720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      8786727                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8821447                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data        34720                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      8786727                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8821447                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 151905132500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 151905132500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 151905132500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 151905132500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1680946                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    725287534                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    726968480                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1680946                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    725287534                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    726968480                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.020655                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.012115                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.020655                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.012115                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012135                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 17288.022320                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17219.979047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 17288.022320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17219.979047                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8112318                       # number of writebacks
system.cpu1.dcache.writebacks::total          8112318                       # number of writebacks
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8786727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8786727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8786727                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8786727                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         7398                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         7398                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 143118405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 143118405500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 143118405500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 143118405500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.012115                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012087                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.012115                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012087                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 16288.022320                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16288.022320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 16288.022320                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16288.022320                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8686212                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1053400                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    513192766                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      514246166                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        22764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      6378988                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6401752                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  99965029000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  99965029000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1076164                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    519571754                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    520647918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.021153                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.012277                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012296                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 15670.985586                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15615.261104                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      6378988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6378988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  93586041000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  93586041000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.012277                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.012252                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 14670.985586                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14670.985586                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       592826                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data    203308041                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     203900867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        11956                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2407739                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2419695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  51940103500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  51940103500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       604782                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data    205715780                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    206320562                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019769                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.011704                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011728                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 21572.148601                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21465.558056                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2407739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2407739                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data         7398                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7398                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  49532364500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  49532364500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.011704                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 20572.148601                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20572.148601                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        11844                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus1.data       114557                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       126401                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          974                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus1.data        15840                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        16814                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus1.data    216092000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    216092000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        12818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus1.data       130397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       143215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.075987                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus1.data     0.121475                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.117404                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus1.data 13642.171717                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12851.909123                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus1.data        15840                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        15840                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus1.data    200252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    200252000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus1.data     0.121475                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.110603                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus1.data 12642.171717                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12642.171717                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        11268                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus1.data       119381                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       130649                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1470                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus1.data        10706                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        12176                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus1.data     70016500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     70016500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        12738                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus1.data       130087                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       142825                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.115403                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus1.data     0.082299                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.085251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus1.data  6539.930880                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5750.369580                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus1.data        10706                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        10706                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus1.data     59337500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     59337500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus1.data     0.082299                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.074959                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus1.data  5542.452830                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5542.452830                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus1.data       232500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       232500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus1.data       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6622780898000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          965.042200                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          727255052                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8784674                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            82.786800                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle            34000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   310.799473                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   654.242727                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.303515                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.638909                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942424                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          534                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          532                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1463293714                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1463293714                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1114                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           4395551                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2904                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1360793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3313138                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1429278                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3903                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2398                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6301                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           575487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          575487                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3313144                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1081565                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            3                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        40317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         6573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      9854602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4874809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        51405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14894139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1145344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1251119                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       280448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        12136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    420462912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    153032070                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2193280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1033961                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              579411270                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1169835                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37812416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6121698                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.126769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.466948                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5586483     91.26%     91.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 381953      6.24%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  65858      1.08%     98.57% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  87242      1.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    162      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6121698                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9275321796                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2447837262                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        4927323959                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          21401942                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25733438                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20068492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13440964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1736990                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3308453                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy              500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.icache.prefetcher          853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.icache.prefetcher          142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.icache.prefetcher       773643                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.icache.prefetcher         1827                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst         6680                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data         3892                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst         1968                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data           34                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.inst      2504323                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus2.data       496919                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.inst        13102                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus3.data         2891                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3806274                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.icache.prefetcher          853                       # number of overall hits
system.l2.overall_hits::.cpu1.icache.prefetcher          142                       # number of overall hits
system.l2.overall_hits::.cpu2.icache.prefetcher       773643                       # number of overall hits
system.l2.overall_hits::.cpu3.icache.prefetcher         1827                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst         6680                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data         3892                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst         1968                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data           34                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.inst      2504323                       # number of overall hits
system.l2.overall_hits::.switch_cpus2.data       496919                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.inst        13102                       # number of overall hits
system.l2.overall_hits::.switch_cpus3.data         2891                       # number of overall hits
system.l2.overall_hits::total                 3806274                       # number of overall hits
system.l2.demand_misses::.cpu0.icache.prefetcher          268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.icache.prefetcher           55                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.icache.prefetcher         1550                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.icache.prefetcher          214                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         1147                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data         7723                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data           71                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.inst         5353                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus2.data      1112066                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.inst         1992                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus3.data         7705                       # number of demand (read+write) misses
system.l2.demand_misses::total                1138170                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.icache.prefetcher          268                       # number of overall misses
system.l2.overall_misses::.cpu1.icache.prefetcher           55                       # number of overall misses
system.l2.overall_misses::.cpu2.icache.prefetcher         1550                       # number of overall misses
system.l2.overall_misses::.cpu3.icache.prefetcher          214                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         1147                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data         7723                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst           26                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data           71                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.inst         5353                       # number of overall misses
system.l2.overall_misses::.switch_cpus2.data      1112066                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.inst         1992                       # number of overall misses
system.l2.overall_misses::.switch_cpus3.data         7705                       # number of overall misses
system.l2.overall_misses::total               1138170                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.icache.prefetcher     24352800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.icache.prefetcher      5049470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.icache.prefetcher    138001874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.icache.prefetcher     19961846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst     94119000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data    625556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst      2240000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data      6816500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.inst    444780000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus2.data  88142751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.inst    168701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus3.data    691434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      90363763990                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.icache.prefetcher     24352800                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.icache.prefetcher      5049470                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.icache.prefetcher    138001874                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.icache.prefetcher     19961846                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst     94119000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data    625556000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst      2240000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data      6816500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.inst    444780000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus2.data  88142751000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.inst    168701500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus3.data    691434000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     90363763990                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.icache.prefetcher         1121                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.icache.prefetcher          197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.icache.prefetcher       775193                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.icache.prefetcher         2041                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst         7827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        11615                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst         1994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data          105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.inst      2509676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus2.data      1608985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.inst        15094                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus3.data        10596                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4944444                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.icache.prefetcher         1121                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.icache.prefetcher          197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.icache.prefetcher       775193                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.icache.prefetcher         2041                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst         7827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        11615                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst         1994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data          105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.inst      2509676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus2.data      1608985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.inst        15094                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus3.data        10596                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4944444                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.icache.prefetcher     0.239072                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.icache.prefetcher     0.279188                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.icache.prefetcher     0.002000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.icache.prefetcher     0.104851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.146544                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.664916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.013039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.676190                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.inst     0.002133                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus2.data     0.691160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.inst     0.131973                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus3.data     0.727161                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230192                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.icache.prefetcher     0.239072                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.icache.prefetcher     0.279188                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.icache.prefetcher     0.002000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.icache.prefetcher     0.104851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.146544                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.664916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.013039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.676190                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.inst     0.002133                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus2.data     0.691160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.inst     0.131973                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus3.data     0.727161                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230192                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.icache.prefetcher 90868.656716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.icache.prefetcher 91808.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.icache.prefetcher 89033.467097                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.icache.prefetcher 93279.654206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 82056.669573                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 80999.093616                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 86153.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 96007.042254                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.inst 83089.856155                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus2.data 79260.359547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.inst 84689.508032                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus3.data 89738.351720                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79393.907755                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.icache.prefetcher 90868.656716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.icache.prefetcher 91808.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.icache.prefetcher 89033.467097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.icache.prefetcher 93279.654206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 82056.669573                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 80999.093616                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 86153.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 96007.042254                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.inst 83089.856155                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus2.data 79260.359547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.inst 84689.508032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus3.data 89738.351720                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79393.907755                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              565338                       # number of writebacks
system.l2.writebacks::total                    565338                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.icache.prefetcher            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.icache.prefetcher           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.icache.prefetcher            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus2.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus3.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  64                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.icache.prefetcher            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.icache.prefetcher           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.icache.prefetcher            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus2.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus3.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 64                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.icache.prefetcher          259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.icache.prefetcher           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.icache.prefetcher         1550                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.icache.prefetcher          207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         1137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data         7723                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data           71                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.inst         5353                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus2.data      1112054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.inst         1990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus3.data         7698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1138106                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.icache.prefetcher          259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.icache.prefetcher           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.icache.prefetcher         1550                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.icache.prefetcher          207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         1137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data         7723                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data           71                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.inst         5353                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus2.data      1112054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.inst         1990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus3.data         7698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1138106                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data          749                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data          357                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus2.data         2517                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus3.data          395                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4018                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.icache.prefetcher     21114304                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.icache.prefetcher      3213473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.icache.prefetcher    122501874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.icache.prefetcher     17270847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst     82098500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    548326000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst      1665000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data      6106500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.inst    391250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus2.data  77021736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.inst    148643000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus3.data    614343500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78978268998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.icache.prefetcher     21114304                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.icache.prefetcher      3213473                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.icache.prefetcher    122501874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.icache.prefetcher     17270847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst     82098500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    548326000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst      1665000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data      6106500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.inst    391250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus2.data  77021736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.inst    148643000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus3.data    614343500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78978268998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus0.data     64835500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus2.data    139087000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus3.data      1253500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    205176000                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.icache.prefetcher     0.231044                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.icache.prefetcher     0.218274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.icache.prefetcher     0.002000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.icache.prefetcher     0.101421                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.145266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.664916                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.010532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.676190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.inst     0.002133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus2.data     0.691152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.inst     0.131840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus3.data     0.726501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230179                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.icache.prefetcher     0.231044                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.icache.prefetcher     0.218274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.icache.prefetcher     0.002000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.icache.prefetcher     0.101421                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.145266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.664916                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.010532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.676190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.inst     0.002133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus2.data     0.691152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.inst     0.131840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus3.data     0.726501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230179                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81522.409266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74731.930233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79033.467097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.icache.prefetcher 83434.043478                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 72206.244503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 70999.093616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 79285.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 86007.042254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.inst 73089.856155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus2.data 69260.787696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.inst 74694.974874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus3.data 79805.598857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69394.475557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81522.409266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74731.930233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79033.467097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.icache.prefetcher 83434.043478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 72206.244503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 70999.093616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 79285.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 86007.042254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.inst 73089.856155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus2.data 69260.787696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.inst 74694.974874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus3.data 79805.598857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69394.475557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus0.data 86562.750334                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus2.data 55259.038538                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus3.data  3173.417722                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 51064.211050                       # average overall mshr uncacheable latency
system.l2.replacements                        1141179                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus2.data          821                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.switch_cpus3.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1114                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus0.data     64835500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus2.data    139087000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus3.data      1253500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    205176000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus0.data 227492.982456                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus2.data 169411.693057                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus3.data 156687.500000                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 184179.533214                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          357                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus2.data         1696                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus3.data          387                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2904                       # number of WriteReq MSHR uncacheable
system.l2.WritebackDirty_hits::.writebacks       795455                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           795455                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       795455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       795455                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2918363                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2918363                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2918363                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2918363                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          583                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           583                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus0.data          737                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus2.data          761                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus3.data          530                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2043                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus0.data          210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus1.data          185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus2.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.switch_cpus3.data          161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                594                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus2.data       915500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.switch_cpus3.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1004000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus0.data          947                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus2.data          799                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus3.data          691                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2637                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus0.data     0.221753                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus1.data     0.925000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus2.data     0.047559                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.switch_cpus3.data     0.232996                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.225256                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus0.data   280.952381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus2.data 24092.105263                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus3.data   183.229814                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1690.235690                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus0.data          210                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus1.data          185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus2.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.switch_cpus3.data          161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           594                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus0.data      4191500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      3661500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       742000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      3189000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11784000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.221753                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.925000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.047559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.232996                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.225256                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19959.523810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19791.891892                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data 19526.315789                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 19807.453416                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19838.383838                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.switch_cpus0.data          368                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus1.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus2.data          167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.switch_cpus3.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                582                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.switch_cpus0.data           59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus1.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.switch_cpus3.data           50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              183                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus0.data        60000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus2.data        90000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.switch_cpus3.data        62000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       212000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus0.data          427                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus1.data           79                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus2.data          171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.switch_cpus3.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            765                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus0.data     0.138173                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus1.data     0.886076                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus2.data     0.023392                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.switch_cpus3.data     0.568182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.239216                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus0.data  1016.949153                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus2.data        22500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus3.data         1240                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1158.469945                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus0.data           59                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus1.data           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus2.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus3.data           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          183                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus0.data      1179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus1.data      1385000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus2.data        79500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus3.data       994000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3638000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.138173                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.886076                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.023392                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.568182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.239216                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 19991.525424                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 19785.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        19875                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        19880                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19879.781421                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus0.data         1731                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus2.data        69813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus3.data          198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 71745                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus0.data         4980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data           69                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus2.data       496176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus3.data         1678                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              502903                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    399894500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data      6635500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus2.data  38876211000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus3.data    139125000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39421866000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus0.data         6711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data           72                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus2.data       565989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus3.data         1876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            574648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.742065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.958333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus2.data     0.876653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus3.data     0.894456                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.875150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 80300.100402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 96166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus2.data 78351.655461                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus3.data 82911.203814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78388.607743                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         4980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data           69                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus2.data       496176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus3.data         1678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         502903                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    350094500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data      5945500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus2.data  33914451000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus3.data    122345000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34392836000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.742065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.958333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.876653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.894456                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875150                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 70300.100402                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 86166.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 68351.655461                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 72911.203814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68388.607743                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.icache.prefetcher          853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.icache.prefetcher          142                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.icache.prefetcher       773643                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.icache.prefetcher         1827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst         6680                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst         1968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus2.inst      2504323                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus3.inst        13102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3302538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.icache.prefetcher          268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.icache.prefetcher           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.icache.prefetcher         1550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.icache.prefetcher          214                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         1147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst           26                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus2.inst         5353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus3.inst         1992                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10605                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.icache.prefetcher     24352800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.icache.prefetcher      5049470                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.icache.prefetcher    138001874                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.icache.prefetcher     19961846                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst     94119000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst      2240000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus2.inst    444780000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus3.inst    168701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    897206490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.icache.prefetcher         1121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.icache.prefetcher          197                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.icache.prefetcher       775193                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.icache.prefetcher         2041                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst         7827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst         1994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus2.inst      2509676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus3.inst        15094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3313143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.icache.prefetcher     0.239072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.icache.prefetcher     0.279188                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.icache.prefetcher     0.002000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.icache.prefetcher     0.104851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.146544                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.013039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus2.inst     0.002133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus3.inst     0.131973                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.icache.prefetcher 90868.656716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.icache.prefetcher 91808.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.icache.prefetcher 89033.467097                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.icache.prefetcher 93279.654206                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 82056.669573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 86153.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus2.inst 83089.856155                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus3.inst 84689.508032                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84602.214993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.icache.prefetcher            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.icache.prefetcher           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.icache.prefetcher            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus0.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.switch_cpus3.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.icache.prefetcher          259                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.icache.prefetcher           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.icache.prefetcher         1550                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.icache.prefetcher          207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         1137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus2.inst         5353                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus3.inst         1990                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10560                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.icache.prefetcher     21114304                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.icache.prefetcher      3213473                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.icache.prefetcher    122501874                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.icache.prefetcher     17270847                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst     82098500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst      1665000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus2.inst    391250000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus3.inst    148643000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    787756998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.icache.prefetcher     0.231044                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.icache.prefetcher     0.218274                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.icache.prefetcher     0.002000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.icache.prefetcher     0.101421                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.145266                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.010532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus2.inst     0.002133                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus3.inst     0.131840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.icache.prefetcher 81522.409266                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.icache.prefetcher 74731.930233                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.icache.prefetcher 79033.467097                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.icache.prefetcher 83434.043478                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 72206.244503                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 79285.714286                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus2.inst 73089.856155                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus3.inst 74694.974874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74598.200568                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus0.data         2161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data           31                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus2.data       427106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus3.data         2693                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            431991                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus0.data         2743                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus2.data       615890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus3.data         6027                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          624662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    225661500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data       181000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus2.data  49266540000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus3.data    552309000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  50044691500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus0.data         4904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus2.data      1042996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus3.data         8720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1056653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.559339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.060606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus2.data     0.590501                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus3.data     0.691170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.591170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 82268.137076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data        90500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 79992.433714                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 91639.123942                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80114.832501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus2.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus3.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           19                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         2743                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus2.data       615878                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus3.data         6020                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       624643                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    198231500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data       161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  43107285000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    491998500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  43797676000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.559339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.060606                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.590489                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.690367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.591152                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 72268.137076                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data        80500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 69993.221060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 81727.325581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70116.332049                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32767.964272                       # Cycle average of tags in use
system.l2.tags.total_refs                    20175638                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1173950                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.186114                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     142.677812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.019940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.icache.prefetcher    17.288858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data               6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.icache.prefetcher     2.983480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.023890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.icache.prefetcher   205.716095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.icache.prefetcher    11.553078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst    85.752110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data   157.370672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst    44.472341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data   176.226653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.inst   452.351271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus2.data 30824.609772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.inst   201.867294                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus3.data   423.051006                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.icache.prefetcher     0.000528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.icache.prefetcher     0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.icache.prefetcher     0.006278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.icache.prefetcher     0.000353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.002617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.004803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.001357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.005378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.inst     0.013805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus2.data     0.940692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.inst     0.006161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus3.data     0.012910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           351                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9440                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.010712                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.989288                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76407078                       # Number of tag accesses
system.l2.tags.data_accesses                 76407078                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.icache.prefetcher        16576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.icache.prefetcher         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.icache.prefetcher        99200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.icache.prefetcher        13248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst        72768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       494208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.inst       342592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus2.data     71165312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.inst       127360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus3.data       492672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide      8499136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           81331712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst        72768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus2.inst       342592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus3.inst       127360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        544064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     36304512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        36304512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.icache.prefetcher          259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.icache.prefetcher           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.icache.prefetcher         1550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.icache.prefetcher          207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         1137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data         7722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.inst         5353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus2.data      1111958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.inst         1990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus3.data         7698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide       132799                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1270808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       567258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             567258                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.icache.prefetcher        47680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.icache.prefetcher         7916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.icache.prefetcher       285344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.icache.prefetcher        38107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst       209314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data      1421565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst         3866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data        13071                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.inst       985449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus2.data    204703463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.inst       366345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus3.data      1417146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide       24447340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             233946605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst       209314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst         3866                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus2.inst       985449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus3.inst       366345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1564973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      104428114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            104428114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      104428114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.icache.prefetcher        47680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.icache.prefetcher         7916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.icache.prefetcher       285344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.icache.prefetcher        38107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst       209314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data      1421565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst         3866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data        13071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.inst       985449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus2.data    204703463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.inst       366345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus3.data      1417146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide      24447340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            338374719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    567258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.icache.prefetcher::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.icache.prefetcher::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.icache.prefetcher::samples      1550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.icache.prefetcher::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples      7722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      5353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1111948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      7698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples    132799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001967768500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33910                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33910                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3082604                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             534319                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1270808                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     567258                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1270808                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   567258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             80925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             79160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             79419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             79556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             78511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             79971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             78845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             79486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             78974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            79447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            80097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            78498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            78459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             35556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            35776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17750350626                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6353990000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             41577813126                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13967.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32717.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1028525                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  401721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1270808                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               567258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1136563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5121                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    8438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    8758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  10824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   4112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  33809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  33966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  33967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  33962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       407815                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.453617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.417925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.855018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       173328     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        86221     21.14%     63.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33468      8.21%     71.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24108      5.91%     77.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19584      4.80%     82.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15708      3.85%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12547      3.08%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9681      2.37%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        33170      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       407815                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.475759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.223183                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         33721     99.44%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           91      0.27%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           46      0.14%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           20      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           18      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33910                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.728487                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.684483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.070189                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         33887     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             7      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33910                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               81331072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36304832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                81331712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36304512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       233.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       104.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    233.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    104.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  347647882000                       # Total gap between requests
system.mem_ctrls.avgGap                     189137.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.icache.prefetcher        16576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.icache.prefetcher         2752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.icache.prefetcher        99200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.icache.prefetcher        13248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst        72768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       494208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.inst       342592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus2.data     71164672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.inst       127360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus3.data       492672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide      8499136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36304832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.icache.prefetcher 47680.035550621098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.icache.prefetcher 7915.990458211225                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.icache.prefetcher 285343.842098311579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.icache.prefetcher 38107.209880226132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 209313.515139213094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 1421564.612053652992                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 3865.948828428738                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 13070.588896116209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.inst 985448.765646620654                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus2.data 204701622.279698967934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.inst 366344.674693961337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus3.data 1417146.384821163025                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 24447339.926976568997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 104429034.774331957102                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.icache.prefetcher          259                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.icache.prefetcher           43                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.icache.prefetcher         1550                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.icache.prefetcher          207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         1137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data         7722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.inst         5353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus2.data      1111958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.inst         1990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus3.data         7698                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide       132799                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       567258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.icache.prefetcher     10176015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.icache.prefetcher      1391249                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.icache.prefetcher     57531825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.icache.prefetcher      8558066                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst     35514500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    233197000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst       780500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data      3193750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.inst    171280468                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus2.data  31627353133                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.inst     67021192                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus3.data    299020450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide   9062794978                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8364377109882                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.icache.prefetcher     39289.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.icache.prefetcher     32354.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.icache.prefetcher     37117.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.icache.prefetcher     41343.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     31235.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     30199.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     37166.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     44982.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.inst     31997.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus2.data     28442.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.inst     33678.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus3.data     38843.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     68244.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14745278.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1436767920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            763656465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4529044800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1478559780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     27443061360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      88615731150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      58874113440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       183140934915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.795746                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 151696630833                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11608740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 184345376667                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1475031180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            784001460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4544452920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1482553080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     27443061360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      89991153120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      57715863360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       183436116480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.644821                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 148663638004                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11608740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 187378369496                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 347650747500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               134185                       # Transaction distribution
system.iobus.trans_dist::ReadResp              134185                       # Transaction distribution
system.iobus.trans_dist::WriteReq                4824                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4824                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3334                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         3648                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       269982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       269982                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  278018                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        13336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         1104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         2052                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16902                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8624248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8624248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8641150                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3466500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               226500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           666462000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5132000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           290232433                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             3322500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              611000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               24000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
