<stg><name>qemulator</name>


<trans_list>

<trans id="270" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:10 %action2_read = read i9 @_ssdm_op_Read.ap_vld.i9, i9 %action2

]]></Node>
<StgValue><ssdm name="action2_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:11 %action1_read = read i9 @_ssdm_op_Read.ap_vld.i9, i9 %action1

]]></Node>
<StgValue><ssdm name="action1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %a1_V = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %action1_read, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="a1_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %a2_V = partselect i4 @_ssdm_op_PartSelect.i4.i9.i32.i32, i9 %action2_read, i32 3, i32 6

]]></Node>
<StgValue><ssdm name="a2_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
entry:14 %zext_ln587 = zext i4 %a1_V

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %cos_hw_addr = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="cos_hw_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="4">
<![CDATA[
entry:16 %u1_V = load i4 %cos_hw_addr

]]></Node>
<StgValue><ssdm name="u1_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %sin_hw_addr = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="sin_hw_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="4">
<![CDATA[
entry:18 %sin_hw_load = load i4 %sin_hw_addr

]]></Node>
<StgValue><ssdm name="sin_hw_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="9">
<![CDATA[
entry:20 %trunc_ln1540 = trunc i9 %action1_read

]]></Node>
<StgValue><ssdm name="trunc_ln1540"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:21 %ret_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln1540, i1 0

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
entry:22 %zext_ln587_1 = zext i4 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %cos_hw_addr_1 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="cos_hw_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
entry:24 %r_V = load i4 %cos_hw_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %sin_hw_addr_1 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="sin_hw_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="4">
<![CDATA[
entry:33 %r_V_1 = load i4 %sin_hw_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
entry:39 %zext_ln587_2 = zext i4 %a2_V

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %cos_hw_addr_2 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="cos_hw_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="4">
<![CDATA[
entry:41 %u2_V = load i4 %cos_hw_addr_2

]]></Node>
<StgValue><ssdm name="u2_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %sin_hw_addr_2 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="sin_hw_addr_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="4">
<![CDATA[
entry:43 %sin_hw_load_2 = load i4 %sin_hw_addr_2

]]></Node>
<StgValue><ssdm name="sin_hw_load_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="9">
<![CDATA[
entry:45 %trunc_ln1540_1 = trunc i9 %action2_read

]]></Node>
<StgValue><ssdm name="trunc_ln1540_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
entry:46 %ret_V_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %trunc_ln1540_1, i1 0

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
entry:47 %zext_ln587_3 = zext i4 %ret_V_1

]]></Node>
<StgValue><ssdm name="zext_ln587_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %cos_hw_addr_3 = getelementptr i16 %cos_hw, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="cos_hw_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="4">
<![CDATA[
entry:49 %r_V_2 = load i4 %cos_hw_addr_3

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %sin_hw_addr_3 = getelementptr i16 %sin_hw, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="sin_hw_addr_3"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
entry:58 %r_V_3 = load i4 %sin_hw_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="4">
<![CDATA[
entry:16 %u1_V = load i4 %cos_hw_addr

]]></Node>
<StgValue><ssdm name="u1_V"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="4">
<![CDATA[
entry:18 %sin_hw_load = load i4 %sin_hw_addr

]]></Node>
<StgValue><ssdm name="sin_hw_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="4">
<![CDATA[
entry:24 %r_V = load i4 %cos_hw_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="16">
<![CDATA[
entry:25 %sext_ln1319 = sext i16 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1319"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="30" op_0_bw="16">
<![CDATA[
entry:26 %sext_ln1319_1 = sext i16 %sin_hw_load

]]></Node>
<StgValue><ssdm name="sext_ln1319_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:27 %mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="30" op_0_bw="16">
<![CDATA[
entry:29 %sext_ln1319_2 = sext i16 %u1_V

]]></Node>
<StgValue><ssdm name="sext_ln1319_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:30 %mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="4">
<![CDATA[
entry:33 %r_V_1 = load i4 %sin_hw_addr_1

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="30" op_0_bw="16">
<![CDATA[
entry:34 %sext_ln1319_3 = sext i16 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1319_3"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:35 %mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:37 %mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="4">
<![CDATA[
entry:41 %u2_V = load i4 %cos_hw_addr_2

]]></Node>
<StgValue><ssdm name="u2_V"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="4">
<![CDATA[
entry:43 %sin_hw_load_2 = load i4 %sin_hw_addr_2

]]></Node>
<StgValue><ssdm name="sin_hw_load_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="4">
<![CDATA[
entry:49 %r_V_2 = load i4 %cos_hw_addr_3

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="16">
<![CDATA[
entry:50 %sext_ln1319_4 = sext i16 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_4"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="30" op_0_bw="16">
<![CDATA[
entry:51 %sext_ln1319_5 = sext i16 %sin_hw_load_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_5"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:52 %mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="30" op_0_bw="16">
<![CDATA[
entry:54 %sext_ln1319_6 = sext i16 %u2_V

]]></Node>
<StgValue><ssdm name="sext_ln1319_6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:55 %mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
entry:58 %r_V_3 = load i4 %sin_hw_addr_3

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="30" op_0_bw="16">
<![CDATA[
entry:59 %sext_ln1319_7 = sext i16 %r_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_7"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:60 %mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:62 %mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="71" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:27 %mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:30 %mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:35 %mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:37 %mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:52 %mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:55 %mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:60 %mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:62 %mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="79" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:27 %mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:30 %mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:35 %mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:37 %mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:52 %mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:55 %mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:60 %mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:62 %mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="87" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:19 %u1_V_6 = sub i16 0, i16 %sin_hw_load

]]></Node>
<StgValue><ssdm name="u1_V_6"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:27 %mul_ln1316 = mul i30 %sext_ln1319, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %u1_V_7 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u1_V_7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:30 %mul_ln1316_1 = mul i30 %sext_ln1319, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %u1_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_1, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u1_V_8"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:35 %mul_ln1316_2 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_1

]]></Node>
<StgValue><ssdm name="mul_ln1316_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %u1_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_2, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u1_V_9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:37 %mul_ln1316_3 = mul i30 %sext_ln1319_3, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %u1_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_3, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u1_V_10"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:44 %u2_V_1 = sub i16 0, i16 %sin_hw_load_2

]]></Node>
<StgValue><ssdm name="u2_V_1"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:52 %mul_ln1316_4 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_4"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %u2_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_4, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u2_V_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:55 %mul_ln1316_5 = mul i30 %sext_ln1319_4, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_5"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %u2_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_5, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u2_V_3"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:60 %mul_ln1316_6 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_5

]]></Node>
<StgValue><ssdm name="mul_ln1316_6"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %u2_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_6, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u2_V_4"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:62 %mul_ln1316_7 = mul i30 %sext_ln1319_7, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_7"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %u2_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_7, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="u2_V_5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="30" op_0_bw="16">
<![CDATA[
entry:64 %sext_ln1319_8 = sext i16 %u2_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1319_8"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:65 %mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="30" op_0_bw="16">
<![CDATA[
entry:67 %sext_ln1319_9 = sext i16 %u2_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1319_9"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:68 %mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="30" op_0_bw="16">
<![CDATA[
entry:70 %sext_ln1319_10 = sext i16 %u2_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_10"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="30" op_0_bw="16">
<![CDATA[
entry:71 %sext_ln1319_11 = sext i16 %u1_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1319_11"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:72 %mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="30" op_0_bw="16">
<![CDATA[
entry:74 %sext_ln1319_12 = sext i16 %u2_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1319_12"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:75 %mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="30" op_0_bw="16">
<![CDATA[
entry:77 %sext_ln1319_13 = sext i16 %u1_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1319_13"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:78 %mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="30" op_0_bw="16">
<![CDATA[
entry:80 %sext_ln1319_14 = sext i16 %u1_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1319_14"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:81 %mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="16">
<![CDATA[
entry:83 %sext_ln1319_15 = sext i16 %u2_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1319_15"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="30" op_0_bw="16">
<![CDATA[
entry:84 %sext_ln1319_16 = sext i16 %u1_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1319_16"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:85 %mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="30" op_0_bw="16">
<![CDATA[
entry:87 %sext_ln1319_17 = sext i16 %u1_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1319_17"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:88 %mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:65 %mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:68 %mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:72 %mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:75 %mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:78 %mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:81 %mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:85 %mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:88 %mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:65 %mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:68 %mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:72 %mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:75 %mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:78 %mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:81 %mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:85 %mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:88 %mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:65 %mul_ln1316_8 = mul i30 %sext_ln1319_8, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_8"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:66 %st_gate_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_8, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:68 %mul_ln1316_9 = mul i30 %sext_ln1319_9, i30 %sext_ln1319_2

]]></Node>
<StgValue><ssdm name="mul_ln1316_9"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:69 %st_gate_V_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_9, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V_8"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:72 %mul_ln1316_10 = mul i30 %sext_ln1319_10, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_10"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:73 %st_gate_V_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_10, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V_9"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:75 %mul_ln1316_11 = mul i30 %sext_ln1319_12, i30 %sext_ln1319_11

]]></Node>
<StgValue><ssdm name="mul_ln1316_11"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:76 %st_gate_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_11, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V_10"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:78 %mul_ln1316_12 = mul i30 %sext_ln1319_13, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_12"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %st_gate_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_12, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V_11"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:81 %mul_ln1316_13 = mul i30 %sext_ln1319_14, i30 %sext_ln1319_6

]]></Node>
<StgValue><ssdm name="mul_ln1316_13"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:82 %st_gate_V_12 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_13, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V_12"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:85 %mul_ln1316_14 = mul i30 %sext_ln1319_15, i30 %sext_ln1319_16

]]></Node>
<StgValue><ssdm name="mul_ln1316_14"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:86 %st_gate_V_13 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_14, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V_13"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:88 %mul_ln1316_15 = mul i30 %sext_ln1319_17, i30 %sext_ln1319_15

]]></Node>
<StgValue><ssdm name="mul_ln1316_15"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:89 %st_gate_V_14 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_15, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="st_gate_V_14"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="16">
<![CDATA[
entry:90 %sext_ln859 = sext i16 %st_gate_V

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="16">
<![CDATA[
entry:91 %sext_ln859_1 = sext i16 %st_gate_V_10

]]></Node>
<StgValue><ssdm name="sext_ln859_1"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:92 %ret_V_2 = add i17 %sext_ln859_1, i17 %sext_ln859

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="17">
<![CDATA[
entry:93 %sext_ln1316 = sext i17 %ret_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1316"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="16">
<![CDATA[
entry:96 %sext_ln859_2 = sext i16 %st_gate_V_8

]]></Node>
<StgValue><ssdm name="sext_ln859_2"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="16">
<![CDATA[
entry:97 %sext_ln859_3 = sext i16 %st_gate_V_9

]]></Node>
<StgValue><ssdm name="sext_ln859_3"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:98 %ret_V_3 = sub i17 %sext_ln859_2, i17 %sext_ln859_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="17">
<![CDATA[
entry:99 %sext_ln1316_1 = sext i17 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1316_1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
entry:102 %sext_ln859_4 = sext i16 %st_gate_V_11

]]></Node>
<StgValue><ssdm name="sext_ln859_4"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="16">
<![CDATA[
entry:103 %sext_ln859_5 = sext i16 %st_gate_V_14

]]></Node>
<StgValue><ssdm name="sext_ln859_5"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:104 %ret_V_4 = add i17 %sext_ln859_5, i17 %sext_ln859_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="30" op_0_bw="17">
<![CDATA[
entry:105 %sext_ln1316_2 = sext i17 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1316_2"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="17" op_0_bw="16">
<![CDATA[
entry:108 %sext_ln859_6 = sext i16 %st_gate_V_12

]]></Node>
<StgValue><ssdm name="sext_ln859_6"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="16">
<![CDATA[
entry:109 %sext_ln859_7 = sext i16 %st_gate_V_13

]]></Node>
<StgValue><ssdm name="sext_ln859_7"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:110 %ret_V_5 = sub i17 %sext_ln859_6, i17 %sext_ln859_7

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="30" op_0_bw="17">
<![CDATA[
entry:111 %sext_ln1316_3 = sext i17 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1316_3"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:112 %mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="175" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:112 %mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="179" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:112 %mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="183" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:94 %mul_ln1316_16 = mul i30 %sext_ln1316, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_16"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:95 %quantum_state_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_16, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="quantum_state_V"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:100 %mul_ln1316_17 = mul i30 %sext_ln1316_1, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_17"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:101 %quantum_state_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_17, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="quantum_state_V_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:106 %mul_ln1316_18 = mul i30 %sext_ln1316_2, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_18"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:107 %quantum_state_V_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_18, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="quantum_state_V_2"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:112 %mul_ln1316_19 = mul i30 %sext_ln1316_3, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_19"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:113 %quantum_state_V_3 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_19, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="quantum_state_V_3"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="16">
<![CDATA[
entry:114 %sext_ln1393 = sext i16 %quantum_state_V

]]></Node>
<StgValue><ssdm name="sext_ln1393"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="16">
<![CDATA[
entry:115 %sext_ln1393_1 = sext i16 %quantum_state_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1393_1"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:116 %ret_V_6 = add i17 %sext_ln1393, i17 %sext_ln1393_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="30" op_0_bw="17">
<![CDATA[
entry:117 %sext_ln1316_4 = sext i17 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1316_4"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:118 %mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="16">
<![CDATA[
entry:120 %sext_ln1394 = sext i16 %quantum_state_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1394"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="16">
<![CDATA[
entry:121 %sext_ln1394_1 = sext i16 %quantum_state_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1394_1"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:122 %ret_V_7 = sub i17 %sext_ln1394, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="30" op_0_bw="17">
<![CDATA[
entry:123 %sext_ln1316_5 = sext i17 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1316_5"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:124 %mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:126 %ret_V_8 = add i17 %sext_ln1394, i17 %sext_ln1394_1

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="17">
<![CDATA[
entry:127 %sext_ln1316_6 = sext i17 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1316_6"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:128 %mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:130 %ret_V_9 = sub i17 %sext_ln1393_1, i17 %sext_ln1393

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="30" op_0_bw="17">
<![CDATA[
entry:131 %sext_ln1316_7 = sext i17 %ret_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1316_7"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:132 %mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="207" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:118 %mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:124 %mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:128 %mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:132 %mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="211" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:118 %mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:124 %mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:128 %mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:132 %mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="215" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:118 %mul_ln1316_20 = mul i30 %sext_ln1316_4, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_20"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:119 %output_state_V = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_20, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="output_state_V"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:124 %mul_ln1316_21 = mul i30 %sext_ln1316_5, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_21"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:125 %output_state_V_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_21, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="output_state_V_4"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:128 %mul_ln1316_22 = mul i30 %sext_ln1316_6, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_22"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:129 %output_state_V_5 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_22, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="output_state_V_5"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:132 %mul_ln1316_23 = mul i30 %sext_ln1316_7, i30 11585

]]></Node>
<StgValue><ssdm name="mul_ln1316_23"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:133 %output_state_V_6 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %mul_ln1316_23, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="output_state_V_6"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="30" op_0_bw="16">
<![CDATA[
entry:134 %sext_ln1319_18 = sext i16 %output_state_V

]]></Node>
<StgValue><ssdm name="sext_ln1319_18"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:136 %mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18

]]></Node>
<StgValue><ssdm name="mul_ln859"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="16">
<![CDATA[
entry:139 %sext_ln1319_20 = sext i16 %output_state_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1319_20"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:141 %mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20

]]></Node>
<StgValue><ssdm name="mul_ln859_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="30" op_0_bw="16">
<![CDATA[
entry:135 %sext_ln1319_19 = sext i16 %output_state_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1319_19"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:136 %mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18

]]></Node>
<StgValue><ssdm name="mul_ln859"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:137 %mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19

]]></Node>
<StgValue><ssdm name="mul_ln1393"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="30" op_0_bw="16">
<![CDATA[
entry:140 %sext_ln1319_21 = sext i16 %output_state_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1319_21"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:141 %mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20

]]></Node>
<StgValue><ssdm name="mul_ln859_1"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:142 %mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21

]]></Node>
<StgValue><ssdm name="mul_ln1393_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="233" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:136 %mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18

]]></Node>
<StgValue><ssdm name="mul_ln859"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:137 %mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19

]]></Node>
<StgValue><ssdm name="mul_ln1393"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:141 %mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20

]]></Node>
<StgValue><ssdm name="mul_ln859_1"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:142 %mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21

]]></Node>
<StgValue><ssdm name="mul_ln1393_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="237" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:136 %mul_ln859 = mul i30 %sext_ln1319_18, i30 %sext_ln1319_18

]]></Node>
<StgValue><ssdm name="mul_ln859"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:137 %mul_ln1393 = mul i30 %sext_ln1319_19, i30 %sext_ln1319_19

]]></Node>
<StgValue><ssdm name="mul_ln1393"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:138 %ret_V_10 = add i30 %mul_ln859, i30 %mul_ln1393

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:141 %mul_ln859_1 = mul i30 %sext_ln1319_20, i30 %sext_ln1319_20

]]></Node>
<StgValue><ssdm name="mul_ln859_1"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:142 %mul_ln1393_1 = mul i30 %sext_ln1319_21, i30 %sext_ln1319_21

]]></Node>
<StgValue><ssdm name="mul_ln1393_1"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:143 %ret_V_11 = add i30 %mul_ln859_1, i30 %mul_ln1393_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln10"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln10 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %action1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %action1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %action2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %action2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %reward1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %reward1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %reward2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %reward2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:138 %ret_V_10 = add i30 %mul_ln859, i30 %mul_ln1393

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:143 %ret_V_11 = add i30 %mul_ln859_1, i30 %mul_ln1393_1

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:144 %tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_11, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="30" op_0_bw="30" op_1_bw="16" op_2_bw="14">
<![CDATA[
entry:145 %shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %tmp_2, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
entry:146 %shl_ln1319_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_2, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_1"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="30" op_0_bw="28">
<![CDATA[
entry:147 %sext_ln1319_22 = sext i28 %shl_ln1319_1

]]></Node>
<StgValue><ssdm name="sext_ln1319_22"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:148 %r_V_14 = add i30 %shl_ln, i30 %sext_ln1319_22

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:149 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %r_V_14, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:150 %write_ln75 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %reward1, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="write_ln75"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %ret_V_10, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="30" op_0_bw="30" op_1_bw="16" op_2_bw="14">
<![CDATA[
entry:152 %shl_ln1319_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i16.i14, i16 %tmp_4, i14 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_2"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="28" op_0_bw="28" op_1_bw="16" op_2_bw="12">
<![CDATA[
entry:153 %shl_ln1319_3 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %tmp_4, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1319_3"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="30" op_0_bw="28">
<![CDATA[
entry:154 %sext_ln1319_23 = sext i28 %shl_ln1319_3

]]></Node>
<StgValue><ssdm name="sext_ln1319_23"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:155 %r_V_15 = add i30 %shl_ln1319_2, i30 %sext_ln1319_23

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:156 %trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %r_V_15, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:157 %write_ln76 = write void @_ssdm_op_Write.ap_vld.i16P0A, i16 %reward2, i16 %trunc_ln864_1

]]></Node>
<StgValue><ssdm name="write_ln76"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0">
<![CDATA[
entry:158 %ret_ln78 = ret

]]></Node>
<StgValue><ssdm name="ret_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
