{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 16:53:06 2015 " "Info: Processing started: Tue Nov 24 16:53:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2 -c lab2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 register register8bit:Amux\|Q\[6\] 138.58 MHz 7.216 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 138.58 MHz between source memory \"RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"register8bit:Amux\|Q\[6\]\" (period= 7.216 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.907 ns + Longest memory register " "Info: + Longest memory to register delay is 6.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y9 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y9; Fanout = 8; MEM Node = 'RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4 2 MEM M4K_X17_Y9 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y9; Fanout = 3; MEM Node = 'RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/db/altsyncram_ohd1.tdf" 155 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.322 ns) 4.538 ns addsub:AddSub\|Add0~12 3 COMB LCCOMB_X20_Y9_N28 2 " "Info: 3: + IC(0.842 ns) + CELL(0.322 ns) = 4.538 ns; Loc. = LCCOMB_X20_Y9_N28; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 addsub:AddSub|Add0~12 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.495 ns) 5.559 ns addsub:AddSub\|Add0~23 4 COMB LCCOMB_X21_Y9_N12 2 " "Info: 4: + IC(0.526 ns) + CELL(0.495 ns) = 5.559 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { addsub:AddSub|Add0~12 addsub:AddSub|Add0~23 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.733 ns addsub:AddSub\|Add0~25 5 COMB LCCOMB_X21_Y9_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 5.733 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { addsub:AddSub|Add0~23 addsub:AddSub|Add0~25 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.191 ns addsub:AddSub\|Add0~26 6 COMB LCCOMB_X21_Y9_N16 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 6.191 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'addsub:AddSub\|Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addsub:AddSub|Add0~25 addsub:AddSub|Add0~26 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 6.811 ns addsub:AddSub\|Add0~32 7 COMB LCCOMB_X21_Y9_N20 1 " "Info: 7: + IC(0.301 ns) + CELL(0.319 ns) = 6.811 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 1; COMB Node = 'addsub:AddSub\|Add0~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { addsub:AddSub|Add0~26 addsub:AddSub|Add0~32 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.907 ns register8bit:Amux\|Q\[6\] 8 REG LCFF_X21_Y9_N21 5 " "Info: 8: + IC(0.000 ns) + CELL(0.096 ns) = 6.907 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { addsub:AddSub|Add0~32 register8bit:Amux|Q[6] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.238 ns ( 75.84 % ) " "Info: Total cell delay = 5.238 ns ( 75.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.669 ns ( 24.16 % ) " "Info: Total interconnect delay = 1.669 ns ( 24.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 addsub:AddSub|Add0~12 addsub:AddSub|Add0~23 addsub:AddSub|Add0~25 addsub:AddSub|Add0~26 addsub:AddSub|Add0~32 register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} addsub:AddSub|Add0~12 {} addsub:AddSub|Add0~23 {} addsub:AddSub|Add0~25 {} addsub:AddSub|Add0~26 {} addsub:AddSub|Add0~32 {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 0.842ns 0.526ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 3.374ns 0.322ns 0.495ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.113 ns - Smallest " "Info: - Smallest clock skew is -0.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.851 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns register8bit:Amux\|Q\[6\] 3 REG LCFF_X21_Y9_N21 5 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { Clock~clkctrl register8bit:Amux|Q[6] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clock Clock~clkctrl register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.964 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.783 ns) 2.964 ns RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y9 8 " "Info: 3: + IC(0.917 ns) + CELL(0.783 ns) = 2.964 ns; Loc. = M4K_X17_Y9; Fanout = 8; MEM Node = 'RAM:RAM32\|altsyncram:ram_rtl_0\|altsyncram_ohd1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { Clock~clkctrl RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_ohd1.tdf" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.03 % ) " "Info: Total cell delay = 1.809 ns ( 61.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.155 ns ( 38.97 % ) " "Info: Total interconnect delay = 1.155 ns ( 38.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { Clock Clock~clkctrl RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clock Clock~clkctrl register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { Clock Clock~clkctrl RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_ohd1.tdf" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/db/altsyncram_ohd1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 addsub:AddSub|Add0~12 addsub:AddSub|Add0~23 addsub:AddSub|Add0~25 addsub:AddSub|Add0~26 addsub:AddSub|Add0~32 register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a4 {} addsub:AddSub|Add0~12 {} addsub:AddSub|Add0~23 {} addsub:AddSub|Add0~25 {} addsub:AddSub|Add0~26 {} addsub:AddSub|Add0~32 {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 0.842ns 0.526ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 3.374ns 0.322ns 0.495ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clock Clock~clkctrl register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { Clock Clock~clkctrl RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.964 ns" { Clock {} Clock~combout {} Clock~clkctrl {} RAM:RAM32|altsyncram:ram_rtl_0|altsyncram_ohd1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.917ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register8bit:Amux\|Q\[6\] Sub Clock 6.608 ns register " "Info: tsu for register \"register8bit:Amux\|Q\[6\]\" (data pin = \"Sub\", clock pin = \"Clock\") is 6.608 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.497 ns + Longest pin register " "Info: + Longest pin to register delay is 9.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns Sub 1 PIN PIN_P6 9 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P6; Fanout = 9; PIN Node = 'Sub'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.675 ns) + CELL(0.521 ns) 7.040 ns addsub:AddSub\|Add0~2 2 COMB LCCOMB_X21_Y9_N0 2 " "Info: 2: + IC(5.675 ns) + CELL(0.521 ns) = 7.040 ns; Loc. = LCCOMB_X21_Y9_N0; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.196 ns" { Sub addsub:AddSub|Add0~2 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.495 ns) 7.829 ns addsub:AddSub\|Add0~6 3 COMB LCCOMB_X21_Y9_N4 2 " "Info: 3: + IC(0.294 ns) + CELL(0.495 ns) = 7.829 ns; Loc. = LCCOMB_X21_Y9_N4; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.789 ns" { addsub:AddSub|Add0~2 addsub:AddSub|Add0~6 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.909 ns addsub:AddSub\|Add0~17 4 COMB LCCOMB_X21_Y9_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.909 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addsub:AddSub|Add0~6 addsub:AddSub|Add0~17 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.989 ns addsub:AddSub\|Add0~19 5 COMB LCCOMB_X21_Y9_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.989 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addsub:AddSub|Add0~17 addsub:AddSub|Add0~19 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.069 ns addsub:AddSub\|Add0~21 6 COMB LCCOMB_X21_Y9_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.069 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addsub:AddSub|Add0~19 addsub:AddSub|Add0~21 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.149 ns addsub:AddSub\|Add0~23 7 COMB LCCOMB_X21_Y9_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.149 ns; Loc. = LCCOMB_X21_Y9_N12; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addsub:AddSub|Add0~21 addsub:AddSub|Add0~23 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.323 ns addsub:AddSub\|Add0~25 8 COMB LCCOMB_X21_Y9_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 8.323 ns; Loc. = LCCOMB_X21_Y9_N14; Fanout = 2; COMB Node = 'addsub:AddSub\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { addsub:AddSub|Add0~23 addsub:AddSub|Add0~25 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.781 ns addsub:AddSub\|Add0~26 9 COMB LCCOMB_X21_Y9_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 8.781 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 1; COMB Node = 'addsub:AddSub\|Add0~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addsub:AddSub|Add0~25 addsub:AddSub|Add0~26 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.319 ns) 9.401 ns addsub:AddSub\|Add0~32 10 COMB LCCOMB_X21_Y9_N20 1 " "Info: 10: + IC(0.301 ns) + CELL(0.319 ns) = 9.401 ns; Loc. = LCCOMB_X21_Y9_N20; Fanout = 1; COMB Node = 'addsub:AddSub\|Add0~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.620 ns" { addsub:AddSub|Add0~26 addsub:AddSub|Add0~32 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.497 ns register8bit:Amux\|Q\[6\] 11 REG LCFF_X21_Y9_N21 5 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 9.497 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { addsub:AddSub|Add0~32 register8bit:Amux|Q[6] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 33.98 % ) " "Info: Total cell delay = 3.227 ns ( 33.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.270 ns ( 66.02 % ) " "Info: Total interconnect delay = 6.270 ns ( 66.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.497 ns" { Sub addsub:AddSub|Add0~2 addsub:AddSub|Add0~6 addsub:AddSub|Add0~17 addsub:AddSub|Add0~19 addsub:AddSub|Add0~21 addsub:AddSub|Add0~23 addsub:AddSub|Add0~25 addsub:AddSub|Add0~26 addsub:AddSub|Add0~32 register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.497 ns" { Sub {} Sub~combout {} addsub:AddSub|Add0~2 {} addsub:AddSub|Add0~6 {} addsub:AddSub|Add0~17 {} addsub:AddSub|Add0~19 {} addsub:AddSub|Add0~21 {} addsub:AddSub|Add0~23 {} addsub:AddSub|Add0~25 {} addsub:AddSub|Add0~26 {} addsub:AddSub|Add0~32 {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 5.675ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 0.844ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.851 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.602 ns) 2.851 ns register8bit:Amux\|Q\[6\] 3 REG LCFF_X21_Y9_N21 5 " "Info: 3: + IC(0.985 ns) + CELL(0.602 ns) = 2.851 ns; Loc. = LCFF_X21_Y9_N21; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { Clock~clkctrl register8bit:Amux|Q[6] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.10 % ) " "Info: Total cell delay = 1.628 ns ( 57.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 42.90 % ) " "Info: Total interconnect delay = 1.223 ns ( 42.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clock Clock~clkctrl register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.497 ns" { Sub addsub:AddSub|Add0~2 addsub:AddSub|Add0~6 addsub:AddSub|Add0~17 addsub:AddSub|Add0~19 addsub:AddSub|Add0~21 addsub:AddSub|Add0~23 addsub:AddSub|Add0~25 addsub:AddSub|Add0~26 addsub:AddSub|Add0~32 register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.497 ns" { Sub {} Sub~combout {} addsub:AddSub|Add0~2 {} addsub:AddSub|Add0~6 {} addsub:AddSub|Add0~17 {} addsub:AddSub|Add0~19 {} addsub:AddSub|Add0~21 {} addsub:AddSub|Add0~23 {} addsub:AddSub|Add0~25 {} addsub:AddSub|Add0~26 {} addsub:AddSub|Add0~32 {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 5.675ns 0.294ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.301ns 0.000ns } { 0.000ns 0.844ns 0.521ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.319ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.851 ns" { Clock Clock~clkctrl register8bit:Amux|Q[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.851 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.985ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Aeq0 register8bit:Amux\|Q\[4\] 10.207 ns register " "Info: tco from clock \"Clock\" to destination pin \"Aeq0\" through register \"register8bit:Amux\|Q\[4\]\" is 10.207 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns register8bit:Amux\|Q\[4\] 3 REG LCFF_X20_Y9_N3 5 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl register8bit:Amux|Q[4] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl register8bit:Amux|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.080 ns + Longest register pin " "Info: + Longest register to pin delay is 7.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register8bit:Amux\|Q\[4\] 1 REG LCFF_X20_Y9_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N3; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { register8bit:Amux|Q[4] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.545 ns) 1.764 ns Aeq0~1 2 COMB LCCOMB_X18_Y7_N2 1 " "Info: 2: + IC(1.219 ns) + CELL(0.545 ns) = 1.764 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 1; COMB Node = 'Aeq0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { register8bit:Amux|Q[4] Aeq0~1 } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 2.575 ns Aeq0~2 3 COMB LCCOMB_X18_Y7_N12 1 " "Info: 3: + IC(0.290 ns) + CELL(0.521 ns) = 2.575 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 1; COMB Node = 'Aeq0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { Aeq0~1 Aeq0~2 } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(3.006 ns) 7.080 ns Aeq0 4 PIN PIN_R10 0 " "Info: 4: + IC(1.499 ns) + CELL(3.006 ns) = 7.080 ns; Loc. = PIN_R10; Fanout = 0; PIN Node = 'Aeq0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.505 ns" { Aeq0~2 Aeq0 } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 57.51 % ) " "Info: Total cell delay = 4.072 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 42.49 % ) " "Info: Total interconnect delay = 3.008 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.080 ns" { register8bit:Amux|Q[4] Aeq0~1 Aeq0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.080 ns" { register8bit:Amux|Q[4] {} Aeq0~1 {} Aeq0~2 {} Aeq0 {} } { 0.000ns 1.219ns 0.290ns 1.499ns } { 0.000ns 0.545ns 0.521ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl register8bit:Amux|Q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[4] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.080 ns" { register8bit:Amux|Q[4] Aeq0~1 Aeq0~2 Aeq0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.080 ns" { register8bit:Amux|Q[4] {} Aeq0~1 {} Aeq0~2 {} Aeq0 {} } { 0.000ns 1.219ns 0.290ns 1.499ns } { 0.000ns 0.545ns 0.521ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register8bit:Amux\|Q\[3\] Asel\[1\] Clock -3.615 ns register " "Info: th for register \"register8bit:Amux\|Q\[3\]\" (data pin = \"Asel\[1\]\", clock pin = \"Clock\") is -3.615 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.850 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 48 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 48; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.602 ns) 2.850 ns register8bit:Amux\|Q\[3\] 3 REG LCFF_X20_Y9_N21 5 " "Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X20_Y9_N21; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Clock~clkctrl register8bit:Amux|Q[3] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.12 % ) " "Info: Total cell delay = 1.628 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.222 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.222 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl register8bit:Amux|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.751 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns Asel\[1\] 1 PIN PIN_P5 16 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P5; Fanout = 16; PIN Node = 'Asel\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[1] } "NODE_NAME" } } { "DP.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/DP.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.633 ns) + CELL(0.178 ns) 6.655 ns addsub:AddSub\|Add0~38 2 COMB LCCOMB_X20_Y9_N20 1 " "Info: 2: + IC(5.633 ns) + CELL(0.178 ns) = 6.655 ns; Loc. = LCCOMB_X20_Y9_N20; Fanout = 1; COMB Node = 'addsub:AddSub\|Add0~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.811 ns" { Asel[1] addsub:AddSub|Add0~38 } "NODE_NAME" } } { "addsub.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/addsub.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.751 ns register8bit:Amux\|Q\[3\] 3 REG LCFF_X20_Y9_N21 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.751 ns; Loc. = LCFF_X20_Y9_N21; Fanout = 5; REG Node = 'register8bit:Amux\|Q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { addsub:AddSub|Add0~38 register8bit:Amux|Q[3] } "NODE_NAME" } } { "register8bit.v" "" { Text "J:/BAME2044ASICFPGA/processor/practical 1/register8bit.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 16.56 % ) " "Info: Total cell delay = 1.118 ns ( 16.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.633 ns ( 83.44 % ) " "Info: Total interconnect delay = 5.633 ns ( 83.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { Asel[1] addsub:AddSub|Add0~38 register8bit:Amux|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { Asel[1] {} Asel[1]~combout {} addsub:AddSub|Add0~38 {} register8bit:Amux|Q[3] {} } { 0.000ns 0.000ns 5.633ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { Clock Clock~clkctrl register8bit:Amux|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { Clock {} Clock~combout {} Clock~clkctrl {} register8bit:Amux|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.984ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.751 ns" { Asel[1] addsub:AddSub|Add0~38 register8bit:Amux|Q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.751 ns" { Asel[1] {} Asel[1]~combout {} addsub:AddSub|Add0~38 {} register8bit:Amux|Q[3] {} } { 0.000ns 0.000ns 5.633ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 16:53:08 2015 " "Info: Processing ended: Tue Nov 24 16:53:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
