
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'CZH' on host 'desktop-lme0oa5' (Windows NT_amd64 version 6.2) on Thu Jun 08 16:12:36 +0800 2023
INFO: [HLS 200-10] In directory 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: source run_hls.tcl
isLinux=0
can't read "::env(EXPORT_XO_ONLY)": no such variable
INFO: [HLS 200-1510] Running: source settings.tcl
Using XPART=setting(xcu50-fsvh2104-2L-e)
Using CLKP=setting(330MHz)
Using EXPORT_XO_ONLY=setting(0)
Using TARGET=setting(hw)
INFO: [HLS 200-1510] Running: open_project -reset prj_xv_storer_top 
INFO: [HLS 200-10] Creating and opening project 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top'.
INFO: [HLS 200-1510] Running: add_files G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common/sbe_intf.cpp -cflags -IG:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common -D_C_TEST_ 
INFO: [HLS 200-10] Adding design file 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common/sbe_intf.cpp' to the project
INFO: [HLS 200-1510] Running: add_files G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer_top.cpp -cflags -IG:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer -IG:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common -D_C_TEST_ 
INFO: [HLS 200-10] Adding design file 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp -cflags -IG:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer -IG:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common -D_C_TEST_ 
INFO: [HLS 200-10] Adding design file 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb xv_storer_tb.cpp -cflags -IG:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer -IG:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common -D_C_TEST_ 
INFO: [HLS 200-10] Adding test bench file 'xv_storer_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top xv_storer_top 
INFO: [HLS 200-1510] Running: open_solution -reset sol -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sol.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 330MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.03ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags {-Wl,--stack,10737418240} 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../xv_storer_tb.cpp in debug mode
   Compiling ../../../../xv_storer.cpp in debug mode
   Compiling ../../../../xv_storer_top.cpp in debug mode
   Compiling ../../../../../common/sbe_intf.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/xv_define.h:15,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/dbg_util.hpp:8,
                 from ../../../../xv_storer_tb.cpp:2:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/xv_define.h:15,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/dbg_util.hpp:8,
                 from ../../../../xv_storer_tb.cpp:2:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/xv_define.h:15,
                 from ../../../../xv_storer.hpp:4,
                 from ../../../../xv_storer.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/xv_define.h:15,
                 from ../../../../xv_storer.hpp:4,
                 from ../../../../xv_storer.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/xv_define.h:15,
                 from ../../../../xv_storer_top.h:7,
                 from ../../../../xv_storer_top.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/common/xv_define.h:15,
                 from ../../../../xv_storer_top.h:7,
                 from ../../../../xv_storer_top.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from ../../../../../common/xv_define.h:15,
                 from ../../../../../common/sbe_intf.hpp:10,
                 from ../../../../../common/sbe_intf.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_int.h:56,
                 from ../../../../../common/xv_define.h:15,
                 from ../../../../../common/sbe_intf.hpp:10,
                 from ../../../../../common/sbe_intf.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
------ 0 ------
INFO - #0 msgType=111 TransactTime=20190311083500010
INFO - #1 msgType=111 TransactTime=20190311083500020
INFO - #2 msgType=111 TransactTime=20190311083500030
------ 1 ------
INFO - #0 msgType=111 TransactTime=20190311083500040
INFO - #1 msgType=111 TransactTime=20190311083500050
INFO - #2 msgType=111 TransactTime=20190311083500060
------ 2 ------
INFO - #0 msgType=111 TransactTime=20190311083500070
INFO - #1 msgType=111 TransactTime=20190311083500080
INFO - #2 msgType=111 TransactTime=20190311083500090
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.415 seconds; current allocated memory: 0.336 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Analyzing design file 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer_top.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common/sbe_intf.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.56 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<1, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1850)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<2816, false>::ap_range_ref(ap_int_base<2816, false>*, int, int)' into 'ap_int_base<2816, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi2816ELb0EEC2EDq2816_j' into 'ap_int_base<2816, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2816, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<2816, false>& ap_range_ref<2816, false>::operator=<32, false>(ap_int_base<32, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>&)' into 'void sbe_stream::read<2816>(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&, ap_uint<2816>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common\sbe_stream.hpp:48:9)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<2816, false>& ap_range_ref<2816, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'void sbe_stream::read<2816>(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&, ap_uint<2816>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common\sbe_stream.hpp:49:79)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2816, false>::range(int, int)' into 'void sbe_stream::read<2816>(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&, ap_uint<2816>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common\sbe_stream.hpp:49:25)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4096, false>::ap_range_ref(ap_int_base<4096, false>*, int, int)' into 'ap_int_base<4096, false>::range(int, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi4096ELb0EEC2EDq4096_j' into 'ap_int_base<4096, false>::ap_int_base<2816, false>(ap_int_base<2816, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4096, false>::ap_int_base<2816, false>(ap_int_base<2816, false> const&)' into 'ap_range_ref<4096, false>& ap_range_ref<4096, false>::operator=<2816, false>(ap_int_base<2816, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:413:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>&)' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp:28:25)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<4096, false>& ap_range_ref<4096, false>::operator=<2816, false>(ap_int_base<2816, false> const&)' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp:39:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<4096, false>::range(int, int)' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp:39:46)
INFO: [HLS 214-131] Inlining function 'void sbe_stream::read<2816>(hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&, ap_uint<2816>&)' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp:38:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp:33:28)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, false>(ap_int_base<1, false> const&, int)' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&)' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp:31:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_1' (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/../common\sbe_stream.hpp:45:26) in function 'xv_storer' completely with a factor of 88 (G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/xv_storer.cpp:17:0)
INFO: [HLS 214-241] Aggregating maxi variable 'host_frame_o' with compact=none mode in 4096-bits
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 1024 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:414:118)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 1024 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:414:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<8>s.i8' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'xv_storer(unsigned int&, unsigned int&, ap_uint<4096>*, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ul, 0ul, 0ul>, 0>&) (.1)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.234 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.205 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_1' in function 'xv_storer' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'xv_storer_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xv_storer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1'.
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_21') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_22') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_23') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_24') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between axis read operation ('empty_87') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 82, distance = 1, offset = 1) between axis read operation ('empty_102') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 86, distance = 1, offset = 1) between axis read operation ('empty_106') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'xv_storer' (loop 'VITIS_LOOP_27_1'): Unable to enforce a carried dependence constraint (II = 87, distance = 1, offset = 1) between axis read operation ('empty_107') on port 'snap_stream_i_V_data_V' and axis read operation ('empty_20') on port 'snap_stream_i_V_data_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 88, Depth = 96, loop 'VITIS_LOOP_27_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.902 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xv_storer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xv_storer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'xv_storer' pipeline 'VITIS_LOOP_27_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'xv_storer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xv_storer_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/reg_frame_nb_o' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/reg_signal_nb_o' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/host_frame_o' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/signal_stream_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/signal_stream_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/signal_stream_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/signal_stream_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/signal_stream_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/snap_stream_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/snap_stream_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/snap_stream_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'xv_storer_top/snap_stream_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'xv_storer_top' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'reg_frame_nb_o', 'reg_signal_nb_o', 'host_frame_o' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xv_storer_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.205 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for xv_storer_top.
INFO: [VLOG 209-307] Generating Verilog RTL for xv_storer_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 452.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 22.644 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -ldflags {-Wl,--stack,10737418240} 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2022.1/tps/win64/msys64/mingw64/bin/g++"
   Compiling xv_storer.cpp_pre.cpp.tb.cpp
   Compiling apatb_xv_storer_top_util.cpp
   Compiling sbe_intf.cpp_pre.cpp.tb.cpp
   Compiling xv_storer_tb.cpp_pre.cpp.tb.cpp
   Compiling xv_storer_top.cpp_pre.cpp.tb.cpp
   Compiling apatb_xv_storer_top.cpp
   Compiling apatb_xv_storer_top_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
------ 0 ------
INFO - #0 msgType=111 TransactTime=20190311083500010
INFO - #1 msgType=111 TransactTime=20190311083500020
INFO - #2 msgType=111 TransactTime=20190311083500030
------ 1 ------
INFO - #0 msgType=111 TransactTime=20190311083500040
INFO - #1 msgType=111 TransactTime=20190311083500050
INFO - #2 msgType=111 TransactTime=20190311083500060
------ 2 ------
INFO - #0 msgType=111 TransactTime=20190311083500070
INFO - #1 msgType=111 TransactTime=20190311083500080
INFO - #2 msgType=111 TransactTime=20190311083500090
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\sim\verilog>set PATH= 

G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\sim\verilog>call C:/Xilinx/Vivado/2022.1/bin/xelab xil_defaultlib.apatb_xv_storer_top_top glbl -Oenable_linking_all_libraries  -prj xv_storer_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib "ieee_proposed=./ieee_proposed" -s xv_storer_top  
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_xv_storer_top_top glbl -Oenable_linking_all_libraries -prj xv_storer_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s xv_storer_top 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_axi_s_signal_stream_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_signal_stream_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_axi_s_snap_stream_i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_snap_stream_i
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_deadlock_kernel_monitor_top.v:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_xv_storer_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xv_storer_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xv_storer_top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xv_storer_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module xv_storer_top_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xv_storer_top_regslice_both
INFO: [VRFC 10-311] analyzing module xv_storer_top_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top_xv_storer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xv_storer_top_xv_storer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_deadlock_idx0_monitor.v:42]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/AESL_deadlock_idx0_monitor.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.xv_storer_top_flow_control_loop_...
Compiling module xil_defaultlib.xv_storer_top_xv_storer
Compiling module xil_defaultlib.xv_storer_top_control_s_axi
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(M...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_store(...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(M...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_load(N...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_srl(DA...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_fifo(D...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_thrott...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_write(...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_reg_sl...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi_read(C...
Compiling module xil_defaultlib.xv_storer_top_gmem0_m_axi(CONSER...
Compiling module xil_defaultlib.xv_storer_top_regslice_both(Data...
Compiling module xil_defaultlib.xv_storer_top_regslice_both(Data...
Compiling module xil_defaultlib.xv_storer_top_regslice_both
Compiling module xil_defaultlib.xv_storer_top_regslice_both(Data...
Compiling module xil_defaultlib.xv_storer_top
Compiling module xil_defaultlib.fifo(DEPTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_signal_stream_i
Compiling module xil_defaultlib.fifo(DEPTH=264,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=264,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=264,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_snap_stream_i
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=88)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_xv_storer_top_top
Compiling module work.glbl
Built simulation snapshot xv_storer_top

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/xv_storer_top/xsim_script.tcl
# xsim {xv_storer_top} -autoloadwcfg -tclbatch {xv_storer_top.tcl}
Time resolution is 1 ps
source xv_storer_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [n/a] @ "107000"
// RTL Simulation : 1 / 3 [n/a] @ "1638000"
// RTL Simulation : 2 / 3 [n/a] @ "3142000"
// RTL Simulation : 3 / 3 [n/a] @ "4646000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4664390 ps : File "G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/sim/verilog/xv_storer_top.autotb.v" Line 566
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jun  8 16:13:39 2023...
INFO: [COSIM 212-316] Starting C post checking ...
------ 0 ------
INFO - #0 msgType=111 TransactTime=20190311083500010
INFO - #1 msgType=111 TransactTime=20190311083500020
INFO - #2 msgType=111 TransactTime=20190311083500030
------ 1 ------
INFO - #0 msgType=111 TransactTime=20190311083500040
INFO - #1 msgType=111 TransactTime=20190311083500050
INFO - #2 msgType=111 TransactTime=20190311083500060
------ 2 ------
INFO - #0 msgType=111 TransactTime=20190311083500070
INFO - #1 msgType=111 TransactTime=20190311083500080
INFO - #2 msgType=111 TransactTime=20190311083500090
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 31.805 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:13:49 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\impl\verilog>C:/Xilinx/Vivado/2022.1/bin/vivado  -mode batch -source run_vivadosyn.tcl   || exit $? 

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module xv_storer_top
## set language verilog
## set family virtexuplushbm
## set device xcu50
## set package -fsvh2104
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.030"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:xv_storer_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project prj_xv_storer_top
# dict set report_options hls_solution sol
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {xv_storer_top_flow_control_loop_pipe_sequential_init xv_storer_top_gmem0_m_axi xv_storer_top_control_s_axi xv_storer_top_regslice_both}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : <G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 330000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : <G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-06-08 16:14:06 +0800
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jun  8 16:14:06 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Jun  8 16:14:06 2023] Launched synth_1...
Run output will be captured here: G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/runme.log
[Thu Jun  8 16:14:06 2023] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xcu50-fsvh2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34600
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2262.637 ; gain = 394.844
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/.Xil/Vivado-34652-DESKTOP-LME0OA5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/.Xil/Vivado-34652-DESKTOP-LME0OA5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2351.926 ; gain = 484.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.836 ; gain = 505.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.836 ; gain = 505.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2372.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
Finished Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2417.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2417.387 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2417.387 ; gain = 549.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2417.387 ; gain = 549.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2417.387 ; gain = 549.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2417.387 ; gain = 549.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2417.387 ; gain = 549.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2827.344 ; gain = 959.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2828.664 ; gain = 960.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2848.434 ; gain = 980.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.934 ; gain = 985.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.934 ; gain = 985.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.934 ; gain = 985.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.934 ; gain = 985.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.934 ; gain = 985.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.934 ; gain = 985.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2852.934 ; gain = 985.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2852.934 ; gain = 940.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2852.934 ; gain = 985.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2852.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2931.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2f3af27c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2931.000 ; gain = 1534.441
INFO: [Common 17-1381] The checkpoint 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:16:04 2023...
[Thu Jun  8 16:16:07 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:01 . Memory (MB): peak = 1396.094 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-06-08 16:16:07 +0800
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu50-fsvh2104-2L-e
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
INFO: [Project 1-454] Reading design checkpoint 'g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2100.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
Finished Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2140.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2140.875 ; gain = 744.781
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-06-08 16:16:19 +0800
INFO: HLS-REPORT: Running report: report_utilization -file ./report/xv_storer_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/xv_storer_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/xv_storer_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 4116.992 ; gain = 1976.117
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/xv_storer_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/xv_storer_top_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/xv_storer_top_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu50-fsvh2104-2L-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.42%  | OK     |
#  | FD                                                        | 50%       | 0.72%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.03%  | OK     |
#  | CARRY8                                                    | 25%       | 0.07%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 16344     | 147    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/report/xv_storer_top_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-06-08 16:16:52 +0800
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-06-08 16:16:52 +0800
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-06-08 16:16:52 +0800
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-06-08 16:16:52 +0800
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-06-08 16:16:52 +0800
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-06-08 16:16:52 +0800
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-06-08 16:16:52 +0800
HLS EXTRACTION: synth area_totals:  0 871680 1743360 5952 2688 0 640
HLS EXTRACTION: synth area_current: 0 3685 12604 0 0 0 116 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 871680 LUT 3685 AVAIL_FF 1743360 FF 12604 AVAIL_DSP 5952 DSP 0 AVAIL_BRAM 2688 BRAM 0 AVAIL_URAM 640 URAM 0 LATCH 0 SRL 116 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/report/verilog/xv_storer_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.1
Project:             prj_xv_storer_top
Solution:            sol
Device target:       xcu50-fsvh2104-2L-e
Report date:         Thu Jun 08 16:16:53 +0800 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           3685
FF:           12604
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:            116
CLB:              0

#=== Final timing ===
CP required:                     3.030
CP achieved post-synthesis:      1.723
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-06-08 16:16:53 +0800
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-06-08 16:16:53 +0800
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:16:53 2023...
INFO: [HLS 200-802] Generated output file prj_xv_storer_top/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 194.454 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:17:03 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\impl\verilog>C:/Xilinx/Vivado/2022.1/bin/vivado  -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module xv_storer_top
## set language verilog
## set family virtexuplushbm
## set device xcu50
## set package -fsvh2104
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "3.030"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:xv_storer_top:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project prj_xv_storer_top
# dict set report_options hls_solution sol
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {xv_storer_top_flow_control_loop_pipe_sequential_init xv_storer_top_gmem0_m_axi xv_storer_top_control_s_axi xv_storer_top_regslice_both}
# dict set report_options max_module_depth 6
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : <G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 330000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : <G:\work2t\40_SZG_SBE\develop\00_git\AXOrderBook\hw\AXOB\xv_storer\prj_xv_storer_top\sol\impl\verilog\project.srcs\sources_1\bd\bd_0\bd_0.bd> 
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-06-08 16:17:20 +0800
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Jun  8 16:17:20 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Jun  8 16:17:20 2023] Launched synth_1...
Run output will be captured here: G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/runme.log
[Thu Jun  8 16:17:20 2023] Waiting for synth_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.cache/ip 
Command: synth_design -top bd_0_wrapper -part xcu50-fsvh2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31592
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2263.789 ; gain = 396.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/.Xil/Vivado-31520-DESKTOP-LME0OA5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/.Xil/Vivado-31520-DESKTOP-LME0OA5/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2351.102 ; gain = 483.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.023 ; gain = 501.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2369.023 ; gain = 501.586
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2369.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
Finished Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2413.562 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.562 ; gain = 546.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.562 ; gain = 546.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.562 ; gain = 546.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2413.562 ; gain = 546.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.562 ; gain = 546.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2825.719 ; gain = 958.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2826.836 ; gain = 959.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2846.617 ; gain = 979.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2851.152 ; gain = 939.176
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2851.152 ; gain = 983.715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2851.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2927.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2f3af27c
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2927.082 ; gain = 1529.434
INFO: [Common 17-1381] The checkpoint 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:19:17 2023...
[Thu Jun  8 16:19:22 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:02 . Memory (MB): peak = 1398.664 ; gain = 0.000
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-06-08 16:19:22 +0800
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu50-fsvh2104-2L-e
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
INFO: [Project 1-454] Reading design checkpoint 'g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.235 . Memory (MB): peak = 2101.305 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
Finished Parsing XDC File [G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/xv_storer_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2145.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.230 ; gain = 746.566
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-06-08 16:19:34 +0800
INFO: HLS-REPORT: Running report: report_utilization -file ./report/xv_storer_top_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/xv_storer_top_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/xv_storer_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 4119.195 ; gain = 1973.965
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/xv_storer_top_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/xv_storer_top_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/xv_storer_top_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu50-fsvh2104-2L-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.42%  | OK     |
#  | FD                                                        | 50%       | 0.72%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.03%  | OK     |
#  | CARRY8                                                    | 25%       | 0.07%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 16344     | 147    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/report/xv_storer_top_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 5 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-06-08 16:20:07 +0800
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-06-08 16:20:07 +0800
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-06-08 16:20:07 +0800
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-06-08 16:20:07 +0800
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-06-08 16:20:07 +0800
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-06-08 16:20:07 +0800
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-06-08 16:20:07 +0800
HLS EXTRACTION: synth area_totals:  0 871680 1743360 5952 2688 0 640
HLS EXTRACTION: synth area_current: 0 3685 12604 0 0 0 116 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 871680 LUT 3685 AVAIL_FF 1743360 FF 12604 AVAIL_DSP 5952 DSP 0 AVAIL_BRAM 2688 BRAM 0 AVAIL_URAM 640 URAM 0 LATCH 0 SRL 116 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/report/verilog/xv_storer_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.1
Project:             prj_xv_storer_top
Solution:            sol
Device target:       xcu50-fsvh2104-2L-e
Report date:         Thu Jun 08 16:20:07 +0800 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           3685
FF:           12604
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:            116
CLB:              0

#=== Final timing ===
CP required:                     3.030
CP achieved post-synthesis:      1.723
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-06-08 16:20:08 +0800
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Thu Jun  8 16:20:09 2023] Launched impl_1...
Run output will be captured here: G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/runme.log
[Thu Jun  8 16:20:09 2023] Waiting for impl_1 to finish...


*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1881.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2431.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2431.031 ; gain = 1035.234
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2464.941 ; gain = 28.973

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1143285e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2464.941 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/fifo_rctl/sect_addr_buf[63]_i_1__0 into driver instance bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/fifo_rctl/state[1]_i_3, which resulted in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4528 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4dbe2007

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.717 . Memory (MB): peak = 2750.219 ; gain = 0.098
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11008341e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 2750.219 ; gain = 0.098
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8420a5c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.897 . Memory (MB): peak = 2750.219 ; gain = 0.098
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 8420a5c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.986 . Memory (MB): peak = 2750.219 ; gain = 0.098
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8420a5c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.219 ; gain = 0.098
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8420a5c0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.219 ; gain = 0.098
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2750.219 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12961bd90

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.219 ; gain = 0.098

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12961bd90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2750.219 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12961bd90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.219 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2750.219 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 12961bd90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2750.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 4120.102 ; gain = 1369.883
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4120.102 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e2f46624

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4120.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4120.102 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 41f57b83

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4120.102 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 66f2ebb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 66f2ebb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4196.133 ; gain = 76.031
Phase 1 Placer Initialization | Checksum: 66f2ebb6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 6c1e9e8a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 6c1e9e8a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 6c1e9e8a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 5983a99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 5983a99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4196.133 ; gain = 76.031
Phase 2.1.1 Partition Driven Placement | Checksum: 5983a99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4196.133 ; gain = 76.031
Phase 2.1 Floorplanning | Checksum: 5983a99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4196.133 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 5983a99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 5983a99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 5983a99b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4196.133 ; gain = 76.031

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 69 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 29 nets or LUTs. Breaked 0 LUT, combined 29 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 29 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 29 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.071 . Memory (MB): peak = 4383.535 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4383.535 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             29  |                    29  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             29  |                    32  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: eedb7fce

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 4383.535 ; gain = 263.434
Phase 2.5 Global Placement Core | Checksum: 148f5c768

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4383.535 ; gain = 263.434
Phase 2 Global Placement | Checksum: 148f5c768

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 4383.535 ; gain = 263.434

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 53e73723

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4383.535 ; gain = 263.434

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f7ea9e72

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 4383.535 ; gain = 263.434

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 10f99f386

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 4383.535 ; gain = 263.434

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 81a0fea8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 4383.535 ; gain = 263.434

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 10a7093fb

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 4383.535 ; gain = 263.434
Phase 3.3.3 Slice Area Swap | Checksum: a41e1cb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 4383.535 ; gain = 263.434
Phase 3.3 Small Shape DP | Checksum: 1b7aca1e6

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 4405.355 ; gain = 285.254

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1494e2d04

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 4405.355 ; gain = 285.254

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1a0ff96e1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 4405.355 ; gain = 285.254
Phase 3 Detail Placement | Checksum: 1a0ff96e1

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 4405.355 ; gain = 285.254

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 126c5b162

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.438 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ce61c5a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.240 . Memory (MB): peak = 4405.355 ; gain = 0.000
INFO: [Place 46-32] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_burst/dout_vld_reg_2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_write/fifo_burst/dout_vld_reg_1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/grp_xv_storer_fu_94/gmem0_addr_read_reg_5170, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2, BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-34] Processed net bd_0_i/hls_inst/inst/gmem0_m_axi_U/bus_read/rs_rdata/E[0], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 7 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 6, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 12057b851

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4405.355 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 126c5b162

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4405.355 ; gain = 285.254

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 126c5b162

Time (s): cpu = 00:00:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4405.355 ; gain = 285.254

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.570. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1c033b896

Time (s): cpu = 00:00:56 ; elapsed = 00:00:43 . Memory (MB): peak = 4405.355 ; gain = 285.254

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.570. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1c033b896

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 4405.355 ; gain = 285.254

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 4405.355 ; gain = 285.254
Phase 4.1 Post Commit Optimization | Checksum: 1c033b896

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 4405.355 ; gain = 285.254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c033b896

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 4422.027 ; gain = 301.926

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c033b896

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 4422.027 ; gain = 301.926
Phase 4.3 Placer Reporting | Checksum: 1c033b896

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 4422.027 ; gain = 301.926

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4422.027 ; gain = 0.000

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 4422.027 ; gain = 301.926
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 157563b54

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 4422.027 ; gain = 301.926
Ending Placer Task | Checksum: 765421a0

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 4422.027 ; gain = 301.926
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:06 . Memory (MB): peak = 4422.027 ; gain = 301.926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.535 . Memory (MB): peak = 4422.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 4422.027 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 4422.027 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 4422.027 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 32b9e0ef ConstDB: 0 ShapeSum: 439a40b1 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4422.027 ; gain = 0.000
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[484]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[484]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[494]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[494]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[495]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[495]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[791]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[791]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[516]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[516]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[517]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[517]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[551]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[551]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[514]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[514]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[519]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[519]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[550]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[550]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1003]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1003]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[486]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[486]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[487]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[487]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[488]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[488]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[489]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[489]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[518]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[518]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[544]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[544]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1007]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1007]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1008]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1008]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1016]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1016]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[553]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[553]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[560]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[560]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[561]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[561]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[470]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[470]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[471]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[471]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[512]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[512]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[515]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[515]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[537]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[537]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[545]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[545]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[482]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[482]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[483]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[483]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[498]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[498]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[500]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[500]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[567]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[567]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[568]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[568]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1010]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1010]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1011]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1011]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1015]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1015]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[768]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[768]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[770]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[770]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[771]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[771]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[772]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[772]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[773]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[773]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[782]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[782]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[783]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[783]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[784]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[784]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[485]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[485]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[491]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[491]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[496]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[496]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[497]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[497]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[504]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[504]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[505]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[505]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[507]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[507]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1000]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1000]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1001]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1001]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1014]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1014]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[994]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[994]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[698]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[698]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[699]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[699]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[712]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[712]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[769]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[769]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[786]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[786]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[787]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[787]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[788]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[788]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[789]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[789]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[465]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[465]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[468]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[468]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[469]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[469]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[546]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[546]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[548]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[548]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[549]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[549]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[555]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[555]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[464]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[464]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[466]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[466]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[467]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[467]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[554]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[554]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[474]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[474]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[475]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[475]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[477]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[477]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[513]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[513]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[542]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[542]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[543]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[543]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[547]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[547]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[304]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[304]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[317]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[317]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[472]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[472]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[473]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[473]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[499]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[499]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[565]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[565]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[566]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[566]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[1009]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[1009]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[501]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[501]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_rdata[992]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_rdata[992]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: a801a481 NumContArr: b0b5b6f1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 158b75b72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4422.027 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 158b75b72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4422.027 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 158b75b72

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 4422.027 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 158b75b72

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4823.062 ; gain = 401.035

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f1153cc6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4823.062 ; gain = 401.035
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.736  | TNS=0.000  | WHS=0.002  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13119
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12886
  Number of Partially Routed Nets     = 233
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d9d62975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d9d62975

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 4916.969 ; gain = 494.941
Phase 3 Initial Routing | Checksum: 136918813

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1459
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_100_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.466  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1df6929d8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 115d5172d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4916.969 ; gain = 494.941
Phase 4 Rip-up And Reroute | Checksum: 115d5172d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 115d5172d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 115d5172d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4916.969 ; gain = 494.941
Phase 5 Delay and Skew Optimization | Checksum: 115d5172d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:33 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15ddcb050

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 4916.969 ; gain = 494.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.466  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ddcb050

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 4916.969 ; gain = 494.941
Phase 6 Post Hold Fix | Checksum: 15ddcb050

Time (s): cpu = 00:00:46 ; elapsed = 00:00:34 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.111734 %
  Global Horizontal Routing Utilization  = 0.160944 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 116b0e4d3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 116b0e4d3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 116b0e4d3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 116b0e4d3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 4916.969 ; gain = 494.941

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.466  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 116b0e4d3

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 4916.969 ; gain = 494.941
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:49 ; elapsed = 00:00:36 . Memory (MB): peak = 4916.969 ; gain = 494.941

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:38 . Memory (MB): peak = 4916.969 ; gain = 494.941
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.560 . Memory (MB): peak = 4916.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4916.969 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:23:21 2023...
[Thu Jun  8 16:23:27 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:03:18 . Memory (MB): peak = 4119.195 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-06-08 16:23:27 +0800
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 4119.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.447 . Memory (MB): peak = 4119.195 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.449 . Memory (MB): peak = 4119.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4119.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4119.195 ; gain = 0.000
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-06-08 16:23:34 +0800
INFO: HLS-REPORT: Running report: report_utilization -file ./report/xv_storer_top_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 6 -file ./report/xv_storer_top_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/xv_storer_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: HLS-REPORT: Running report: report_route_status -file ./report/xv_storer_top_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/xv_storer_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/xv_storer_top_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/xv_storer_top_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 1 seconds
 -I- average fanout metrics completed in 0 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu50-fsvh2104-2L-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 0.41%  | OK     |
#  | FD                                                        | 50%       | 0.72%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.02%  | OK     |
#  | CARRY8                                                    | 25%       | 0.07%  | OK     |
#  | MUXF7                                                     | 15%       | 0.00%  | OK     |
#  | DSP                                                       | 80%       | 0.00%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 16344     | 146    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/report/xv_storer_top_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 6 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-06-08 16:23:44 +0800
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-06-08 16:23:44 +0800
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-06-08 16:23:44 +0800
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-06-08 16:23:44 +0800
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-06-08 16:23:44 +0800
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-06-08 16:23:44 +0800
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-06-08 16:23:44 +0800
HLS EXTRACTION: impl area_totals:  0 871680 1743360 5952 2688 108960 640
HLS EXTRACTION: impl area_current: 0 3602 12604 0 0 0 66 1380 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 871680 LUT 3602 AVAIL_FF 1743360 FF 12604 AVAIL_DSP 5952 DSP 0 AVAIL_BRAM 2688 BRAM 0 AVAIL_URAM 640 URAM 0 LATCH 0 SRL 66 AVAIL_CLB 108960 CLB 1380
INFO: HLS-REPORT: generated G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated G:/work2t/40_SZG_SBE/develop/00_git/AXOrderBook/hw/AXOB/xv_storer/prj_xv_storer_top/sol/impl/report/verilog/xv_storer_top_export.rpt


Implementation tool: Xilinx Vivado v.2022.1
Project:             prj_xv_storer_top
Solution:            sol
Device target:       xcu50-fsvh2104-2L-e
Report date:         Thu Jun 08 16:23:45 +0800 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:           3602
FF:           12604
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:             66
CLB:           1380

#=== Final timing ===
CP required:                     3.030
CP achieved post-synthesis:      1.723
CP achieved post-implementation: 2.565
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-06-08 16:23:45 +0800
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.465201, worst hold slack (WHS)=0.029000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-06-08 16:23:45 +0800
INFO: [Common 17-206] Exiting Vivado at Thu Jun  8 16:23:45 2023...
INFO: [HLS 200-802] Generated output file prj_xv_storer_top/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 411.517 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 3 seconds. Total elapsed time: 670.252 seconds; peak allocated memory: 1.205 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Jun  8 16:23:46 2023...
