{"vcs1":{"timestamp_begin":1769427152.223342861, "rt":6.07, "ut":5.83, "st":0.16}}
{"vcselab":{"timestamp_begin":1769427158.340408784, "rt":0.31, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769427158.700082852, "rt":0.24, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769427151.967030025}
{"VCS_COMP_START_TIME": 1769427151.967030025}
{"VCS_COMP_END_TIME": 1769427158.980686489}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 349076}}
{"vcselab": {"peak_mem": 173712}}
