ftp帳號(FTP number): 

完成模擬之測試樣本等級(level of test pattern):A

--- RTL category---
使用之HDL模擬器名稱(HDL simulator ): nc-verilog 
RTL檔案名稱(RTL filename): SET.v       

--- Pre-layout gate-level ---
gate-level檔案名稱(gate_level filename): SET_syn.v  
gate-level sdf filename: SET_syn.sdf                  
design compiler合成資料庫(dc library):SET_syn.ddc     

-----注意事項(annotation)--------------------------------------------------------
 (其餘注意事項依各參賽隊伍的需求填寫)
