[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~tx_packeting|tx_packeting>io_axi_str_to_router_bits_tdata",
    "sources":[
      "~tx_packeting|tx_packeting>io_axis_rd_from_fsm_bits_tdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~tx_packeting|tx_packeting>io_axi_str_to_router_bits_tkeep",
    "sources":[
      "~tx_packeting|tx_packeting>io_axis_rd_from_fsm_bits_tkeep"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~tx_packeting|tx_packeting>io_axi_str_to_router_valid",
    "sources":[
      "~tx_packeting|tx_packeting>io_axis_rd_from_fsm_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~tx_packeting|tx_packeting>io_axi_str_to_router_bits_tlast",
    "sources":[
      "~tx_packeting|tx_packeting>io_axis_rd_from_fsm_bits_tlast"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~tx_packeting|tx_packeting>io_axis_rd_from_fsm_ready",
    "sources":[
      "~tx_packeting|tx_packeting>io_axi_str_to_router_ready"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/zhangxu/NF_card_hw_sw_dev/fpga/design/bfs-ps/ip_repo/doce/src/transport_layer/"
  }
]