// Seed: 3158437068
module module_0 (
    output supply0 id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wand id_7,
    input wire id_8,
    output supply0 id_9,
    input uwire id_10,
    input wire id_11
);
  assign module_1.id_2 = 0;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    output wor id_6
);
  assign id_4 = -1 * id_4++;
  assign id_3 = 1'b0 ^ (1'b0 / 1) - id_3++ ^ id_1;
  always_ff disable id_8;
  wire  id_9;
  logic id_10;
  ;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_1,
      id_4,
      id_5,
      id_4,
      id_6,
      id_1,
      id_6,
      id_0,
      id_1
  );
  wire id_13;
endmodule
