--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml muxed_keypad.twx muxed_keypad.ncd -o muxed_keypad.twr
muxed_keypad.pcf -ucf DevIO.ucf

Design file:              muxed_keypad.ncd
Physical constraint file: muxed_keypad.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
col<0>      |    3.401(R)|      SLOW  |   -1.643(R)|      FAST  |clock_BUFGP       |   0.000|
col<1>      |    3.381(R)|      SLOW  |   -1.429(R)|      FAST  |clock_BUFGP       |   0.000|
col<2>      |    2.691(R)|      SLOW  |   -0.857(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
row<0>      |        11.303(R)|      SLOW  |         4.955(R)|      FAST  |clock_BUFGP       |   0.000|
row<1>      |        11.368(R)|      SLOW  |         4.984(R)|      FAST  |clock_BUFGP       |   0.000|
row<2>      |        10.984(R)|      SLOW  |         4.882(R)|      FAST  |clock_BUFGP       |   0.000|
row<3>      |        10.918(R)|      SLOW  |         4.851(R)|      FAST  |clock_BUFGP       |   0.000|
sseg<0>     |         9.123(R)|      SLOW  |         3.817(R)|      FAST  |clock_BUFGP       |   0.000|
sseg<1>     |         9.245(R)|      SLOW  |         3.850(R)|      FAST  |clock_BUFGP       |   0.000|
sseg<2>     |         9.372(R)|      SLOW  |         3.957(R)|      FAST  |clock_BUFGP       |   0.000|
sseg<3>     |         9.314(R)|      SLOW  |         3.921(R)|      FAST  |clock_BUFGP       |   0.000|
sseg<4>     |         9.109(R)|      SLOW  |         3.792(R)|      FAST  |clock_BUFGP       |   0.000|
sseg<5>     |         9.155(R)|      SLOW  |         3.844(R)|      FAST  |clock_BUFGP       |   0.000|
sseg<6>     |         9.367(R)|      SLOW  |         3.932(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.138|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 10 08:44:08 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



