Results for Benchmarks with configuration ( 128kB 128kB 128kB 2 2 2 32 ) 


****** 401.bzip2  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        6142814                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821781                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1728                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138042                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                6002563                       # number of overall misses (Count)
system.l2.overallAccesses::total              6144542                       # number of overall (read+write) accesses (Count)
****** 429.mcf  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       13575321                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293812116                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1144                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320675                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               13003619                       # number of overall misses (Count)
system.l2.overallAccesses::total             13576465                       # number of overall (read+write) accesses (Count)
****** 456.hmmer  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         258580                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    254895620                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           2278                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978534                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                  77968                       # number of overall misses (Count)
system.l2.overallAccesses::total               260861                       # number of overall (read+write) accesses (Count)
****** 458.sjeng  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       16708308                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271674728                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           3973                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675397881                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               16695061                       # number of overall misses (Count)
system.l2.overallAccesses::total             16712281                       # number of overall (read+write) accesses (Count)
****** 470.lbm  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       13867062                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142637                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            866                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313172                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               13867806                       # number of overall misses (Count)
system.l2.overallAccesses::total             13867928                       # number of overall (read+write) accesses (Count)
