

================================================================
== Vivado HLS Report for 'fpga_top_processAllCHout1'
================================================================
* Date:           Tue May 28 07:42:01 2019

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        test_zynq
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.29|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   64|  127|   64|  127|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+--------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- L_CH_OUT  |   62|  125|        62|          1|          1| 1 ~ 64 |    yes   |
        +------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 62


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 64
* Pipeline: 1
  Pipeline-0: II = 1, D = 62, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / (exitcond_i) | (!exitcond_i & exitcond_1_i) | (!exitcond_i & !exitcond_1_i & exitcond_2_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & exitcond_3_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & exitcond_4_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & exitcond_5_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & exitcond_6_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & exitcond_7_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & exitcond_8_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & exitcond_9_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & !exitcond_9_i & exitcond_i_23) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & !exitcond_9_i & !exitcond_i_23 & exitcond_10_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & !exitcond_9_i & !exitcond_i_23 & !exitcond_10_i & exitcond_11_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & !exitcond_9_i & !exitcond_i_23 & !exitcond_10_i & !exitcond_11_i & exitcond_12_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & !exitcond_9_i & !exitcond_i_23 & !exitcond_10_i & !exitcond_11_i & !exitcond_12_i & exitcond_13_i) | (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & !exitcond_9_i & !exitcond_i_23 & !exitcond_10_i & !exitcond_11_i & !exitcond_12_i & !exitcond_13_i & exitcond_14_i)
	2  / (!exitcond_i & !exitcond_1_i & !exitcond_2_i & !exitcond_3_i & !exitcond_4_i & !exitcond_5_i & !exitcond_6_i & !exitcond_7_i & !exitcond_8_i & !exitcond_9_i & !exitcond_i_23 & !exitcond_10_i & !exitcond_11_i & !exitcond_12_i & !exitcond_13_i & !exitcond_14_i)
64 --> 
* FSM state operations: 

 <State 1>: 6.44ns
ST_1: stg_65 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i10* %ci_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_66 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i10* %ch_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: p_read_1 [1/1] 0.00ns
entry:2  %p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read9)

ST_1: p_read_2 [1/1] 0.00ns
entry:3  %p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read8)

ST_1: p_read_3 [1/1] 0.00ns
entry:4  %p_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)

ST_1: p_read_4 [1/1] 0.00ns
entry:5  %p_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)

ST_1: p_read_5 [1/1] 0.00ns
entry:6  %p_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)

ST_1: p_read_6 [1/1] 0.00ns
entry:7  %p_read_6 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)

ST_1: p_read_7 [1/1] 0.00ns
entry:8  %p_read_7 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)

ST_1: p_read_8 [1/1] 0.00ns
entry:9  %p_read_8 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)

ST_1: p_read_9 [1/1] 0.00ns
entry:10  %p_read_9 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)

ST_1: p_read_10 [1/1] 0.00ns
entry:11  %p_read_10 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %p_read)

ST_1: ch_out_V_read [1/1] 4.38ns
entry:12  %ch_out_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %ch_out_V)

ST_1: ci_V_read [1/1] 4.38ns
entry:13  %ci_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %ci_V)

ST_1: tmp_i [1/1] 2.07ns
entry:14  %tmp_i = icmp eq i10 %ci_V_read, 0

ST_1: lhs_V_i [1/1] 0.00ns
entry:15  %lhs_V_i = zext i19 %p_read_10 to i20

ST_1: stg_81 [1/1] 1.57ns
entry:16  br label %0


 <State 2>: 6.06ns
ST_2: tmp_i_13 [1/1] 0.00ns
:0  %tmp_i_13 = phi i10 [ 0, %entry ], [ %co_V_15_i, %16 ]

ST_2: exitcond_i [1/1] 2.07ns
:1  %exitcond_i = icmp eq i10 %tmp_i_13, %ch_out_V_read

ST_2: stg_84 [1/1] 0.00ns
:2  br i1 %exitcond_i, label %.exit, label %_ifconv

ST_2: tmp_129_i [1/1] 0.00ns
_ifconv:2  %tmp_129_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: WeightsCache_kernel_V_load [1/1] 0.00ns
_ifconv:5  %WeightsCache_kernel_V_load = load i2* @WeightsCache_kernel_V, align 1

ST_2: tmp_139_i [1/1] 1.36ns
_ifconv:6  %tmp_139_i = icmp eq i2 %WeightsCache_kernel_V_load, -1

ST_2: rhs_V_i [1/1] 0.00ns
_ifconv:7  %rhs_V_i = zext i10 %tmp_i_13 to i20

ST_2: r_V_i [1/1] 2.08ns
_ifconv:8  %r_V_i = add i20 %rhs_V_i, %lhs_V_i

ST_2: tmp_155_cast_i [1/1] 0.00ns
_ifconv:9  %tmp_155_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_i, i32 4, i32 6)

ST_2: weightID_i [1/1] 1.37ns
_ifconv:10  %weightID_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_cast_i

ST_2: tmp [1/1] 0.00ns
_ifconv:11  %tmp = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_i, i32 4, i32 13)

ST_2: tmp_1 [1/1] 0.00ns
_ifconv:12  %tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_i, i32 7, i32 16)

ST_2: tmp_2 [1/1] 1.37ns
_ifconv:13  %tmp_2 = select i1 %tmp_139_i, i10 %tmp, i10 %tmp_1

ST_2: tmp_3 [1/1] 0.00ns
_ifconv:14  %tmp_3 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_i, i32 14, i32 15)

ST_2: tmp_4 [1/1] 0.00ns
_ifconv:15  %tmp_4 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_i, i32 17, i32 18)

ST_2: tmp_5 [1/1] 1.37ns
_ifconv:16  %tmp_5 = select i1 %tmp_139_i, i2 %tmp_3, i2 %tmp_4

ST_2: tmp_157_i [1/1] 0.00ns
_ifconv:17  %tmp_157_i = zext i10 %tmp_2 to i64

ST_2: WBRAM_0_0_0_addr [1/1] 0.00ns
_ifconv:18  %WBRAM_0_0_0_addr = getelementptr [1024 x float]* @WBRAM_0_0_0, i64 0, i64 %tmp_157_i

ST_2: WBRAM_0_0_0_load [4/4] 2.61ns
_ifconv:19  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr, align 4

ST_2: WBRAM_0_1_0_addr [1/1] 0.00ns
_ifconv:20  %WBRAM_0_1_0_addr = getelementptr [1024 x float]* @WBRAM_0_1_0, i64 0, i64 %tmp_157_i

ST_2: WBRAM_0_1_0_load [4/4] 2.61ns
_ifconv:21  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr, align 4

ST_2: WBRAM_0_2_0_addr [1/1] 0.00ns
_ifconv:22  %WBRAM_0_2_0_addr = getelementptr [1024 x float]* @WBRAM_0_2_0, i64 0, i64 %tmp_157_i

ST_2: WBRAM_0_2_0_load [4/4] 2.61ns
_ifconv:23  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr, align 4

ST_2: tmp_162_0_i [1/1] 1.36ns
_ifconv:25  %tmp_162_0_i = icmp eq i2 %WeightsCache_kernel_V_load, 1

ST_2: stg_106 [1/1] 0.00ns
_ifconv:130  br i1 %tmp_i, label %setChannel.exit.0.i, label %getChannel.exit.i.0.i

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_129_i)

ST_2: co_V_i [1/1] 0.00ns
:1  %co_V_i = or i10 %tmp_i_13, 1

ST_2: exitcond_1_i [1/1] 2.07ns
:2  %exitcond_1_i = icmp eq i10 %co_V_i, %ch_out_V_read

ST_2: stg_110 [1/1] 0.00ns
:3  br i1 %exitcond_1_i, label %.exit, label %_ifconv23

ST_2: tmp_175_i [1/1] 0.00ns
_ifconv23:0  %tmp_175_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_1_i [1/1] 0.00ns
_ifconv23:2  %rhs_V_1_i = zext i10 %co_V_i to i20

ST_2: r_V_1_i [1/1] 2.08ns
_ifconv23:3  %r_V_1_i = add i20 %rhs_V_1_i, %lhs_V_i

ST_2: tmp_155_1_cast_i [1/1] 0.00ns
_ifconv23:4  %tmp_155_1_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_1_i, i32 4, i32 6)

ST_2: weightID_1_i [1/1] 1.37ns
_ifconv23:5  %weightID_1_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_1_cast_i

ST_2: tmp_6 [1/1] 0.00ns
_ifconv23:6  %tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_1_i, i32 4, i32 13)

ST_2: tmp_7 [1/1] 0.00ns
_ifconv23:7  %tmp_7 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_1_i, i32 7, i32 16)

ST_2: tmp_8 [1/1] 1.37ns
_ifconv23:8  %tmp_8 = select i1 %tmp_139_i, i10 %tmp_6, i10 %tmp_7

ST_2: tmp_9 [1/1] 0.00ns
_ifconv23:9  %tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_1_i, i32 14, i32 15)

ST_2: tmp_10 [1/1] 0.00ns
_ifconv23:10  %tmp_10 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_1_i, i32 17, i32 18)

ST_2: tmp_11 [1/1] 1.37ns
_ifconv23:11  %tmp_11 = select i1 %tmp_139_i, i2 %tmp_9, i2 %tmp_10

ST_2: tmp_157_1_i [1/1] 0.00ns
_ifconv23:12  %tmp_157_1_i = zext i10 %tmp_8 to i64

ST_2: WBRAM_1_0_0_addr [1/1] 0.00ns
_ifconv23:13  %WBRAM_1_0_0_addr = getelementptr [1024 x float]* @WBRAM_1_0_0, i64 0, i64 %tmp_157_1_i

ST_2: WBRAM_1_0_0_load [4/4] 2.61ns
_ifconv23:14  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr, align 4

ST_2: WBRAM_1_1_0_addr [1/1] 0.00ns
_ifconv23:15  %WBRAM_1_1_0_addr = getelementptr [1024 x float]* @WBRAM_1_1_0, i64 0, i64 %tmp_157_1_i

ST_2: WBRAM_1_1_0_load [4/4] 2.61ns
_ifconv23:16  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr, align 4

ST_2: WBRAM_1_2_0_addr [1/1] 0.00ns
_ifconv23:17  %WBRAM_1_2_0_addr = getelementptr [1024 x float]* @WBRAM_1_2_0, i64 0, i64 %tmp_157_1_i

ST_2: WBRAM_1_2_0_load [4/4] 2.61ns
_ifconv23:18  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr, align 4

ST_2: stg_129 [1/1] 0.00ns
_ifconv23:124  br i1 %tmp_i, label %setChannel.exit.1.i, label %getChannel.exit.i.1.i

ST_2: empty_14 [1/1] 0.00ns
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_175_i)

ST_2: co_V_1_i [1/1] 0.00ns
:1  %co_V_1_i = or i10 %tmp_i_13, 2

ST_2: exitcond_2_i [1/1] 2.07ns
:2  %exitcond_2_i = icmp eq i10 %co_V_1_i, %ch_out_V_read

ST_2: stg_133 [1/1] 0.00ns
:3  br i1 %exitcond_2_i, label %.exit, label %_ifconv50

ST_2: tmp_213_i [1/1] 0.00ns
_ifconv50:0  %tmp_213_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_2_i [1/1] 0.00ns
_ifconv50:2  %rhs_V_2_i = zext i10 %co_V_1_i to i20

ST_2: r_V_2_i [1/1] 2.08ns
_ifconv50:3  %r_V_2_i = add i20 %rhs_V_2_i, %lhs_V_i

ST_2: tmp_155_2_cast_i [1/1] 0.00ns
_ifconv50:4  %tmp_155_2_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_2_i, i32 4, i32 6)

ST_2: weightID_2_i [1/1] 1.37ns
_ifconv50:5  %weightID_2_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_2_cast_i

ST_2: tmp_13 [1/1] 0.00ns
_ifconv50:6  %tmp_13 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_2_i, i32 4, i32 13)

ST_2: tmp_14 [1/1] 0.00ns
_ifconv50:7  %tmp_14 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_2_i, i32 7, i32 16)

ST_2: tmp_15 [1/1] 1.37ns
_ifconv50:8  %tmp_15 = select i1 %tmp_139_i, i10 %tmp_13, i10 %tmp_14

ST_2: tmp_16 [1/1] 0.00ns
_ifconv50:9  %tmp_16 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_2_i, i32 14, i32 15)

ST_2: tmp_17 [1/1] 0.00ns
_ifconv50:10  %tmp_17 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_2_i, i32 17, i32 18)

ST_2: tmp_18 [1/1] 1.37ns
_ifconv50:11  %tmp_18 = select i1 %tmp_139_i, i2 %tmp_16, i2 %tmp_17

ST_2: tmp_157_2_i [1/1] 0.00ns
_ifconv50:12  %tmp_157_2_i = zext i10 %tmp_15 to i64

ST_2: WBRAM_2_0_0_addr [1/1] 0.00ns
_ifconv50:13  %WBRAM_2_0_0_addr = getelementptr [1024 x float]* @WBRAM_2_0_0, i64 0, i64 %tmp_157_2_i

ST_2: WBRAM_2_0_0_load [4/4] 2.61ns
_ifconv50:14  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr, align 4

ST_2: WBRAM_2_1_0_addr [1/1] 0.00ns
_ifconv50:15  %WBRAM_2_1_0_addr = getelementptr [1024 x float]* @WBRAM_2_1_0, i64 0, i64 %tmp_157_2_i

ST_2: WBRAM_2_1_0_load [4/4] 2.61ns
_ifconv50:16  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr, align 4

ST_2: WBRAM_2_2_0_addr [1/1] 0.00ns
_ifconv50:17  %WBRAM_2_2_0_addr = getelementptr [1024 x float]* @WBRAM_2_2_0, i64 0, i64 %tmp_157_2_i

ST_2: WBRAM_2_2_0_load [4/4] 2.61ns
_ifconv50:18  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr, align 4

ST_2: stg_152 [1/1] 0.00ns
_ifconv50:124  br i1 %tmp_i, label %setChannel.exit.2.i, label %getChannel.exit.i.2.i

ST_2: empty_15 [1/1] 0.00ns
:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_213_i)

ST_2: co_V_2_i [1/1] 0.00ns
:1  %co_V_2_i = or i10 %tmp_i_13, 3

ST_2: exitcond_3_i [1/1] 2.07ns
:2  %exitcond_3_i = icmp eq i10 %co_V_2_i, %ch_out_V_read

ST_2: stg_156 [1/1] 0.00ns
:3  br i1 %exitcond_3_i, label %.exit, label %_ifconv77

ST_2: tmp_251_i [1/1] 0.00ns
_ifconv77:0  %tmp_251_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_3_i [1/1] 0.00ns
_ifconv77:2  %rhs_V_3_i = zext i10 %co_V_2_i to i20

ST_2: r_V_3_i [1/1] 2.08ns
_ifconv77:3  %r_V_3_i = add i20 %rhs_V_3_i, %lhs_V_i

ST_2: tmp_155_3_cast_i [1/1] 0.00ns
_ifconv77:4  %tmp_155_3_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_3_i, i32 4, i32 6)

ST_2: weightID_3_i [1/1] 1.37ns
_ifconv77:5  %weightID_3_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_3_cast_i

ST_2: tmp_20 [1/1] 0.00ns
_ifconv77:6  %tmp_20 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_3_i, i32 4, i32 13)

ST_2: tmp_21 [1/1] 0.00ns
_ifconv77:7  %tmp_21 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_3_i, i32 7, i32 16)

ST_2: tmp_22 [1/1] 1.37ns
_ifconv77:8  %tmp_22 = select i1 %tmp_139_i, i10 %tmp_20, i10 %tmp_21

ST_2: tmp_23 [1/1] 0.00ns
_ifconv77:9  %tmp_23 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_3_i, i32 14, i32 15)

ST_2: tmp_24 [1/1] 0.00ns
_ifconv77:10  %tmp_24 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_3_i, i32 17, i32 18)

ST_2: tmp_25 [1/1] 1.37ns
_ifconv77:11  %tmp_25 = select i1 %tmp_139_i, i2 %tmp_23, i2 %tmp_24

ST_2: tmp_157_3_i [1/1] 0.00ns
_ifconv77:12  %tmp_157_3_i = zext i10 %tmp_22 to i64

ST_2: WBRAM_3_0_0_addr [1/1] 0.00ns
_ifconv77:13  %WBRAM_3_0_0_addr = getelementptr [1024 x float]* @WBRAM_3_0_0, i64 0, i64 %tmp_157_3_i

ST_2: WBRAM_3_0_0_load [4/4] 2.61ns
_ifconv77:14  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr, align 4

ST_2: WBRAM_3_1_0_addr [1/1] 0.00ns
_ifconv77:15  %WBRAM_3_1_0_addr = getelementptr [1024 x float]* @WBRAM_3_1_0, i64 0, i64 %tmp_157_3_i

ST_2: WBRAM_3_1_0_load [4/4] 2.61ns
_ifconv77:16  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr, align 4

ST_2: WBRAM_3_2_0_addr [1/1] 0.00ns
_ifconv77:17  %WBRAM_3_2_0_addr = getelementptr [1024 x float]* @WBRAM_3_2_0, i64 0, i64 %tmp_157_3_i

ST_2: WBRAM_3_2_0_load [4/4] 2.61ns
_ifconv77:18  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr, align 4

ST_2: stg_175 [1/1] 0.00ns
_ifconv77:124  br i1 %tmp_i, label %setChannel.exit.3.i, label %getChannel.exit.i.3.i

ST_2: empty_16 [1/1] 0.00ns
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_251_i)

ST_2: co_V_3_i [1/1] 0.00ns
:1  %co_V_3_i = or i10 %tmp_i_13, 4

ST_2: exitcond_4_i [1/1] 2.07ns
:2  %exitcond_4_i = icmp eq i10 %co_V_3_i, %ch_out_V_read

ST_2: stg_179 [1/1] 0.00ns
:3  br i1 %exitcond_4_i, label %.exit, label %_ifconv104

ST_2: tmp_289_i [1/1] 0.00ns
_ifconv104:0  %tmp_289_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_4_i [1/1] 0.00ns
_ifconv104:2  %rhs_V_4_i = zext i10 %co_V_3_i to i20

ST_2: r_V_4_i [1/1] 2.08ns
_ifconv104:3  %r_V_4_i = add i20 %rhs_V_4_i, %lhs_V_i

ST_2: tmp_155_4_cast_i [1/1] 0.00ns
_ifconv104:4  %tmp_155_4_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_4_i, i32 4, i32 6)

ST_2: weightID_4_i [1/1] 1.37ns
_ifconv104:5  %weightID_4_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_4_cast_i

ST_2: tmp_27 [1/1] 0.00ns
_ifconv104:6  %tmp_27 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_4_i, i32 4, i32 13)

ST_2: tmp_28 [1/1] 0.00ns
_ifconv104:7  %tmp_28 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_4_i, i32 7, i32 16)

ST_2: tmp_29 [1/1] 1.37ns
_ifconv104:8  %tmp_29 = select i1 %tmp_139_i, i10 %tmp_27, i10 %tmp_28

ST_2: tmp_30 [1/1] 0.00ns
_ifconv104:9  %tmp_30 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_4_i, i32 14, i32 15)

ST_2: tmp_31 [1/1] 0.00ns
_ifconv104:10  %tmp_31 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_4_i, i32 17, i32 18)

ST_2: tmp_32 [1/1] 1.37ns
_ifconv104:11  %tmp_32 = select i1 %tmp_139_i, i2 %tmp_30, i2 %tmp_31

ST_2: tmp_157_4_i [1/1] 0.00ns
_ifconv104:12  %tmp_157_4_i = zext i10 %tmp_29 to i64

ST_2: WBRAM_4_0_0_addr [1/1] 0.00ns
_ifconv104:13  %WBRAM_4_0_0_addr = getelementptr [1024 x float]* @WBRAM_4_0_0, i64 0, i64 %tmp_157_4_i

ST_2: WBRAM_4_0_0_load [4/4] 2.61ns
_ifconv104:14  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr, align 4

ST_2: WBRAM_4_1_0_addr [1/1] 0.00ns
_ifconv104:15  %WBRAM_4_1_0_addr = getelementptr [1024 x float]* @WBRAM_4_1_0, i64 0, i64 %tmp_157_4_i

ST_2: WBRAM_4_1_0_load [4/4] 2.61ns
_ifconv104:16  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr, align 4

ST_2: WBRAM_4_2_0_addr [1/1] 0.00ns
_ifconv104:17  %WBRAM_4_2_0_addr = getelementptr [1024 x float]* @WBRAM_4_2_0, i64 0, i64 %tmp_157_4_i

ST_2: WBRAM_4_2_0_load [4/4] 2.61ns
_ifconv104:18  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr, align 4

ST_2: stg_198 [1/1] 0.00ns
_ifconv104:124  br i1 %tmp_i, label %setChannel.exit.4.i, label %getChannel.exit.i.4.i

ST_2: empty_17 [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_289_i)

ST_2: co_V_4_i [1/1] 0.00ns
:1  %co_V_4_i = or i10 %tmp_i_13, 5

ST_2: exitcond_5_i [1/1] 2.07ns
:2  %exitcond_5_i = icmp eq i10 %co_V_4_i, %ch_out_V_read

ST_2: stg_202 [1/1] 0.00ns
:3  br i1 %exitcond_5_i, label %.exit, label %_ifconv131

ST_2: tmp_327_i [1/1] 0.00ns
_ifconv131:0  %tmp_327_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_5_i [1/1] 0.00ns
_ifconv131:2  %rhs_V_5_i = zext i10 %co_V_4_i to i20

ST_2: r_V_5_i [1/1] 2.08ns
_ifconv131:3  %r_V_5_i = add i20 %rhs_V_5_i, %lhs_V_i

ST_2: tmp_155_5_cast_i [1/1] 0.00ns
_ifconv131:4  %tmp_155_5_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_5_i, i32 4, i32 6)

ST_2: weightID_5_i [1/1] 1.37ns
_ifconv131:5  %weightID_5_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_5_cast_i

ST_2: tmp_34 [1/1] 0.00ns
_ifconv131:6  %tmp_34 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_5_i, i32 4, i32 13)

ST_2: tmp_35 [1/1] 0.00ns
_ifconv131:7  %tmp_35 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_5_i, i32 7, i32 16)

ST_2: tmp_36 [1/1] 1.37ns
_ifconv131:8  %tmp_36 = select i1 %tmp_139_i, i10 %tmp_34, i10 %tmp_35

ST_2: tmp_37 [1/1] 0.00ns
_ifconv131:9  %tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_5_i, i32 14, i32 15)

ST_2: tmp_38 [1/1] 0.00ns
_ifconv131:10  %tmp_38 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_5_i, i32 17, i32 18)

ST_2: tmp_39 [1/1] 1.37ns
_ifconv131:11  %tmp_39 = select i1 %tmp_139_i, i2 %tmp_37, i2 %tmp_38

ST_2: tmp_157_5_i [1/1] 0.00ns
_ifconv131:12  %tmp_157_5_i = zext i10 %tmp_36 to i64

ST_2: WBRAM_5_0_0_addr [1/1] 0.00ns
_ifconv131:13  %WBRAM_5_0_0_addr = getelementptr [1024 x float]* @WBRAM_5_0_0, i64 0, i64 %tmp_157_5_i

ST_2: WBRAM_5_0_0_load [4/4] 2.61ns
_ifconv131:14  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr, align 4

ST_2: WBRAM_5_1_0_addr [1/1] 0.00ns
_ifconv131:15  %WBRAM_5_1_0_addr = getelementptr [1024 x float]* @WBRAM_5_1_0, i64 0, i64 %tmp_157_5_i

ST_2: WBRAM_5_1_0_load [4/4] 2.61ns
_ifconv131:16  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr, align 4

ST_2: WBRAM_5_2_0_addr [1/1] 0.00ns
_ifconv131:17  %WBRAM_5_2_0_addr = getelementptr [1024 x float]* @WBRAM_5_2_0, i64 0, i64 %tmp_157_5_i

ST_2: WBRAM_5_2_0_load [4/4] 2.61ns
_ifconv131:18  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr, align 4

ST_2: stg_221 [1/1] 0.00ns
_ifconv131:124  br i1 %tmp_i, label %setChannel.exit.5.i, label %getChannel.exit.i.5.i

ST_2: empty_18 [1/1] 0.00ns
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_327_i)

ST_2: co_V_5_i [1/1] 0.00ns
:1  %co_V_5_i = or i10 %tmp_i_13, 6

ST_2: exitcond_6_i [1/1] 2.07ns
:2  %exitcond_6_i = icmp eq i10 %co_V_5_i, %ch_out_V_read

ST_2: stg_225 [1/1] 0.00ns
:3  br i1 %exitcond_6_i, label %.exit, label %_ifconv158

ST_2: tmp_365_i [1/1] 0.00ns
_ifconv158:0  %tmp_365_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_6_i [1/1] 0.00ns
_ifconv158:2  %rhs_V_6_i = zext i10 %co_V_5_i to i20

ST_2: r_V_6_i [1/1] 2.08ns
_ifconv158:3  %r_V_6_i = add i20 %rhs_V_6_i, %lhs_V_i

ST_2: tmp_155_6_cast_i [1/1] 0.00ns
_ifconv158:4  %tmp_155_6_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_6_i, i32 4, i32 6)

ST_2: weightID_6_i [1/1] 1.37ns
_ifconv158:5  %weightID_6_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_6_cast_i

ST_2: tmp_41 [1/1] 0.00ns
_ifconv158:6  %tmp_41 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_6_i, i32 4, i32 13)

ST_2: tmp_42 [1/1] 0.00ns
_ifconv158:7  %tmp_42 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_6_i, i32 7, i32 16)

ST_2: tmp_43 [1/1] 1.37ns
_ifconv158:8  %tmp_43 = select i1 %tmp_139_i, i10 %tmp_41, i10 %tmp_42

ST_2: tmp_44 [1/1] 0.00ns
_ifconv158:9  %tmp_44 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_6_i, i32 14, i32 15)

ST_2: tmp_45 [1/1] 0.00ns
_ifconv158:10  %tmp_45 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_6_i, i32 17, i32 18)

ST_2: tmp_46 [1/1] 1.37ns
_ifconv158:11  %tmp_46 = select i1 %tmp_139_i, i2 %tmp_44, i2 %tmp_45

ST_2: tmp_157_6_i [1/1] 0.00ns
_ifconv158:12  %tmp_157_6_i = zext i10 %tmp_43 to i64

ST_2: WBRAM_6_0_0_addr [1/1] 0.00ns
_ifconv158:13  %WBRAM_6_0_0_addr = getelementptr [1024 x float]* @WBRAM_6_0_0, i64 0, i64 %tmp_157_6_i

ST_2: WBRAM_6_0_0_load [4/4] 2.61ns
_ifconv158:14  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr, align 4

ST_2: WBRAM_6_1_0_addr [1/1] 0.00ns
_ifconv158:15  %WBRAM_6_1_0_addr = getelementptr [1024 x float]* @WBRAM_6_1_0, i64 0, i64 %tmp_157_6_i

ST_2: WBRAM_6_1_0_load [4/4] 2.61ns
_ifconv158:16  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr, align 4

ST_2: WBRAM_6_2_0_addr [1/1] 0.00ns
_ifconv158:17  %WBRAM_6_2_0_addr = getelementptr [1024 x float]* @WBRAM_6_2_0, i64 0, i64 %tmp_157_6_i

ST_2: WBRAM_6_2_0_load [4/4] 2.61ns
_ifconv158:18  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr, align 4

ST_2: stg_244 [1/1] 0.00ns
_ifconv158:124  br i1 %tmp_i, label %setChannel.exit.6.i, label %getChannel.exit.i.6.i

ST_2: empty_19 [1/1] 0.00ns
:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_365_i)

ST_2: co_V_6_i [1/1] 0.00ns
:1  %co_V_6_i = or i10 %tmp_i_13, 7

ST_2: exitcond_7_i [1/1] 2.07ns
:2  %exitcond_7_i = icmp eq i10 %co_V_6_i, %ch_out_V_read

ST_2: stg_248 [1/1] 0.00ns
:3  br i1 %exitcond_7_i, label %.exit, label %_ifconv185

ST_2: tmp_403_i [1/1] 0.00ns
_ifconv185:0  %tmp_403_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_7_i [1/1] 0.00ns
_ifconv185:2  %rhs_V_7_i = zext i10 %co_V_6_i to i20

ST_2: r_V_7_i [1/1] 2.08ns
_ifconv185:3  %r_V_7_i = add i20 %rhs_V_7_i, %lhs_V_i

ST_2: tmp_155_7_cast_i [1/1] 0.00ns
_ifconv185:4  %tmp_155_7_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_7_i, i32 4, i32 6)

ST_2: weightID_7_i [1/1] 1.37ns
_ifconv185:5  %weightID_7_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_7_cast_i

ST_2: tmp_48 [1/1] 0.00ns
_ifconv185:6  %tmp_48 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_7_i, i32 4, i32 13)

ST_2: tmp_49 [1/1] 0.00ns
_ifconv185:7  %tmp_49 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_7_i, i32 7, i32 16)

ST_2: tmp_50 [1/1] 1.37ns
_ifconv185:8  %tmp_50 = select i1 %tmp_139_i, i10 %tmp_48, i10 %tmp_49

ST_2: tmp_51 [1/1] 0.00ns
_ifconv185:9  %tmp_51 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_7_i, i32 14, i32 15)

ST_2: tmp_52 [1/1] 0.00ns
_ifconv185:10  %tmp_52 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_7_i, i32 17, i32 18)

ST_2: tmp_53 [1/1] 1.37ns
_ifconv185:11  %tmp_53 = select i1 %tmp_139_i, i2 %tmp_51, i2 %tmp_52

ST_2: tmp_157_7_i [1/1] 0.00ns
_ifconv185:12  %tmp_157_7_i = zext i10 %tmp_50 to i64

ST_2: WBRAM_7_0_0_addr [1/1] 0.00ns
_ifconv185:13  %WBRAM_7_0_0_addr = getelementptr [1024 x float]* @WBRAM_7_0_0, i64 0, i64 %tmp_157_7_i

ST_2: WBRAM_7_0_0_load [4/4] 2.61ns
_ifconv185:14  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr, align 4

ST_2: WBRAM_7_1_0_addr [1/1] 0.00ns
_ifconv185:15  %WBRAM_7_1_0_addr = getelementptr [1024 x float]* @WBRAM_7_1_0, i64 0, i64 %tmp_157_7_i

ST_2: WBRAM_7_1_0_load [4/4] 2.61ns
_ifconv185:16  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr, align 4

ST_2: WBRAM_7_2_0_addr [1/1] 0.00ns
_ifconv185:17  %WBRAM_7_2_0_addr = getelementptr [1024 x float]* @WBRAM_7_2_0, i64 0, i64 %tmp_157_7_i

ST_2: WBRAM_7_2_0_load [4/4] 2.61ns
_ifconv185:18  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr, align 4

ST_2: stg_267 [1/1] 0.00ns
_ifconv185:124  br i1 %tmp_i, label %setChannel.exit.7.i, label %getChannel.exit.i.7.i

ST_2: empty_20 [1/1] 0.00ns
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_403_i)

ST_2: co_V_7_i [1/1] 0.00ns
:1  %co_V_7_i = or i10 %tmp_i_13, 8

ST_2: exitcond_8_i [1/1] 2.07ns
:2  %exitcond_8_i = icmp eq i10 %co_V_7_i, %ch_out_V_read

ST_2: stg_271 [1/1] 0.00ns
:3  br i1 %exitcond_8_i, label %.exit, label %_ifconv212

ST_2: tmp_441_i [1/1] 0.00ns
_ifconv212:0  %tmp_441_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_8_i [1/1] 0.00ns
_ifconv212:2  %rhs_V_8_i = zext i10 %co_V_7_i to i20

ST_2: r_V_8_i [1/1] 2.08ns
_ifconv212:3  %r_V_8_i = add i20 %rhs_V_8_i, %lhs_V_i

ST_2: tmp_155_8_cast_i [1/1] 0.00ns
_ifconv212:4  %tmp_155_8_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_8_i, i32 4, i32 6)

ST_2: weightID_8_i [1/1] 1.37ns
_ifconv212:5  %weightID_8_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_8_cast_i

ST_2: tmp_55 [1/1] 0.00ns
_ifconv212:6  %tmp_55 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_8_i, i32 4, i32 13)

ST_2: tmp_56 [1/1] 0.00ns
_ifconv212:7  %tmp_56 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_8_i, i32 7, i32 16)

ST_2: tmp_57 [1/1] 1.37ns
_ifconv212:8  %tmp_57 = select i1 %tmp_139_i, i10 %tmp_55, i10 %tmp_56

ST_2: tmp_58 [1/1] 0.00ns
_ifconv212:9  %tmp_58 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_8_i, i32 14, i32 15)

ST_2: tmp_59 [1/1] 0.00ns
_ifconv212:10  %tmp_59 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_8_i, i32 17, i32 18)

ST_2: tmp_60 [1/1] 1.37ns
_ifconv212:11  %tmp_60 = select i1 %tmp_139_i, i2 %tmp_58, i2 %tmp_59

ST_2: tmp_157_8_i [1/1] 0.00ns
_ifconv212:12  %tmp_157_8_i = zext i10 %tmp_57 to i64

ST_2: WBRAM_8_0_0_addr [1/1] 0.00ns
_ifconv212:13  %WBRAM_8_0_0_addr = getelementptr [1024 x float]* @WBRAM_8_0_0, i64 0, i64 %tmp_157_8_i

ST_2: WBRAM_8_0_0_load [4/4] 2.61ns
_ifconv212:14  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr, align 4

ST_2: WBRAM_8_1_0_addr [1/1] 0.00ns
_ifconv212:15  %WBRAM_8_1_0_addr = getelementptr [1024 x float]* @WBRAM_8_1_0, i64 0, i64 %tmp_157_8_i

ST_2: WBRAM_8_1_0_load [4/4] 2.61ns
_ifconv212:16  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr, align 4

ST_2: WBRAM_8_2_0_addr [1/1] 0.00ns
_ifconv212:17  %WBRAM_8_2_0_addr = getelementptr [1024 x float]* @WBRAM_8_2_0, i64 0, i64 %tmp_157_8_i

ST_2: WBRAM_8_2_0_load [4/4] 2.61ns
_ifconv212:18  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr, align 4

ST_2: stg_290 [1/1] 0.00ns
_ifconv212:124  br i1 %tmp_i, label %setChannel.exit.8.i, label %getChannel.exit.i.8.i

ST_2: empty_21 [1/1] 0.00ns
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_441_i)

ST_2: co_V_8_i [1/1] 0.00ns
:1  %co_V_8_i = or i10 %tmp_i_13, 9

ST_2: exitcond_9_i [1/1] 2.07ns
:2  %exitcond_9_i = icmp eq i10 %co_V_8_i, %ch_out_V_read

ST_2: stg_294 [1/1] 0.00ns
:3  br i1 %exitcond_9_i, label %.exit, label %_ifconv239

ST_2: tmp_479_i [1/1] 0.00ns
_ifconv239:0  %tmp_479_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_9_i [1/1] 0.00ns
_ifconv239:2  %rhs_V_9_i = zext i10 %co_V_8_i to i20

ST_2: r_V_9_i [1/1] 2.08ns
_ifconv239:3  %r_V_9_i = add i20 %rhs_V_9_i, %lhs_V_i

ST_2: tmp_155_9_cast_i [1/1] 0.00ns
_ifconv239:4  %tmp_155_9_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_9_i, i32 4, i32 6)

ST_2: weightID_9_i [1/1] 1.37ns
_ifconv239:5  %weightID_9_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_9_cast_i

ST_2: tmp_62 [1/1] 0.00ns
_ifconv239:6  %tmp_62 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_9_i, i32 4, i32 13)

ST_2: tmp_63 [1/1] 0.00ns
_ifconv239:7  %tmp_63 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_9_i, i32 7, i32 16)

ST_2: tmp_64 [1/1] 1.37ns
_ifconv239:8  %tmp_64 = select i1 %tmp_139_i, i10 %tmp_62, i10 %tmp_63

ST_2: tmp_65 [1/1] 0.00ns
_ifconv239:9  %tmp_65 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_9_i, i32 14, i32 15)

ST_2: tmp_66 [1/1] 0.00ns
_ifconv239:10  %tmp_66 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_9_i, i32 17, i32 18)

ST_2: tmp_67 [1/1] 1.37ns
_ifconv239:11  %tmp_67 = select i1 %tmp_139_i, i2 %tmp_65, i2 %tmp_66

ST_2: tmp_157_9_i [1/1] 0.00ns
_ifconv239:12  %tmp_157_9_i = zext i10 %tmp_64 to i64

ST_2: WBRAM_9_0_0_addr [1/1] 0.00ns
_ifconv239:13  %WBRAM_9_0_0_addr = getelementptr [1024 x float]* @WBRAM_9_0_0, i64 0, i64 %tmp_157_9_i

ST_2: WBRAM_9_0_0_load [4/4] 2.61ns
_ifconv239:14  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr, align 4

ST_2: WBRAM_9_1_0_addr [1/1] 0.00ns
_ifconv239:15  %WBRAM_9_1_0_addr = getelementptr [1024 x float]* @WBRAM_9_1_0, i64 0, i64 %tmp_157_9_i

ST_2: WBRAM_9_1_0_load [4/4] 2.61ns
_ifconv239:16  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr, align 4

ST_2: WBRAM_9_2_0_addr [1/1] 0.00ns
_ifconv239:17  %WBRAM_9_2_0_addr = getelementptr [1024 x float]* @WBRAM_9_2_0, i64 0, i64 %tmp_157_9_i

ST_2: WBRAM_9_2_0_load [4/4] 2.61ns
_ifconv239:18  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr, align 4

ST_2: stg_313 [1/1] 0.00ns
_ifconv239:124  br i1 %tmp_i, label %setChannel.exit.9.i, label %getChannel.exit.i.9.i

ST_2: empty_22 [1/1] 0.00ns
:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_479_i)

ST_2: co_V_9_i [1/1] 0.00ns
:1  %co_V_9_i = or i10 %tmp_i_13, 10

ST_2: exitcond_i_23 [1/1] 2.07ns
:2  %exitcond_i_23 = icmp eq i10 %co_V_9_i, %ch_out_V_read

ST_2: stg_317 [1/1] 0.00ns
:3  br i1 %exitcond_i_23, label %.exit, label %_ifconv266

ST_2: tmp_517_i [1/1] 0.00ns
_ifconv266:0  %tmp_517_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_i_25 [1/1] 0.00ns
_ifconv266:2  %rhs_V_i_25 = zext i10 %co_V_9_i to i20

ST_2: r_V_i_26 [1/1] 2.08ns
_ifconv266:3  %r_V_i_26 = add i20 %rhs_V_i_25, %lhs_V_i

ST_2: tmp_155_cast_i_27 [1/1] 0.00ns
_ifconv266:4  %tmp_155_cast_i_27 = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_i_26, i32 4, i32 6)

ST_2: weightID_i_28 [1/1] 1.37ns
_ifconv266:5  %weightID_i_28 = select i1 %tmp_139_i, i3 0, i3 %tmp_155_cast_i_27

ST_2: tmp_69 [1/1] 0.00ns
_ifconv266:6  %tmp_69 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_i_26, i32 4, i32 13)

ST_2: tmp_70 [1/1] 0.00ns
_ifconv266:7  %tmp_70 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_i_26, i32 7, i32 16)

ST_2: tmp_71 [1/1] 1.37ns
_ifconv266:8  %tmp_71 = select i1 %tmp_139_i, i10 %tmp_69, i10 %tmp_70

ST_2: tmp_72 [1/1] 0.00ns
_ifconv266:9  %tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_i_26, i32 14, i32 15)

ST_2: tmp_73 [1/1] 0.00ns
_ifconv266:10  %tmp_73 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_i_26, i32 17, i32 18)

ST_2: tmp_74 [1/1] 1.37ns
_ifconv266:11  %tmp_74 = select i1 %tmp_139_i, i2 %tmp_72, i2 %tmp_73

ST_2: tmp_157_i_29 [1/1] 0.00ns
_ifconv266:12  %tmp_157_i_29 = zext i10 %tmp_71 to i64

ST_2: WBRAM_10_0_0_addr [1/1] 0.00ns
_ifconv266:13  %WBRAM_10_0_0_addr = getelementptr [1024 x float]* @WBRAM_10_0_0, i64 0, i64 %tmp_157_i_29

ST_2: WBRAM_10_0_0_load [4/4] 2.61ns
_ifconv266:14  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr, align 4

ST_2: WBRAM_10_1_0_addr [1/1] 0.00ns
_ifconv266:15  %WBRAM_10_1_0_addr = getelementptr [1024 x float]* @WBRAM_10_1_0, i64 0, i64 %tmp_157_i_29

ST_2: WBRAM_10_1_0_load [4/4] 2.61ns
_ifconv266:16  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr, align 4

ST_2: WBRAM_10_2_0_addr [1/1] 0.00ns
_ifconv266:17  %WBRAM_10_2_0_addr = getelementptr [1024 x float]* @WBRAM_10_2_0, i64 0, i64 %tmp_157_i_29

ST_2: WBRAM_10_2_0_load [4/4] 2.61ns
_ifconv266:18  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr, align 4

ST_2: stg_336 [1/1] 0.00ns
_ifconv266:124  br i1 %tmp_i, label %setChannel.exit.10.i, label %getChannel.exit.i.10.i

ST_2: empty_24 [1/1] 0.00ns
:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_517_i)

ST_2: co_V_10_i [1/1] 0.00ns
:1  %co_V_10_i = or i10 %tmp_i_13, 11

ST_2: exitcond_10_i [1/1] 2.07ns
:2  %exitcond_10_i = icmp eq i10 %co_V_10_i, %ch_out_V_read

ST_2: stg_340 [1/1] 0.00ns
:3  br i1 %exitcond_10_i, label %.exit, label %_ifconv293

ST_2: tmp_555_i [1/1] 0.00ns
_ifconv293:0  %tmp_555_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_10_i [1/1] 0.00ns
_ifconv293:2  %rhs_V_10_i = zext i10 %co_V_10_i to i20

ST_2: r_V_10_i [1/1] 2.08ns
_ifconv293:3  %r_V_10_i = add i20 %rhs_V_10_i, %lhs_V_i

ST_2: tmp_155_10_cast_i [1/1] 0.00ns
_ifconv293:4  %tmp_155_10_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_10_i, i32 4, i32 6)

ST_2: weightID_10_i [1/1] 1.37ns
_ifconv293:5  %weightID_10_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_10_cast_i

ST_2: tmp_76 [1/1] 0.00ns
_ifconv293:6  %tmp_76 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_10_i, i32 4, i32 13)

ST_2: tmp_77 [1/1] 0.00ns
_ifconv293:7  %tmp_77 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_10_i, i32 7, i32 16)

ST_2: tmp_78 [1/1] 1.37ns
_ifconv293:8  %tmp_78 = select i1 %tmp_139_i, i10 %tmp_76, i10 %tmp_77

ST_2: tmp_79 [1/1] 0.00ns
_ifconv293:9  %tmp_79 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_10_i, i32 14, i32 15)

ST_2: tmp_80 [1/1] 0.00ns
_ifconv293:10  %tmp_80 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_10_i, i32 17, i32 18)

ST_2: tmp_81 [1/1] 1.37ns
_ifconv293:11  %tmp_81 = select i1 %tmp_139_i, i2 %tmp_79, i2 %tmp_80

ST_2: tmp_157_10_i [1/1] 0.00ns
_ifconv293:12  %tmp_157_10_i = zext i10 %tmp_78 to i64

ST_2: WBRAM_11_0_0_addr [1/1] 0.00ns
_ifconv293:13  %WBRAM_11_0_0_addr = getelementptr [1024 x float]* @WBRAM_11_0_0, i64 0, i64 %tmp_157_10_i

ST_2: WBRAM_11_0_0_load [4/4] 2.61ns
_ifconv293:14  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr, align 4

ST_2: WBRAM_11_1_0_addr [1/1] 0.00ns
_ifconv293:15  %WBRAM_11_1_0_addr = getelementptr [1024 x float]* @WBRAM_11_1_0, i64 0, i64 %tmp_157_10_i

ST_2: WBRAM_11_1_0_load [4/4] 2.61ns
_ifconv293:16  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr, align 4

ST_2: WBRAM_11_2_0_addr [1/1] 0.00ns
_ifconv293:17  %WBRAM_11_2_0_addr = getelementptr [1024 x float]* @WBRAM_11_2_0, i64 0, i64 %tmp_157_10_i

ST_2: WBRAM_11_2_0_load [4/4] 2.61ns
_ifconv293:18  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr, align 4

ST_2: stg_359 [1/1] 0.00ns
_ifconv293:124  br i1 %tmp_i, label %setChannel.exit.11.i, label %getChannel.exit.i.11.i

ST_2: empty_31 [1/1] 0.00ns
:0  %empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_555_i)

ST_2: co_V_11_i [1/1] 0.00ns
:1  %co_V_11_i = or i10 %tmp_i_13, 12

ST_2: exitcond_11_i [1/1] 2.07ns
:2  %exitcond_11_i = icmp eq i10 %co_V_11_i, %ch_out_V_read

ST_2: stg_363 [1/1] 0.00ns
:3  br i1 %exitcond_11_i, label %.exit, label %_ifconv320

ST_2: tmp_593_i [1/1] 0.00ns
_ifconv320:0  %tmp_593_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_11_i [1/1] 0.00ns
_ifconv320:2  %rhs_V_11_i = zext i10 %co_V_11_i to i20

ST_2: r_V_11_i [1/1] 2.08ns
_ifconv320:3  %r_V_11_i = add i20 %rhs_V_11_i, %lhs_V_i

ST_2: tmp_155_11_cast_i [1/1] 0.00ns
_ifconv320:4  %tmp_155_11_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_11_i, i32 4, i32 6)

ST_2: weightID_11_i [1/1] 1.37ns
_ifconv320:5  %weightID_11_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_11_cast_i

ST_2: tmp_83 [1/1] 0.00ns
_ifconv320:6  %tmp_83 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_11_i, i32 4, i32 13)

ST_2: tmp_84 [1/1] 0.00ns
_ifconv320:7  %tmp_84 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_11_i, i32 7, i32 16)

ST_2: tmp_85 [1/1] 1.37ns
_ifconv320:8  %tmp_85 = select i1 %tmp_139_i, i10 %tmp_83, i10 %tmp_84

ST_2: tmp_86 [1/1] 0.00ns
_ifconv320:9  %tmp_86 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_11_i, i32 14, i32 15)

ST_2: tmp_87 [1/1] 0.00ns
_ifconv320:10  %tmp_87 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_11_i, i32 17, i32 18)

ST_2: tmp_88 [1/1] 1.37ns
_ifconv320:11  %tmp_88 = select i1 %tmp_139_i, i2 %tmp_86, i2 %tmp_87

ST_2: tmp_157_11_i [1/1] 0.00ns
_ifconv320:12  %tmp_157_11_i = zext i10 %tmp_85 to i64

ST_2: WBRAM_12_0_0_addr [1/1] 0.00ns
_ifconv320:13  %WBRAM_12_0_0_addr = getelementptr [1024 x float]* @WBRAM_12_0_0, i64 0, i64 %tmp_157_11_i

ST_2: WBRAM_12_0_0_load [4/4] 2.61ns
_ifconv320:14  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr, align 4

ST_2: WBRAM_12_1_0_addr [1/1] 0.00ns
_ifconv320:15  %WBRAM_12_1_0_addr = getelementptr [1024 x float]* @WBRAM_12_1_0, i64 0, i64 %tmp_157_11_i

ST_2: WBRAM_12_1_0_load [4/4] 2.61ns
_ifconv320:16  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr, align 4

ST_2: WBRAM_12_2_0_addr [1/1] 0.00ns
_ifconv320:17  %WBRAM_12_2_0_addr = getelementptr [1024 x float]* @WBRAM_12_2_0, i64 0, i64 %tmp_157_11_i

ST_2: WBRAM_12_2_0_load [4/4] 2.61ns
_ifconv320:18  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr, align 4

ST_2: stg_382 [1/1] 0.00ns
_ifconv320:124  br i1 %tmp_i, label %setChannel.exit.12.i, label %getChannel.exit.i.12.i

ST_2: empty_32 [1/1] 0.00ns
:0  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_593_i)

ST_2: co_V_12_i [1/1] 0.00ns
:1  %co_V_12_i = or i10 %tmp_i_13, 13

ST_2: exitcond_12_i [1/1] 2.07ns
:2  %exitcond_12_i = icmp eq i10 %co_V_12_i, %ch_out_V_read

ST_2: stg_386 [1/1] 0.00ns
:3  br i1 %exitcond_12_i, label %.exit, label %_ifconv347

ST_2: tmp_631_i [1/1] 0.00ns
_ifconv347:0  %tmp_631_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_12_i [1/1] 0.00ns
_ifconv347:2  %rhs_V_12_i = zext i10 %co_V_12_i to i20

ST_2: r_V_12_i [1/1] 2.08ns
_ifconv347:3  %r_V_12_i = add i20 %rhs_V_12_i, %lhs_V_i

ST_2: tmp_155_12_cast_i [1/1] 0.00ns
_ifconv347:4  %tmp_155_12_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_12_i, i32 4, i32 6)

ST_2: weightID_12_i [1/1] 1.37ns
_ifconv347:5  %weightID_12_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_12_cast_i

ST_2: tmp_90 [1/1] 0.00ns
_ifconv347:6  %tmp_90 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_12_i, i32 4, i32 13)

ST_2: tmp_91 [1/1] 0.00ns
_ifconv347:7  %tmp_91 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_12_i, i32 7, i32 16)

ST_2: tmp_92 [1/1] 1.37ns
_ifconv347:8  %tmp_92 = select i1 %tmp_139_i, i10 %tmp_90, i10 %tmp_91

ST_2: tmp_93 [1/1] 0.00ns
_ifconv347:9  %tmp_93 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_12_i, i32 14, i32 15)

ST_2: tmp_94 [1/1] 0.00ns
_ifconv347:10  %tmp_94 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_12_i, i32 17, i32 18)

ST_2: tmp_95 [1/1] 1.37ns
_ifconv347:11  %tmp_95 = select i1 %tmp_139_i, i2 %tmp_93, i2 %tmp_94

ST_2: tmp_157_12_i [1/1] 0.00ns
_ifconv347:12  %tmp_157_12_i = zext i10 %tmp_92 to i64

ST_2: WBRAM_13_0_0_addr [1/1] 0.00ns
_ifconv347:13  %WBRAM_13_0_0_addr = getelementptr [1024 x float]* @WBRAM_13_0_0, i64 0, i64 %tmp_157_12_i

ST_2: WBRAM_13_0_0_load [4/4] 2.61ns
_ifconv347:14  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr, align 4

ST_2: WBRAM_13_1_0_addr [1/1] 0.00ns
_ifconv347:15  %WBRAM_13_1_0_addr = getelementptr [1024 x float]* @WBRAM_13_1_0, i64 0, i64 %tmp_157_12_i

ST_2: WBRAM_13_1_0_load [4/4] 2.61ns
_ifconv347:16  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr, align 4

ST_2: WBRAM_13_2_0_addr [1/1] 0.00ns
_ifconv347:17  %WBRAM_13_2_0_addr = getelementptr [1024 x float]* @WBRAM_13_2_0, i64 0, i64 %tmp_157_12_i

ST_2: WBRAM_13_2_0_load [4/4] 2.61ns
_ifconv347:18  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr, align 4

ST_2: stg_405 [1/1] 0.00ns
_ifconv347:124  br i1 %tmp_i, label %setChannel.exit.13.i, label %getChannel.exit.i.13.i

ST_2: empty_33 [1/1] 0.00ns
:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_631_i)

ST_2: co_V_13_i [1/1] 0.00ns
:1  %co_V_13_i = or i10 %tmp_i_13, 14

ST_2: exitcond_13_i [1/1] 2.07ns
:2  %exitcond_13_i = icmp eq i10 %co_V_13_i, %ch_out_V_read

ST_2: stg_409 [1/1] 0.00ns
:3  br i1 %exitcond_13_i, label %.exit, label %_ifconv374

ST_2: tmp_669_i [1/1] 0.00ns
_ifconv374:0  %tmp_669_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_13_i [1/1] 0.00ns
_ifconv374:2  %rhs_V_13_i = zext i10 %co_V_13_i to i20

ST_2: r_V_13_i [1/1] 2.08ns
_ifconv374:3  %r_V_13_i = add i20 %rhs_V_13_i, %lhs_V_i

ST_2: tmp_155_13_cast_i [1/1] 0.00ns
_ifconv374:4  %tmp_155_13_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_13_i, i32 4, i32 6)

ST_2: weightID_13_i [1/1] 1.37ns
_ifconv374:5  %weightID_13_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_13_cast_i

ST_2: tmp_97 [1/1] 0.00ns
_ifconv374:6  %tmp_97 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_13_i, i32 4, i32 13)

ST_2: tmp_98 [1/1] 0.00ns
_ifconv374:7  %tmp_98 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_13_i, i32 7, i32 16)

ST_2: tmp_99 [1/1] 1.37ns
_ifconv374:8  %tmp_99 = select i1 %tmp_139_i, i10 %tmp_97, i10 %tmp_98

ST_2: tmp_100 [1/1] 0.00ns
_ifconv374:9  %tmp_100 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_13_i, i32 14, i32 15)

ST_2: tmp_101 [1/1] 0.00ns
_ifconv374:10  %tmp_101 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_13_i, i32 17, i32 18)

ST_2: tmp_102 [1/1] 1.37ns
_ifconv374:11  %tmp_102 = select i1 %tmp_139_i, i2 %tmp_100, i2 %tmp_101

ST_2: tmp_157_13_i [1/1] 0.00ns
_ifconv374:12  %tmp_157_13_i = zext i10 %tmp_99 to i64

ST_2: WBRAM_14_0_0_addr [1/1] 0.00ns
_ifconv374:13  %WBRAM_14_0_0_addr = getelementptr [1024 x float]* @WBRAM_14_0_0, i64 0, i64 %tmp_157_13_i

ST_2: WBRAM_14_0_0_load [4/4] 2.61ns
_ifconv374:14  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr, align 4

ST_2: WBRAM_14_1_0_addr [1/1] 0.00ns
_ifconv374:15  %WBRAM_14_1_0_addr = getelementptr [1024 x float]* @WBRAM_14_1_0, i64 0, i64 %tmp_157_13_i

ST_2: WBRAM_14_1_0_load [4/4] 2.61ns
_ifconv374:16  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr, align 4

ST_2: WBRAM_14_2_0_addr [1/1] 0.00ns
_ifconv374:17  %WBRAM_14_2_0_addr = getelementptr [1024 x float]* @WBRAM_14_2_0, i64 0, i64 %tmp_157_13_i

ST_2: WBRAM_14_2_0_load [4/4] 2.61ns
_ifconv374:18  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr, align 4

ST_2: stg_428 [1/1] 0.00ns
_ifconv374:124  br i1 %tmp_i, label %setChannel.exit.14.i, label %getChannel.exit.i.14.i

ST_2: empty_34 [1/1] 0.00ns
:0  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_669_i)

ST_2: co_V_14_i [1/1] 0.00ns
:1  %co_V_14_i = or i10 %tmp_i_13, 15

ST_2: exitcond_14_i [1/1] 2.07ns
:2  %exitcond_14_i = icmp eq i10 %co_V_14_i, %ch_out_V_read

ST_2: stg_432 [1/1] 0.00ns
:3  br i1 %exitcond_14_i, label %.exit, label %_ifconv401

ST_2: tmp_707_i [1/1] 0.00ns
_ifconv401:0  %tmp_707_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1807)

ST_2: rhs_V_14_i [1/1] 0.00ns
_ifconv401:2  %rhs_V_14_i = zext i10 %co_V_14_i to i20

ST_2: r_V_14_i [1/1] 2.08ns
_ifconv401:3  %r_V_14_i = add i20 %rhs_V_14_i, %lhs_V_i

ST_2: tmp_155_14_cast_i [1/1] 0.00ns
_ifconv401:4  %tmp_155_14_cast_i = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_14_i, i32 4, i32 6)

ST_2: weightID_14_i [1/1] 1.37ns
_ifconv401:5  %weightID_14_i = select i1 %tmp_139_i, i3 0, i3 %tmp_155_14_cast_i

ST_2: tmp_104 [1/1] 0.00ns
_ifconv401:6  %tmp_104 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_14_i, i32 4, i32 13)

ST_2: tmp_105 [1/1] 0.00ns
_ifconv401:7  %tmp_105 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_14_i, i32 7, i32 16)

ST_2: tmp_106 [1/1] 1.37ns
_ifconv401:8  %tmp_106 = select i1 %tmp_139_i, i10 %tmp_104, i10 %tmp_105

ST_2: tmp_107 [1/1] 0.00ns
_ifconv401:9  %tmp_107 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_14_i, i32 14, i32 15)

ST_2: tmp_108 [1/1] 0.00ns
_ifconv401:10  %tmp_108 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_14_i, i32 17, i32 18)

ST_2: tmp_109 [1/1] 1.37ns
_ifconv401:11  %tmp_109 = select i1 %tmp_139_i, i2 %tmp_107, i2 %tmp_108

ST_2: tmp_157_14_i [1/1] 0.00ns
_ifconv401:12  %tmp_157_14_i = zext i10 %tmp_106 to i64

ST_2: WBRAM_15_0_0_addr [1/1] 0.00ns
_ifconv401:13  %WBRAM_15_0_0_addr = getelementptr [1024 x float]* @WBRAM_15_0_0, i64 0, i64 %tmp_157_14_i

ST_2: WBRAM_15_0_0_load [4/4] 2.61ns
_ifconv401:14  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr, align 4

ST_2: WBRAM_15_1_0_addr [1/1] 0.00ns
_ifconv401:15  %WBRAM_15_1_0_addr = getelementptr [1024 x float]* @WBRAM_15_1_0, i64 0, i64 %tmp_157_14_i

ST_2: WBRAM_15_1_0_load [4/4] 2.61ns
_ifconv401:16  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr, align 4

ST_2: WBRAM_15_2_0_addr [1/1] 0.00ns
_ifconv401:17  %WBRAM_15_2_0_addr = getelementptr [1024 x float]* @WBRAM_15_2_0, i64 0, i64 %tmp_157_14_i

ST_2: WBRAM_15_2_0_load [4/4] 2.61ns
_ifconv401:18  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr, align 4

ST_2: stg_451 [1/1] 0.00ns
_ifconv401:124  br i1 %tmp_i, label %setChannel.exit.15.i, label %getChannel.exit.i.15.i

ST_2: empty_35 [1/1] 0.00ns
:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1807, i32 %tmp_707_i)

ST_2: co_V_15_i [1/1] 1.84ns
:1  %co_V_15_i = add i10 %tmp_i_13, 16

ST_2: stg_454 [1/1] 0.00ns
:2  br label %0


 <State 3>: 2.61ns
ST_3: WBRAM_0_0_0_load [3/4] 2.61ns
_ifconv:19  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr, align 4

ST_3: WBRAM_0_1_0_load [3/4] 2.61ns
_ifconv:21  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr, align 4

ST_3: WBRAM_0_2_0_load [3/4] 2.61ns
_ifconv:23  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr, align 4

ST_3: WBRAM_1_0_0_load [3/4] 2.61ns
_ifconv23:14  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr, align 4

ST_3: WBRAM_1_1_0_load [3/4] 2.61ns
_ifconv23:16  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr, align 4

ST_3: WBRAM_1_2_0_load [3/4] 2.61ns
_ifconv23:18  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr, align 4

ST_3: WBRAM_2_0_0_load [3/4] 2.61ns
_ifconv50:14  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr, align 4

ST_3: WBRAM_2_1_0_load [3/4] 2.61ns
_ifconv50:16  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr, align 4

ST_3: WBRAM_2_2_0_load [3/4] 2.61ns
_ifconv50:18  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr, align 4

ST_3: WBRAM_3_0_0_load [3/4] 2.61ns
_ifconv77:14  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr, align 4

ST_3: WBRAM_3_1_0_load [3/4] 2.61ns
_ifconv77:16  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr, align 4

ST_3: WBRAM_3_2_0_load [3/4] 2.61ns
_ifconv77:18  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr, align 4

ST_3: WBRAM_4_0_0_load [3/4] 2.61ns
_ifconv104:14  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr, align 4

ST_3: WBRAM_4_1_0_load [3/4] 2.61ns
_ifconv104:16  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr, align 4

ST_3: WBRAM_4_2_0_load [3/4] 2.61ns
_ifconv104:18  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr, align 4

ST_3: WBRAM_5_0_0_load [3/4] 2.61ns
_ifconv131:14  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr, align 4

ST_3: WBRAM_5_1_0_load [3/4] 2.61ns
_ifconv131:16  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr, align 4

ST_3: WBRAM_5_2_0_load [3/4] 2.61ns
_ifconv131:18  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr, align 4

ST_3: WBRAM_6_0_0_load [3/4] 2.61ns
_ifconv158:14  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr, align 4

ST_3: WBRAM_6_1_0_load [3/4] 2.61ns
_ifconv158:16  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr, align 4

ST_3: WBRAM_6_2_0_load [3/4] 2.61ns
_ifconv158:18  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr, align 4

ST_3: WBRAM_7_0_0_load [3/4] 2.61ns
_ifconv185:14  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr, align 4

ST_3: WBRAM_7_1_0_load [3/4] 2.61ns
_ifconv185:16  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr, align 4

ST_3: WBRAM_7_2_0_load [3/4] 2.61ns
_ifconv185:18  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr, align 4

ST_3: WBRAM_8_0_0_load [3/4] 2.61ns
_ifconv212:14  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr, align 4

ST_3: WBRAM_8_1_0_load [3/4] 2.61ns
_ifconv212:16  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr, align 4

ST_3: WBRAM_8_2_0_load [3/4] 2.61ns
_ifconv212:18  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr, align 4

ST_3: WBRAM_9_0_0_load [3/4] 2.61ns
_ifconv239:14  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr, align 4

ST_3: WBRAM_9_1_0_load [3/4] 2.61ns
_ifconv239:16  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr, align 4

ST_3: WBRAM_9_2_0_load [3/4] 2.61ns
_ifconv239:18  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr, align 4

ST_3: WBRAM_10_0_0_load [3/4] 2.61ns
_ifconv266:14  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr, align 4

ST_3: WBRAM_10_1_0_load [3/4] 2.61ns
_ifconv266:16  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr, align 4

ST_3: WBRAM_10_2_0_load [3/4] 2.61ns
_ifconv266:18  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr, align 4

ST_3: WBRAM_11_0_0_load [3/4] 2.61ns
_ifconv293:14  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr, align 4

ST_3: WBRAM_11_1_0_load [3/4] 2.61ns
_ifconv293:16  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr, align 4

ST_3: WBRAM_11_2_0_load [3/4] 2.61ns
_ifconv293:18  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr, align 4

ST_3: WBRAM_12_0_0_load [3/4] 2.61ns
_ifconv320:14  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr, align 4

ST_3: WBRAM_12_1_0_load [3/4] 2.61ns
_ifconv320:16  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr, align 4

ST_3: WBRAM_12_2_0_load [3/4] 2.61ns
_ifconv320:18  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr, align 4

ST_3: WBRAM_13_0_0_load [3/4] 2.61ns
_ifconv347:14  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr, align 4

ST_3: WBRAM_13_1_0_load [3/4] 2.61ns
_ifconv347:16  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr, align 4

ST_3: WBRAM_13_2_0_load [3/4] 2.61ns
_ifconv347:18  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr, align 4

ST_3: WBRAM_14_0_0_load [3/4] 2.61ns
_ifconv374:14  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr, align 4

ST_3: WBRAM_14_1_0_load [3/4] 2.61ns
_ifconv374:16  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr, align 4

ST_3: WBRAM_14_2_0_load [3/4] 2.61ns
_ifconv374:18  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr, align 4

ST_3: WBRAM_15_0_0_load [3/4] 2.61ns
_ifconv401:14  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr, align 4

ST_3: WBRAM_15_1_0_load [3/4] 2.61ns
_ifconv401:16  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr, align 4

ST_3: WBRAM_15_2_0_load [3/4] 2.61ns
_ifconv401:18  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr, align 4


 <State 4>: 2.61ns
ST_4: WBRAM_0_0_0_load [2/4] 2.61ns
_ifconv:19  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr, align 4

ST_4: WBRAM_0_1_0_load [2/4] 2.61ns
_ifconv:21  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr, align 4

ST_4: WBRAM_0_2_0_load [2/4] 2.61ns
_ifconv:23  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr, align 4

ST_4: WBRAM_1_0_0_load [2/4] 2.61ns
_ifconv23:14  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr, align 4

ST_4: WBRAM_1_1_0_load [2/4] 2.61ns
_ifconv23:16  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr, align 4

ST_4: WBRAM_1_2_0_load [2/4] 2.61ns
_ifconv23:18  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr, align 4

ST_4: WBRAM_2_0_0_load [2/4] 2.61ns
_ifconv50:14  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr, align 4

ST_4: WBRAM_2_1_0_load [2/4] 2.61ns
_ifconv50:16  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr, align 4

ST_4: WBRAM_2_2_0_load [2/4] 2.61ns
_ifconv50:18  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr, align 4

ST_4: WBRAM_3_0_0_load [2/4] 2.61ns
_ifconv77:14  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr, align 4

ST_4: WBRAM_3_1_0_load [2/4] 2.61ns
_ifconv77:16  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr, align 4

ST_4: WBRAM_3_2_0_load [2/4] 2.61ns
_ifconv77:18  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr, align 4

ST_4: WBRAM_4_0_0_load [2/4] 2.61ns
_ifconv104:14  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr, align 4

ST_4: WBRAM_4_1_0_load [2/4] 2.61ns
_ifconv104:16  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr, align 4

ST_4: WBRAM_4_2_0_load [2/4] 2.61ns
_ifconv104:18  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr, align 4

ST_4: WBRAM_5_0_0_load [2/4] 2.61ns
_ifconv131:14  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr, align 4

ST_4: WBRAM_5_1_0_load [2/4] 2.61ns
_ifconv131:16  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr, align 4

ST_4: WBRAM_5_2_0_load [2/4] 2.61ns
_ifconv131:18  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr, align 4

ST_4: WBRAM_6_0_0_load [2/4] 2.61ns
_ifconv158:14  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr, align 4

ST_4: WBRAM_6_1_0_load [2/4] 2.61ns
_ifconv158:16  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr, align 4

ST_4: WBRAM_6_2_0_load [2/4] 2.61ns
_ifconv158:18  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr, align 4

ST_4: WBRAM_7_0_0_load [2/4] 2.61ns
_ifconv185:14  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr, align 4

ST_4: WBRAM_7_1_0_load [2/4] 2.61ns
_ifconv185:16  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr, align 4

ST_4: WBRAM_7_2_0_load [2/4] 2.61ns
_ifconv185:18  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr, align 4

ST_4: WBRAM_8_0_0_load [2/4] 2.61ns
_ifconv212:14  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr, align 4

ST_4: WBRAM_8_1_0_load [2/4] 2.61ns
_ifconv212:16  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr, align 4

ST_4: WBRAM_8_2_0_load [2/4] 2.61ns
_ifconv212:18  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr, align 4

ST_4: WBRAM_9_0_0_load [2/4] 2.61ns
_ifconv239:14  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr, align 4

ST_4: WBRAM_9_1_0_load [2/4] 2.61ns
_ifconv239:16  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr, align 4

ST_4: WBRAM_9_2_0_load [2/4] 2.61ns
_ifconv239:18  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr, align 4

ST_4: WBRAM_10_0_0_load [2/4] 2.61ns
_ifconv266:14  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr, align 4

ST_4: WBRAM_10_1_0_load [2/4] 2.61ns
_ifconv266:16  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr, align 4

ST_4: WBRAM_10_2_0_load [2/4] 2.61ns
_ifconv266:18  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr, align 4

ST_4: WBRAM_11_0_0_load [2/4] 2.61ns
_ifconv293:14  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr, align 4

ST_4: WBRAM_11_1_0_load [2/4] 2.61ns
_ifconv293:16  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr, align 4

ST_4: WBRAM_11_2_0_load [2/4] 2.61ns
_ifconv293:18  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr, align 4

ST_4: WBRAM_12_0_0_load [2/4] 2.61ns
_ifconv320:14  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr, align 4

ST_4: WBRAM_12_1_0_load [2/4] 2.61ns
_ifconv320:16  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr, align 4

ST_4: WBRAM_12_2_0_load [2/4] 2.61ns
_ifconv320:18  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr, align 4

ST_4: WBRAM_13_0_0_load [2/4] 2.61ns
_ifconv347:14  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr, align 4

ST_4: WBRAM_13_1_0_load [2/4] 2.61ns
_ifconv347:16  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr, align 4

ST_4: WBRAM_13_2_0_load [2/4] 2.61ns
_ifconv347:18  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr, align 4

ST_4: WBRAM_14_0_0_load [2/4] 2.61ns
_ifconv374:14  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr, align 4

ST_4: WBRAM_14_1_0_load [2/4] 2.61ns
_ifconv374:16  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr, align 4

ST_4: WBRAM_14_2_0_load [2/4] 2.61ns
_ifconv374:18  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr, align 4

ST_4: WBRAM_15_0_0_load [2/4] 2.61ns
_ifconv401:14  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr, align 4

ST_4: WBRAM_15_1_0_load [2/4] 2.61ns
_ifconv401:16  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr, align 4

ST_4: WBRAM_15_2_0_load [2/4] 2.61ns
_ifconv401:18  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr, align 4


 <State 5>: 4.18ns
ST_5: WBRAM_0_0_0_load [1/4] 2.61ns
_ifconv:19  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr, align 4

ST_5: WBRAM_0_1_0_load [1/4] 2.61ns
_ifconv:21  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr, align 4

ST_5: WBRAM_0_2_0_load [1/4] 2.61ns
_ifconv:23  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr, align 4

ST_5: weights_temp_0 [1/1] 1.57ns
_ifconv:24  %weights_temp_0 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_0_load, float %WBRAM_0_1_0_load, float %WBRAM_0_2_0_load, i2 %tmp_5)

ST_5: WBRAM_1_0_0_load [1/4] 2.61ns
_ifconv23:14  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr, align 4

ST_5: WBRAM_1_1_0_load [1/4] 2.61ns
_ifconv23:16  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr, align 4

ST_5: WBRAM_1_2_0_load [1/4] 2.61ns
_ifconv23:18  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr, align 4

ST_5: weights_temp_0_1 [1/1] 1.57ns
_ifconv23:19  %weights_temp_0_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_0_load, float %WBRAM_1_1_0_load, float %WBRAM_1_2_0_load, i2 %tmp_11)

ST_5: WBRAM_2_0_0_load [1/4] 2.61ns
_ifconv50:14  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr, align 4

ST_5: WBRAM_2_1_0_load [1/4] 2.61ns
_ifconv50:16  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr, align 4

ST_5: WBRAM_2_2_0_load [1/4] 2.61ns
_ifconv50:18  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr, align 4

ST_5: weights_temp_0_2 [1/1] 1.57ns
_ifconv50:19  %weights_temp_0_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_0_load, float %WBRAM_2_1_0_load, float %WBRAM_2_2_0_load, i2 %tmp_18)

ST_5: WBRAM_3_0_0_load [1/4] 2.61ns
_ifconv77:14  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr, align 4

ST_5: WBRAM_3_1_0_load [1/4] 2.61ns
_ifconv77:16  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr, align 4

ST_5: WBRAM_3_2_0_load [1/4] 2.61ns
_ifconv77:18  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr, align 4

ST_5: weights_temp_0_3 [1/1] 1.57ns
_ifconv77:19  %weights_temp_0_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_0_load, float %WBRAM_3_1_0_load, float %WBRAM_3_2_0_load, i2 %tmp_25)

ST_5: WBRAM_4_0_0_load [1/4] 2.61ns
_ifconv104:14  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr, align 4

ST_5: WBRAM_4_1_0_load [1/4] 2.61ns
_ifconv104:16  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr, align 4

ST_5: WBRAM_4_2_0_load [1/4] 2.61ns
_ifconv104:18  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr, align 4

ST_5: weights_temp_0_4 [1/1] 1.57ns
_ifconv104:19  %weights_temp_0_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_0_load, float %WBRAM_4_1_0_load, float %WBRAM_4_2_0_load, i2 %tmp_32)

ST_5: WBRAM_5_0_0_load [1/4] 2.61ns
_ifconv131:14  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr, align 4

ST_5: WBRAM_5_1_0_load [1/4] 2.61ns
_ifconv131:16  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr, align 4

ST_5: WBRAM_5_2_0_load [1/4] 2.61ns
_ifconv131:18  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr, align 4

ST_5: weights_temp_0_5 [1/1] 1.57ns
_ifconv131:19  %weights_temp_0_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_0_load, float %WBRAM_5_1_0_load, float %WBRAM_5_2_0_load, i2 %tmp_39)

ST_5: WBRAM_6_0_0_load [1/4] 2.61ns
_ifconv158:14  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr, align 4

ST_5: WBRAM_6_1_0_load [1/4] 2.61ns
_ifconv158:16  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr, align 4

ST_5: WBRAM_6_2_0_load [1/4] 2.61ns
_ifconv158:18  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr, align 4

ST_5: weights_temp_0_6 [1/1] 1.57ns
_ifconv158:19  %weights_temp_0_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_0_load, float %WBRAM_6_1_0_load, float %WBRAM_6_2_0_load, i2 %tmp_46)

ST_5: WBRAM_7_0_0_load [1/4] 2.61ns
_ifconv185:14  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr, align 4

ST_5: WBRAM_7_1_0_load [1/4] 2.61ns
_ifconv185:16  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr, align 4

ST_5: WBRAM_7_2_0_load [1/4] 2.61ns
_ifconv185:18  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr, align 4

ST_5: weights_temp_0_7 [1/1] 1.57ns
_ifconv185:19  %weights_temp_0_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_0_load, float %WBRAM_7_1_0_load, float %WBRAM_7_2_0_load, i2 %tmp_53)

ST_5: WBRAM_8_0_0_load [1/4] 2.61ns
_ifconv212:14  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr, align 4

ST_5: WBRAM_8_1_0_load [1/4] 2.61ns
_ifconv212:16  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr, align 4

ST_5: WBRAM_8_2_0_load [1/4] 2.61ns
_ifconv212:18  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr, align 4

ST_5: weights_temp_0_8 [1/1] 1.57ns
_ifconv212:19  %weights_temp_0_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_0_load, float %WBRAM_8_1_0_load, float %WBRAM_8_2_0_load, i2 %tmp_60)

ST_5: WBRAM_9_0_0_load [1/4] 2.61ns
_ifconv239:14  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr, align 4

ST_5: WBRAM_9_1_0_load [1/4] 2.61ns
_ifconv239:16  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr, align 4

ST_5: WBRAM_9_2_0_load [1/4] 2.61ns
_ifconv239:18  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr, align 4

ST_5: weights_temp_0_9 [1/1] 1.57ns
_ifconv239:19  %weights_temp_0_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_0_load, float %WBRAM_9_1_0_load, float %WBRAM_9_2_0_load, i2 %tmp_67)

ST_5: WBRAM_10_0_0_load [1/4] 2.61ns
_ifconv266:14  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr, align 4

ST_5: WBRAM_10_1_0_load [1/4] 2.61ns
_ifconv266:16  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr, align 4

ST_5: WBRAM_10_2_0_load [1/4] 2.61ns
_ifconv266:18  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr, align 4

ST_5: weights_temp_0_10 [1/1] 1.57ns
_ifconv266:19  %weights_temp_0_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_0_load, float %WBRAM_10_1_0_load, float %WBRAM_10_2_0_load, i2 %tmp_74)

ST_5: WBRAM_11_0_0_load [1/4] 2.61ns
_ifconv293:14  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr, align 4

ST_5: WBRAM_11_1_0_load [1/4] 2.61ns
_ifconv293:16  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr, align 4

ST_5: WBRAM_11_2_0_load [1/4] 2.61ns
_ifconv293:18  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr, align 4

ST_5: weights_temp_0_11 [1/1] 1.57ns
_ifconv293:19  %weights_temp_0_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_0_load, float %WBRAM_11_1_0_load, float %WBRAM_11_2_0_load, i2 %tmp_81)

ST_5: WBRAM_12_0_0_load [1/4] 2.61ns
_ifconv320:14  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr, align 4

ST_5: WBRAM_12_1_0_load [1/4] 2.61ns
_ifconv320:16  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr, align 4

ST_5: WBRAM_12_2_0_load [1/4] 2.61ns
_ifconv320:18  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr, align 4

ST_5: weights_temp_0_12 [1/1] 1.57ns
_ifconv320:19  %weights_temp_0_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_0_load, float %WBRAM_12_1_0_load, float %WBRAM_12_2_0_load, i2 %tmp_88)

ST_5: WBRAM_13_0_0_load [1/4] 2.61ns
_ifconv347:14  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr, align 4

ST_5: WBRAM_13_1_0_load [1/4] 2.61ns
_ifconv347:16  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr, align 4

ST_5: WBRAM_13_2_0_load [1/4] 2.61ns
_ifconv347:18  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr, align 4

ST_5: weights_temp_0_13 [1/1] 1.57ns
_ifconv347:19  %weights_temp_0_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_0_load, float %WBRAM_13_1_0_load, float %WBRAM_13_2_0_load, i2 %tmp_95)

ST_5: WBRAM_14_0_0_load [1/4] 2.61ns
_ifconv374:14  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr, align 4

ST_5: WBRAM_14_1_0_load [1/4] 2.61ns
_ifconv374:16  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr, align 4

ST_5: WBRAM_14_2_0_load [1/4] 2.61ns
_ifconv374:18  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr, align 4

ST_5: weights_temp_0_14 [1/1] 1.57ns
_ifconv374:19  %weights_temp_0_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_0_load, float %WBRAM_14_1_0_load, float %WBRAM_14_2_0_load, i2 %tmp_102)

ST_5: WBRAM_15_0_0_load [1/4] 2.61ns
_ifconv401:14  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr, align 4

ST_5: WBRAM_15_1_0_load [1/4] 2.61ns
_ifconv401:16  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr, align 4

ST_5: WBRAM_15_2_0_load [1/4] 2.61ns
_ifconv401:18  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr, align 4

ST_5: weights_temp_0_15 [1/1] 1.57ns
_ifconv401:19  %weights_temp_0_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_0_load, float %WBRAM_15_1_0_load, float %WBRAM_15_2_0_load, i2 %tmp_109)


 <State 6>: 7.07ns
ST_6: weights_local_load_0_i [1/1] 1.37ns
_ifconv:26  %weights_local_load_0_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0

ST_6: tmp_166_0_i [4/4] 5.70ns
_ifconv:112  %tmp_166_0_i = fmul float %weights_local_load_0_i, %p_read_9

ST_6: weights_local_load_1_i [1/1] 1.37ns
_ifconv23:20  %weights_local_load_1_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_1

ST_6: tmp_166_1_i [4/4] 5.70ns
_ifconv23:106  %tmp_166_1_i = fmul float %weights_local_load_1_i, %p_read_9

ST_6: weights_local_load_2_i [1/1] 1.37ns
_ifconv50:20  %weights_local_load_2_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_2

ST_6: tmp_166_2_i [4/4] 5.70ns
_ifconv50:106  %tmp_166_2_i = fmul float %weights_local_load_2_i, %p_read_9

ST_6: weights_local_load_3_i [1/1] 1.37ns
_ifconv77:20  %weights_local_load_3_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_3

ST_6: tmp_166_3_i [4/4] 5.70ns
_ifconv77:106  %tmp_166_3_i = fmul float %weights_local_load_3_i, %p_read_9

ST_6: weights_local_load_4_i [1/1] 1.37ns
_ifconv104:20  %weights_local_load_4_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_4

ST_6: tmp_166_4_i [4/4] 5.70ns
_ifconv104:106  %tmp_166_4_i = fmul float %weights_local_load_4_i, %p_read_9

ST_6: weights_local_load_5_i [1/1] 1.37ns
_ifconv131:20  %weights_local_load_5_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_5

ST_6: tmp_166_5_i [4/4] 5.70ns
_ifconv131:106  %tmp_166_5_i = fmul float %weights_local_load_5_i, %p_read_9

ST_6: weights_local_load_6_i [1/1] 1.37ns
_ifconv158:20  %weights_local_load_6_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_6

ST_6: tmp_166_6_i [4/4] 5.70ns
_ifconv158:106  %tmp_166_6_i = fmul float %weights_local_load_6_i, %p_read_9

ST_6: weights_local_load_7_i [1/1] 1.37ns
_ifconv185:20  %weights_local_load_7_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_7

ST_6: tmp_166_7_i [4/4] 5.70ns
_ifconv185:106  %tmp_166_7_i = fmul float %weights_local_load_7_i, %p_read_9

ST_6: weights_local_load_8_i [1/1] 1.37ns
_ifconv212:20  %weights_local_load_8_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_8

ST_6: tmp_166_8_i [4/4] 5.70ns
_ifconv212:106  %tmp_166_8_i = fmul float %weights_local_load_8_i, %p_read_9

ST_6: weights_local_load_9_i [1/1] 1.37ns
_ifconv239:20  %weights_local_load_9_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_9

ST_6: tmp_166_9_i [4/4] 5.70ns
_ifconv239:106  %tmp_166_9_i = fmul float %weights_local_load_9_i, %p_read_9

ST_6: weights_local_load_10_i [1/1] 1.37ns
_ifconv266:20  %weights_local_load_10_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_10

ST_6: tmp_166_10_i [4/4] 5.70ns
_ifconv266:106  %tmp_166_10_i = fmul float %weights_local_load_10_i, %p_read_9

ST_6: weights_local_load_11_i [1/1] 1.37ns
_ifconv293:20  %weights_local_load_11_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_11

ST_6: tmp_166_11_i [4/4] 5.70ns
_ifconv293:106  %tmp_166_11_i = fmul float %weights_local_load_11_i, %p_read_9

ST_6: weights_local_load_12_i [1/1] 1.37ns
_ifconv320:20  %weights_local_load_12_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_12

ST_6: tmp_166_12_i [4/4] 5.70ns
_ifconv320:106  %tmp_166_12_i = fmul float %weights_local_load_12_i, %p_read_9

ST_6: weights_local_load_13_i [1/1] 1.37ns
_ifconv347:20  %weights_local_load_13_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_13

ST_6: tmp_166_13_i [4/4] 5.70ns
_ifconv347:106  %tmp_166_13_i = fmul float %weights_local_load_13_i, %p_read_9

ST_6: weights_local_load_14_i [1/1] 1.37ns
_ifconv374:20  %weights_local_load_14_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_14

ST_6: tmp_166_14_i [4/4] 5.70ns
_ifconv374:106  %tmp_166_14_i = fmul float %weights_local_load_14_i, %p_read_9

ST_6: weights_local_load_15_i [1/1] 1.37ns
_ifconv401:20  %weights_local_load_15_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_0_15

ST_6: tmp_166_15_i [4/4] 5.70ns
_ifconv401:106  %tmp_166_15_i = fmul float %weights_local_load_15_i, %p_read_9


 <State 7>: 5.70ns
ST_7: WBRAM_0_0_1_addr [1/1] 0.00ns
_ifconv:27  %WBRAM_0_0_1_addr = getelementptr [1024 x float]* @WBRAM_0_0_1, i64 0, i64 %tmp_157_i

ST_7: WBRAM_0_0_1_load [4/4] 2.61ns
_ifconv:28  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr, align 4

ST_7: WBRAM_0_1_1_addr [1/1] 0.00ns
_ifconv:29  %WBRAM_0_1_1_addr = getelementptr [1024 x float]* @WBRAM_0_1_1, i64 0, i64 %tmp_157_i

ST_7: WBRAM_0_1_1_load [4/4] 2.61ns
_ifconv:30  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr, align 4

ST_7: WBRAM_0_2_1_addr [1/1] 0.00ns
_ifconv:31  %WBRAM_0_2_1_addr = getelementptr [1024 x float]* @WBRAM_0_2_1, i64 0, i64 %tmp_157_i

ST_7: WBRAM_0_2_1_load [4/4] 2.61ns
_ifconv:32  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr, align 4

ST_7: tmp_166_0_i [3/4] 5.70ns
_ifconv:112  %tmp_166_0_i = fmul float %weights_local_load_0_i, %p_read_9

ST_7: WBRAM_1_0_1_addr [1/1] 0.00ns
_ifconv23:21  %WBRAM_1_0_1_addr = getelementptr [1024 x float]* @WBRAM_1_0_1, i64 0, i64 %tmp_157_1_i

ST_7: WBRAM_1_0_1_load [4/4] 2.61ns
_ifconv23:22  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr, align 4

ST_7: WBRAM_1_1_1_addr [1/1] 0.00ns
_ifconv23:23  %WBRAM_1_1_1_addr = getelementptr [1024 x float]* @WBRAM_1_1_1, i64 0, i64 %tmp_157_1_i

ST_7: WBRAM_1_1_1_load [4/4] 2.61ns
_ifconv23:24  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr, align 4

ST_7: WBRAM_1_2_1_addr [1/1] 0.00ns
_ifconv23:25  %WBRAM_1_2_1_addr = getelementptr [1024 x float]* @WBRAM_1_2_1, i64 0, i64 %tmp_157_1_i

ST_7: WBRAM_1_2_1_load [4/4] 2.61ns
_ifconv23:26  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr, align 4

ST_7: tmp_166_1_i [3/4] 5.70ns
_ifconv23:106  %tmp_166_1_i = fmul float %weights_local_load_1_i, %p_read_9

ST_7: WBRAM_2_0_1_addr [1/1] 0.00ns
_ifconv50:21  %WBRAM_2_0_1_addr = getelementptr [1024 x float]* @WBRAM_2_0_1, i64 0, i64 %tmp_157_2_i

ST_7: WBRAM_2_0_1_load [4/4] 2.61ns
_ifconv50:22  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr, align 4

ST_7: WBRAM_2_1_1_addr [1/1] 0.00ns
_ifconv50:23  %WBRAM_2_1_1_addr = getelementptr [1024 x float]* @WBRAM_2_1_1, i64 0, i64 %tmp_157_2_i

ST_7: WBRAM_2_1_1_load [4/4] 2.61ns
_ifconv50:24  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr, align 4

ST_7: WBRAM_2_2_1_addr [1/1] 0.00ns
_ifconv50:25  %WBRAM_2_2_1_addr = getelementptr [1024 x float]* @WBRAM_2_2_1, i64 0, i64 %tmp_157_2_i

ST_7: WBRAM_2_2_1_load [4/4] 2.61ns
_ifconv50:26  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr, align 4

ST_7: tmp_166_2_i [3/4] 5.70ns
_ifconv50:106  %tmp_166_2_i = fmul float %weights_local_load_2_i, %p_read_9

ST_7: WBRAM_3_0_1_addr [1/1] 0.00ns
_ifconv77:21  %WBRAM_3_0_1_addr = getelementptr [1024 x float]* @WBRAM_3_0_1, i64 0, i64 %tmp_157_3_i

ST_7: WBRAM_3_0_1_load [4/4] 2.61ns
_ifconv77:22  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr, align 4

ST_7: WBRAM_3_1_1_addr [1/1] 0.00ns
_ifconv77:23  %WBRAM_3_1_1_addr = getelementptr [1024 x float]* @WBRAM_3_1_1, i64 0, i64 %tmp_157_3_i

ST_7: WBRAM_3_1_1_load [4/4] 2.61ns
_ifconv77:24  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr, align 4

ST_7: WBRAM_3_2_1_addr [1/1] 0.00ns
_ifconv77:25  %WBRAM_3_2_1_addr = getelementptr [1024 x float]* @WBRAM_3_2_1, i64 0, i64 %tmp_157_3_i

ST_7: WBRAM_3_2_1_load [4/4] 2.61ns
_ifconv77:26  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr, align 4

ST_7: tmp_166_3_i [3/4] 5.70ns
_ifconv77:106  %tmp_166_3_i = fmul float %weights_local_load_3_i, %p_read_9

ST_7: WBRAM_4_0_1_addr [1/1] 0.00ns
_ifconv104:21  %WBRAM_4_0_1_addr = getelementptr [1024 x float]* @WBRAM_4_0_1, i64 0, i64 %tmp_157_4_i

ST_7: WBRAM_4_0_1_load [4/4] 2.61ns
_ifconv104:22  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr, align 4

ST_7: WBRAM_4_1_1_addr [1/1] 0.00ns
_ifconv104:23  %WBRAM_4_1_1_addr = getelementptr [1024 x float]* @WBRAM_4_1_1, i64 0, i64 %tmp_157_4_i

ST_7: WBRAM_4_1_1_load [4/4] 2.61ns
_ifconv104:24  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr, align 4

ST_7: WBRAM_4_2_1_addr [1/1] 0.00ns
_ifconv104:25  %WBRAM_4_2_1_addr = getelementptr [1024 x float]* @WBRAM_4_2_1, i64 0, i64 %tmp_157_4_i

ST_7: WBRAM_4_2_1_load [4/4] 2.61ns
_ifconv104:26  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr, align 4

ST_7: tmp_166_4_i [3/4] 5.70ns
_ifconv104:106  %tmp_166_4_i = fmul float %weights_local_load_4_i, %p_read_9

ST_7: WBRAM_5_0_1_addr [1/1] 0.00ns
_ifconv131:21  %WBRAM_5_0_1_addr = getelementptr [1024 x float]* @WBRAM_5_0_1, i64 0, i64 %tmp_157_5_i

ST_7: WBRAM_5_0_1_load [4/4] 2.61ns
_ifconv131:22  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr, align 4

ST_7: WBRAM_5_1_1_addr [1/1] 0.00ns
_ifconv131:23  %WBRAM_5_1_1_addr = getelementptr [1024 x float]* @WBRAM_5_1_1, i64 0, i64 %tmp_157_5_i

ST_7: WBRAM_5_1_1_load [4/4] 2.61ns
_ifconv131:24  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr, align 4

ST_7: WBRAM_5_2_1_addr [1/1] 0.00ns
_ifconv131:25  %WBRAM_5_2_1_addr = getelementptr [1024 x float]* @WBRAM_5_2_1, i64 0, i64 %tmp_157_5_i

ST_7: WBRAM_5_2_1_load [4/4] 2.61ns
_ifconv131:26  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr, align 4

ST_7: tmp_166_5_i [3/4] 5.70ns
_ifconv131:106  %tmp_166_5_i = fmul float %weights_local_load_5_i, %p_read_9

ST_7: WBRAM_6_0_1_addr [1/1] 0.00ns
_ifconv158:21  %WBRAM_6_0_1_addr = getelementptr [1024 x float]* @WBRAM_6_0_1, i64 0, i64 %tmp_157_6_i

ST_7: WBRAM_6_0_1_load [4/4] 2.61ns
_ifconv158:22  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr, align 4

ST_7: WBRAM_6_1_1_addr [1/1] 0.00ns
_ifconv158:23  %WBRAM_6_1_1_addr = getelementptr [1024 x float]* @WBRAM_6_1_1, i64 0, i64 %tmp_157_6_i

ST_7: WBRAM_6_1_1_load [4/4] 2.61ns
_ifconv158:24  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr, align 4

ST_7: WBRAM_6_2_1_addr [1/1] 0.00ns
_ifconv158:25  %WBRAM_6_2_1_addr = getelementptr [1024 x float]* @WBRAM_6_2_1, i64 0, i64 %tmp_157_6_i

ST_7: WBRAM_6_2_1_load [4/4] 2.61ns
_ifconv158:26  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr, align 4

ST_7: tmp_166_6_i [3/4] 5.70ns
_ifconv158:106  %tmp_166_6_i = fmul float %weights_local_load_6_i, %p_read_9

ST_7: WBRAM_7_0_1_addr [1/1] 0.00ns
_ifconv185:21  %WBRAM_7_0_1_addr = getelementptr [1024 x float]* @WBRAM_7_0_1, i64 0, i64 %tmp_157_7_i

ST_7: WBRAM_7_0_1_load [4/4] 2.61ns
_ifconv185:22  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr, align 4

ST_7: WBRAM_7_1_1_addr [1/1] 0.00ns
_ifconv185:23  %WBRAM_7_1_1_addr = getelementptr [1024 x float]* @WBRAM_7_1_1, i64 0, i64 %tmp_157_7_i

ST_7: WBRAM_7_1_1_load [4/4] 2.61ns
_ifconv185:24  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr, align 4

ST_7: WBRAM_7_2_1_addr [1/1] 0.00ns
_ifconv185:25  %WBRAM_7_2_1_addr = getelementptr [1024 x float]* @WBRAM_7_2_1, i64 0, i64 %tmp_157_7_i

ST_7: WBRAM_7_2_1_load [4/4] 2.61ns
_ifconv185:26  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr, align 4

ST_7: tmp_166_7_i [3/4] 5.70ns
_ifconv185:106  %tmp_166_7_i = fmul float %weights_local_load_7_i, %p_read_9

ST_7: WBRAM_8_0_1_addr [1/1] 0.00ns
_ifconv212:21  %WBRAM_8_0_1_addr = getelementptr [1024 x float]* @WBRAM_8_0_1, i64 0, i64 %tmp_157_8_i

ST_7: WBRAM_8_0_1_load [4/4] 2.61ns
_ifconv212:22  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr, align 4

ST_7: WBRAM_8_1_1_addr [1/1] 0.00ns
_ifconv212:23  %WBRAM_8_1_1_addr = getelementptr [1024 x float]* @WBRAM_8_1_1, i64 0, i64 %tmp_157_8_i

ST_7: WBRAM_8_1_1_load [4/4] 2.61ns
_ifconv212:24  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr, align 4

ST_7: WBRAM_8_2_1_addr [1/1] 0.00ns
_ifconv212:25  %WBRAM_8_2_1_addr = getelementptr [1024 x float]* @WBRAM_8_2_1, i64 0, i64 %tmp_157_8_i

ST_7: WBRAM_8_2_1_load [4/4] 2.61ns
_ifconv212:26  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr, align 4

ST_7: tmp_166_8_i [3/4] 5.70ns
_ifconv212:106  %tmp_166_8_i = fmul float %weights_local_load_8_i, %p_read_9

ST_7: WBRAM_9_0_1_addr [1/1] 0.00ns
_ifconv239:21  %WBRAM_9_0_1_addr = getelementptr [1024 x float]* @WBRAM_9_0_1, i64 0, i64 %tmp_157_9_i

ST_7: WBRAM_9_0_1_load [4/4] 2.61ns
_ifconv239:22  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr, align 4

ST_7: WBRAM_9_1_1_addr [1/1] 0.00ns
_ifconv239:23  %WBRAM_9_1_1_addr = getelementptr [1024 x float]* @WBRAM_9_1_1, i64 0, i64 %tmp_157_9_i

ST_7: WBRAM_9_1_1_load [4/4] 2.61ns
_ifconv239:24  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr, align 4

ST_7: WBRAM_9_2_1_addr [1/1] 0.00ns
_ifconv239:25  %WBRAM_9_2_1_addr = getelementptr [1024 x float]* @WBRAM_9_2_1, i64 0, i64 %tmp_157_9_i

ST_7: WBRAM_9_2_1_load [4/4] 2.61ns
_ifconv239:26  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr, align 4

ST_7: tmp_166_9_i [3/4] 5.70ns
_ifconv239:106  %tmp_166_9_i = fmul float %weights_local_load_9_i, %p_read_9

ST_7: WBRAM_10_0_1_addr [1/1] 0.00ns
_ifconv266:21  %WBRAM_10_0_1_addr = getelementptr [1024 x float]* @WBRAM_10_0_1, i64 0, i64 %tmp_157_i_29

ST_7: WBRAM_10_0_1_load [4/4] 2.61ns
_ifconv266:22  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr, align 4

ST_7: WBRAM_10_1_1_addr [1/1] 0.00ns
_ifconv266:23  %WBRAM_10_1_1_addr = getelementptr [1024 x float]* @WBRAM_10_1_1, i64 0, i64 %tmp_157_i_29

ST_7: WBRAM_10_1_1_load [4/4] 2.61ns
_ifconv266:24  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr, align 4

ST_7: WBRAM_10_2_1_addr [1/1] 0.00ns
_ifconv266:25  %WBRAM_10_2_1_addr = getelementptr [1024 x float]* @WBRAM_10_2_1, i64 0, i64 %tmp_157_i_29

ST_7: WBRAM_10_2_1_load [4/4] 2.61ns
_ifconv266:26  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr, align 4

ST_7: tmp_166_10_i [3/4] 5.70ns
_ifconv266:106  %tmp_166_10_i = fmul float %weights_local_load_10_i, %p_read_9

ST_7: WBRAM_11_0_1_addr [1/1] 0.00ns
_ifconv293:21  %WBRAM_11_0_1_addr = getelementptr [1024 x float]* @WBRAM_11_0_1, i64 0, i64 %tmp_157_10_i

ST_7: WBRAM_11_0_1_load [4/4] 2.61ns
_ifconv293:22  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr, align 4

ST_7: WBRAM_11_1_1_addr [1/1] 0.00ns
_ifconv293:23  %WBRAM_11_1_1_addr = getelementptr [1024 x float]* @WBRAM_11_1_1, i64 0, i64 %tmp_157_10_i

ST_7: WBRAM_11_1_1_load [4/4] 2.61ns
_ifconv293:24  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr, align 4

ST_7: WBRAM_11_2_1_addr [1/1] 0.00ns
_ifconv293:25  %WBRAM_11_2_1_addr = getelementptr [1024 x float]* @WBRAM_11_2_1, i64 0, i64 %tmp_157_10_i

ST_7: WBRAM_11_2_1_load [4/4] 2.61ns
_ifconv293:26  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr, align 4

ST_7: tmp_166_11_i [3/4] 5.70ns
_ifconv293:106  %tmp_166_11_i = fmul float %weights_local_load_11_i, %p_read_9

ST_7: WBRAM_12_0_1_addr [1/1] 0.00ns
_ifconv320:21  %WBRAM_12_0_1_addr = getelementptr [1024 x float]* @WBRAM_12_0_1, i64 0, i64 %tmp_157_11_i

ST_7: WBRAM_12_0_1_load [4/4] 2.61ns
_ifconv320:22  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr, align 4

ST_7: WBRAM_12_1_1_addr [1/1] 0.00ns
_ifconv320:23  %WBRAM_12_1_1_addr = getelementptr [1024 x float]* @WBRAM_12_1_1, i64 0, i64 %tmp_157_11_i

ST_7: WBRAM_12_1_1_load [4/4] 2.61ns
_ifconv320:24  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr, align 4

ST_7: WBRAM_12_2_1_addr [1/1] 0.00ns
_ifconv320:25  %WBRAM_12_2_1_addr = getelementptr [1024 x float]* @WBRAM_12_2_1, i64 0, i64 %tmp_157_11_i

ST_7: WBRAM_12_2_1_load [4/4] 2.61ns
_ifconv320:26  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr, align 4

ST_7: tmp_166_12_i [3/4] 5.70ns
_ifconv320:106  %tmp_166_12_i = fmul float %weights_local_load_12_i, %p_read_9

ST_7: WBRAM_13_0_1_addr [1/1] 0.00ns
_ifconv347:21  %WBRAM_13_0_1_addr = getelementptr [1024 x float]* @WBRAM_13_0_1, i64 0, i64 %tmp_157_12_i

ST_7: WBRAM_13_0_1_load [4/4] 2.61ns
_ifconv347:22  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr, align 4

ST_7: WBRAM_13_1_1_addr [1/1] 0.00ns
_ifconv347:23  %WBRAM_13_1_1_addr = getelementptr [1024 x float]* @WBRAM_13_1_1, i64 0, i64 %tmp_157_12_i

ST_7: WBRAM_13_1_1_load [4/4] 2.61ns
_ifconv347:24  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr, align 4

ST_7: WBRAM_13_2_1_addr [1/1] 0.00ns
_ifconv347:25  %WBRAM_13_2_1_addr = getelementptr [1024 x float]* @WBRAM_13_2_1, i64 0, i64 %tmp_157_12_i

ST_7: WBRAM_13_2_1_load [4/4] 2.61ns
_ifconv347:26  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr, align 4

ST_7: tmp_166_13_i [3/4] 5.70ns
_ifconv347:106  %tmp_166_13_i = fmul float %weights_local_load_13_i, %p_read_9

ST_7: WBRAM_14_0_1_addr [1/1] 0.00ns
_ifconv374:21  %WBRAM_14_0_1_addr = getelementptr [1024 x float]* @WBRAM_14_0_1, i64 0, i64 %tmp_157_13_i

ST_7: WBRAM_14_0_1_load [4/4] 2.61ns
_ifconv374:22  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr, align 4

ST_7: WBRAM_14_1_1_addr [1/1] 0.00ns
_ifconv374:23  %WBRAM_14_1_1_addr = getelementptr [1024 x float]* @WBRAM_14_1_1, i64 0, i64 %tmp_157_13_i

ST_7: WBRAM_14_1_1_load [4/4] 2.61ns
_ifconv374:24  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr, align 4

ST_7: WBRAM_14_2_1_addr [1/1] 0.00ns
_ifconv374:25  %WBRAM_14_2_1_addr = getelementptr [1024 x float]* @WBRAM_14_2_1, i64 0, i64 %tmp_157_13_i

ST_7: WBRAM_14_2_1_load [4/4] 2.61ns
_ifconv374:26  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr, align 4

ST_7: tmp_166_14_i [3/4] 5.70ns
_ifconv374:106  %tmp_166_14_i = fmul float %weights_local_load_14_i, %p_read_9

ST_7: WBRAM_15_0_1_addr [1/1] 0.00ns
_ifconv401:21  %WBRAM_15_0_1_addr = getelementptr [1024 x float]* @WBRAM_15_0_1, i64 0, i64 %tmp_157_14_i

ST_7: WBRAM_15_0_1_load [4/4] 2.61ns
_ifconv401:22  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr, align 4

ST_7: WBRAM_15_1_1_addr [1/1] 0.00ns
_ifconv401:23  %WBRAM_15_1_1_addr = getelementptr [1024 x float]* @WBRAM_15_1_1, i64 0, i64 %tmp_157_14_i

ST_7: WBRAM_15_1_1_load [4/4] 2.61ns
_ifconv401:24  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr, align 4

ST_7: WBRAM_15_2_1_addr [1/1] 0.00ns
_ifconv401:25  %WBRAM_15_2_1_addr = getelementptr [1024 x float]* @WBRAM_15_2_1, i64 0, i64 %tmp_157_14_i

ST_7: WBRAM_15_2_1_load [4/4] 2.61ns
_ifconv401:26  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr, align 4

ST_7: tmp_166_15_i [3/4] 5.70ns
_ifconv401:106  %tmp_166_15_i = fmul float %weights_local_load_15_i, %p_read_9


 <State 8>: 5.70ns
ST_8: WBRAM_0_0_1_load [3/4] 2.61ns
_ifconv:28  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr, align 4

ST_8: WBRAM_0_1_1_load [3/4] 2.61ns
_ifconv:30  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr, align 4

ST_8: WBRAM_0_2_1_load [3/4] 2.61ns
_ifconv:32  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr, align 4

ST_8: tmp_166_0_i [2/4] 5.70ns
_ifconv:112  %tmp_166_0_i = fmul float %weights_local_load_0_i, %p_read_9

ST_8: WBRAM_1_0_1_load [3/4] 2.61ns
_ifconv23:22  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr, align 4

ST_8: WBRAM_1_1_1_load [3/4] 2.61ns
_ifconv23:24  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr, align 4

ST_8: WBRAM_1_2_1_load [3/4] 2.61ns
_ifconv23:26  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr, align 4

ST_8: tmp_166_1_i [2/4] 5.70ns
_ifconv23:106  %tmp_166_1_i = fmul float %weights_local_load_1_i, %p_read_9

ST_8: WBRAM_2_0_1_load [3/4] 2.61ns
_ifconv50:22  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr, align 4

ST_8: WBRAM_2_1_1_load [3/4] 2.61ns
_ifconv50:24  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr, align 4

ST_8: WBRAM_2_2_1_load [3/4] 2.61ns
_ifconv50:26  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr, align 4

ST_8: tmp_166_2_i [2/4] 5.70ns
_ifconv50:106  %tmp_166_2_i = fmul float %weights_local_load_2_i, %p_read_9

ST_8: WBRAM_3_0_1_load [3/4] 2.61ns
_ifconv77:22  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr, align 4

ST_8: WBRAM_3_1_1_load [3/4] 2.61ns
_ifconv77:24  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr, align 4

ST_8: WBRAM_3_2_1_load [3/4] 2.61ns
_ifconv77:26  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr, align 4

ST_8: tmp_166_3_i [2/4] 5.70ns
_ifconv77:106  %tmp_166_3_i = fmul float %weights_local_load_3_i, %p_read_9

ST_8: WBRAM_4_0_1_load [3/4] 2.61ns
_ifconv104:22  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr, align 4

ST_8: WBRAM_4_1_1_load [3/4] 2.61ns
_ifconv104:24  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr, align 4

ST_8: WBRAM_4_2_1_load [3/4] 2.61ns
_ifconv104:26  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr, align 4

ST_8: tmp_166_4_i [2/4] 5.70ns
_ifconv104:106  %tmp_166_4_i = fmul float %weights_local_load_4_i, %p_read_9

ST_8: WBRAM_5_0_1_load [3/4] 2.61ns
_ifconv131:22  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr, align 4

ST_8: WBRAM_5_1_1_load [3/4] 2.61ns
_ifconv131:24  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr, align 4

ST_8: WBRAM_5_2_1_load [3/4] 2.61ns
_ifconv131:26  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr, align 4

ST_8: tmp_166_5_i [2/4] 5.70ns
_ifconv131:106  %tmp_166_5_i = fmul float %weights_local_load_5_i, %p_read_9

ST_8: WBRAM_6_0_1_load [3/4] 2.61ns
_ifconv158:22  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr, align 4

ST_8: WBRAM_6_1_1_load [3/4] 2.61ns
_ifconv158:24  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr, align 4

ST_8: WBRAM_6_2_1_load [3/4] 2.61ns
_ifconv158:26  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr, align 4

ST_8: tmp_166_6_i [2/4] 5.70ns
_ifconv158:106  %tmp_166_6_i = fmul float %weights_local_load_6_i, %p_read_9

ST_8: WBRAM_7_0_1_load [3/4] 2.61ns
_ifconv185:22  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr, align 4

ST_8: WBRAM_7_1_1_load [3/4] 2.61ns
_ifconv185:24  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr, align 4

ST_8: WBRAM_7_2_1_load [3/4] 2.61ns
_ifconv185:26  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr, align 4

ST_8: tmp_166_7_i [2/4] 5.70ns
_ifconv185:106  %tmp_166_7_i = fmul float %weights_local_load_7_i, %p_read_9

ST_8: WBRAM_8_0_1_load [3/4] 2.61ns
_ifconv212:22  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr, align 4

ST_8: WBRAM_8_1_1_load [3/4] 2.61ns
_ifconv212:24  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr, align 4

ST_8: WBRAM_8_2_1_load [3/4] 2.61ns
_ifconv212:26  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr, align 4

ST_8: tmp_166_8_i [2/4] 5.70ns
_ifconv212:106  %tmp_166_8_i = fmul float %weights_local_load_8_i, %p_read_9

ST_8: WBRAM_9_0_1_load [3/4] 2.61ns
_ifconv239:22  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr, align 4

ST_8: WBRAM_9_1_1_load [3/4] 2.61ns
_ifconv239:24  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr, align 4

ST_8: WBRAM_9_2_1_load [3/4] 2.61ns
_ifconv239:26  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr, align 4

ST_8: tmp_166_9_i [2/4] 5.70ns
_ifconv239:106  %tmp_166_9_i = fmul float %weights_local_load_9_i, %p_read_9

ST_8: WBRAM_10_0_1_load [3/4] 2.61ns
_ifconv266:22  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr, align 4

ST_8: WBRAM_10_1_1_load [3/4] 2.61ns
_ifconv266:24  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr, align 4

ST_8: WBRAM_10_2_1_load [3/4] 2.61ns
_ifconv266:26  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr, align 4

ST_8: tmp_166_10_i [2/4] 5.70ns
_ifconv266:106  %tmp_166_10_i = fmul float %weights_local_load_10_i, %p_read_9

ST_8: WBRAM_11_0_1_load [3/4] 2.61ns
_ifconv293:22  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr, align 4

ST_8: WBRAM_11_1_1_load [3/4] 2.61ns
_ifconv293:24  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr, align 4

ST_8: WBRAM_11_2_1_load [3/4] 2.61ns
_ifconv293:26  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr, align 4

ST_8: tmp_166_11_i [2/4] 5.70ns
_ifconv293:106  %tmp_166_11_i = fmul float %weights_local_load_11_i, %p_read_9

ST_8: WBRAM_12_0_1_load [3/4] 2.61ns
_ifconv320:22  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr, align 4

ST_8: WBRAM_12_1_1_load [3/4] 2.61ns
_ifconv320:24  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr, align 4

ST_8: WBRAM_12_2_1_load [3/4] 2.61ns
_ifconv320:26  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr, align 4

ST_8: tmp_166_12_i [2/4] 5.70ns
_ifconv320:106  %tmp_166_12_i = fmul float %weights_local_load_12_i, %p_read_9

ST_8: WBRAM_13_0_1_load [3/4] 2.61ns
_ifconv347:22  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr, align 4

ST_8: WBRAM_13_1_1_load [3/4] 2.61ns
_ifconv347:24  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr, align 4

ST_8: WBRAM_13_2_1_load [3/4] 2.61ns
_ifconv347:26  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr, align 4

ST_8: tmp_166_13_i [2/4] 5.70ns
_ifconv347:106  %tmp_166_13_i = fmul float %weights_local_load_13_i, %p_read_9

ST_8: WBRAM_14_0_1_load [3/4] 2.61ns
_ifconv374:22  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr, align 4

ST_8: WBRAM_14_1_1_load [3/4] 2.61ns
_ifconv374:24  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr, align 4

ST_8: WBRAM_14_2_1_load [3/4] 2.61ns
_ifconv374:26  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr, align 4

ST_8: tmp_166_14_i [2/4] 5.70ns
_ifconv374:106  %tmp_166_14_i = fmul float %weights_local_load_14_i, %p_read_9

ST_8: WBRAM_15_0_1_load [3/4] 2.61ns
_ifconv401:22  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr, align 4

ST_8: WBRAM_15_1_1_load [3/4] 2.61ns
_ifconv401:24  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr, align 4

ST_8: WBRAM_15_2_1_load [3/4] 2.61ns
_ifconv401:26  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr, align 4

ST_8: tmp_166_15_i [2/4] 5.70ns
_ifconv401:106  %tmp_166_15_i = fmul float %weights_local_load_15_i, %p_read_9


 <State 9>: 5.70ns
ST_9: WBRAM_0_0_1_load [2/4] 2.61ns
_ifconv:28  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr, align 4

ST_9: WBRAM_0_1_1_load [2/4] 2.61ns
_ifconv:30  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr, align 4

ST_9: WBRAM_0_2_1_load [2/4] 2.61ns
_ifconv:32  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr, align 4

ST_9: tmp_166_0_i [1/4] 5.70ns
_ifconv:112  %tmp_166_0_i = fmul float %weights_local_load_0_i, %p_read_9

ST_9: WBRAM_1_0_1_load [2/4] 2.61ns
_ifconv23:22  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr, align 4

ST_9: WBRAM_1_1_1_load [2/4] 2.61ns
_ifconv23:24  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr, align 4

ST_9: WBRAM_1_2_1_load [2/4] 2.61ns
_ifconv23:26  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr, align 4

ST_9: tmp_166_1_i [1/4] 5.70ns
_ifconv23:106  %tmp_166_1_i = fmul float %weights_local_load_1_i, %p_read_9

ST_9: WBRAM_2_0_1_load [2/4] 2.61ns
_ifconv50:22  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr, align 4

ST_9: WBRAM_2_1_1_load [2/4] 2.61ns
_ifconv50:24  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr, align 4

ST_9: WBRAM_2_2_1_load [2/4] 2.61ns
_ifconv50:26  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr, align 4

ST_9: tmp_166_2_i [1/4] 5.70ns
_ifconv50:106  %tmp_166_2_i = fmul float %weights_local_load_2_i, %p_read_9

ST_9: WBRAM_3_0_1_load [2/4] 2.61ns
_ifconv77:22  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr, align 4

ST_9: WBRAM_3_1_1_load [2/4] 2.61ns
_ifconv77:24  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr, align 4

ST_9: WBRAM_3_2_1_load [2/4] 2.61ns
_ifconv77:26  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr, align 4

ST_9: tmp_166_3_i [1/4] 5.70ns
_ifconv77:106  %tmp_166_3_i = fmul float %weights_local_load_3_i, %p_read_9

ST_9: WBRAM_4_0_1_load [2/4] 2.61ns
_ifconv104:22  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr, align 4

ST_9: WBRAM_4_1_1_load [2/4] 2.61ns
_ifconv104:24  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr, align 4

ST_9: WBRAM_4_2_1_load [2/4] 2.61ns
_ifconv104:26  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr, align 4

ST_9: tmp_166_4_i [1/4] 5.70ns
_ifconv104:106  %tmp_166_4_i = fmul float %weights_local_load_4_i, %p_read_9

ST_9: WBRAM_5_0_1_load [2/4] 2.61ns
_ifconv131:22  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr, align 4

ST_9: WBRAM_5_1_1_load [2/4] 2.61ns
_ifconv131:24  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr, align 4

ST_9: WBRAM_5_2_1_load [2/4] 2.61ns
_ifconv131:26  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr, align 4

ST_9: tmp_166_5_i [1/4] 5.70ns
_ifconv131:106  %tmp_166_5_i = fmul float %weights_local_load_5_i, %p_read_9

ST_9: WBRAM_6_0_1_load [2/4] 2.61ns
_ifconv158:22  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr, align 4

ST_9: WBRAM_6_1_1_load [2/4] 2.61ns
_ifconv158:24  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr, align 4

ST_9: WBRAM_6_2_1_load [2/4] 2.61ns
_ifconv158:26  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr, align 4

ST_9: tmp_166_6_i [1/4] 5.70ns
_ifconv158:106  %tmp_166_6_i = fmul float %weights_local_load_6_i, %p_read_9

ST_9: WBRAM_7_0_1_load [2/4] 2.61ns
_ifconv185:22  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr, align 4

ST_9: WBRAM_7_1_1_load [2/4] 2.61ns
_ifconv185:24  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr, align 4

ST_9: WBRAM_7_2_1_load [2/4] 2.61ns
_ifconv185:26  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr, align 4

ST_9: tmp_166_7_i [1/4] 5.70ns
_ifconv185:106  %tmp_166_7_i = fmul float %weights_local_load_7_i, %p_read_9

ST_9: WBRAM_8_0_1_load [2/4] 2.61ns
_ifconv212:22  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr, align 4

ST_9: WBRAM_8_1_1_load [2/4] 2.61ns
_ifconv212:24  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr, align 4

ST_9: WBRAM_8_2_1_load [2/4] 2.61ns
_ifconv212:26  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr, align 4

ST_9: tmp_166_8_i [1/4] 5.70ns
_ifconv212:106  %tmp_166_8_i = fmul float %weights_local_load_8_i, %p_read_9

ST_9: WBRAM_9_0_1_load [2/4] 2.61ns
_ifconv239:22  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr, align 4

ST_9: WBRAM_9_1_1_load [2/4] 2.61ns
_ifconv239:24  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr, align 4

ST_9: WBRAM_9_2_1_load [2/4] 2.61ns
_ifconv239:26  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr, align 4

ST_9: tmp_166_9_i [1/4] 5.70ns
_ifconv239:106  %tmp_166_9_i = fmul float %weights_local_load_9_i, %p_read_9

ST_9: WBRAM_10_0_1_load [2/4] 2.61ns
_ifconv266:22  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr, align 4

ST_9: WBRAM_10_1_1_load [2/4] 2.61ns
_ifconv266:24  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr, align 4

ST_9: WBRAM_10_2_1_load [2/4] 2.61ns
_ifconv266:26  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr, align 4

ST_9: tmp_166_10_i [1/4] 5.70ns
_ifconv266:106  %tmp_166_10_i = fmul float %weights_local_load_10_i, %p_read_9

ST_9: WBRAM_11_0_1_load [2/4] 2.61ns
_ifconv293:22  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr, align 4

ST_9: WBRAM_11_1_1_load [2/4] 2.61ns
_ifconv293:24  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr, align 4

ST_9: WBRAM_11_2_1_load [2/4] 2.61ns
_ifconv293:26  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr, align 4

ST_9: tmp_166_11_i [1/4] 5.70ns
_ifconv293:106  %tmp_166_11_i = fmul float %weights_local_load_11_i, %p_read_9

ST_9: WBRAM_12_0_1_load [2/4] 2.61ns
_ifconv320:22  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr, align 4

ST_9: WBRAM_12_1_1_load [2/4] 2.61ns
_ifconv320:24  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr, align 4

ST_9: WBRAM_12_2_1_load [2/4] 2.61ns
_ifconv320:26  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr, align 4

ST_9: tmp_166_12_i [1/4] 5.70ns
_ifconv320:106  %tmp_166_12_i = fmul float %weights_local_load_12_i, %p_read_9

ST_9: WBRAM_13_0_1_load [2/4] 2.61ns
_ifconv347:22  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr, align 4

ST_9: WBRAM_13_1_1_load [2/4] 2.61ns
_ifconv347:24  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr, align 4

ST_9: WBRAM_13_2_1_load [2/4] 2.61ns
_ifconv347:26  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr, align 4

ST_9: tmp_166_13_i [1/4] 5.70ns
_ifconv347:106  %tmp_166_13_i = fmul float %weights_local_load_13_i, %p_read_9

ST_9: WBRAM_14_0_1_load [2/4] 2.61ns
_ifconv374:22  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr, align 4

ST_9: WBRAM_14_1_1_load [2/4] 2.61ns
_ifconv374:24  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr, align 4

ST_9: WBRAM_14_2_1_load [2/4] 2.61ns
_ifconv374:26  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr, align 4

ST_9: tmp_166_14_i [1/4] 5.70ns
_ifconv374:106  %tmp_166_14_i = fmul float %weights_local_load_14_i, %p_read_9

ST_9: WBRAM_15_0_1_load [2/4] 2.61ns
_ifconv401:22  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr, align 4

ST_9: WBRAM_15_1_1_load [2/4] 2.61ns
_ifconv401:24  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr, align 4

ST_9: WBRAM_15_2_1_load [2/4] 2.61ns
_ifconv401:26  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr, align 4

ST_9: tmp_166_15_i [1/4] 5.70ns
_ifconv401:106  %tmp_166_15_i = fmul float %weights_local_load_15_i, %p_read_9


 <State 10>: 7.26ns
ST_10: WBRAM_0_0_1_load [1/4] 2.61ns
_ifconv:28  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr, align 4

ST_10: WBRAM_0_1_1_load [1/4] 2.61ns
_ifconv:30  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr, align 4

ST_10: WBRAM_0_2_1_load [1/4] 2.61ns
_ifconv:32  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr, align 4

ST_10: weights_temp_1 [1/1] 1.57ns
_ifconv:33  %weights_temp_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_1_load, float %WBRAM_0_1_1_load, float %WBRAM_0_2_1_load, i2 %tmp_5)

ST_10: accumulator_0_i [5/5] 7.26ns
_ifconv:121  %accumulator_0_i = fadd float %tmp_166_0_i, 0.000000e+00

ST_10: WBRAM_1_0_1_load [1/4] 2.61ns
_ifconv23:22  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr, align 4

ST_10: WBRAM_1_1_1_load [1/4] 2.61ns
_ifconv23:24  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr, align 4

ST_10: WBRAM_1_2_1_load [1/4] 2.61ns
_ifconv23:26  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr, align 4

ST_10: weights_temp_1_1 [1/1] 1.57ns
_ifconv23:27  %weights_temp_1_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_1_load, float %WBRAM_1_1_1_load, float %WBRAM_1_2_1_load, i2 %tmp_11)

ST_10: accumulator_1_i [5/5] 7.26ns
_ifconv23:115  %accumulator_1_i = fadd float %tmp_166_1_i, 0.000000e+00

ST_10: WBRAM_2_0_1_load [1/4] 2.61ns
_ifconv50:22  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr, align 4

ST_10: WBRAM_2_1_1_load [1/4] 2.61ns
_ifconv50:24  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr, align 4

ST_10: WBRAM_2_2_1_load [1/4] 2.61ns
_ifconv50:26  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr, align 4

ST_10: weights_temp_1_2 [1/1] 1.57ns
_ifconv50:27  %weights_temp_1_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_1_load, float %WBRAM_2_1_1_load, float %WBRAM_2_2_1_load, i2 %tmp_18)

ST_10: accumulator_2_i [5/5] 7.26ns
_ifconv50:115  %accumulator_2_i = fadd float %tmp_166_2_i, 0.000000e+00

ST_10: WBRAM_3_0_1_load [1/4] 2.61ns
_ifconv77:22  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr, align 4

ST_10: WBRAM_3_1_1_load [1/4] 2.61ns
_ifconv77:24  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr, align 4

ST_10: WBRAM_3_2_1_load [1/4] 2.61ns
_ifconv77:26  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr, align 4

ST_10: weights_temp_1_3 [1/1] 1.57ns
_ifconv77:27  %weights_temp_1_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_1_load, float %WBRAM_3_1_1_load, float %WBRAM_3_2_1_load, i2 %tmp_25)

ST_10: accumulator_3_i [5/5] 7.26ns
_ifconv77:115  %accumulator_3_i = fadd float %tmp_166_3_i, 0.000000e+00

ST_10: WBRAM_4_0_1_load [1/4] 2.61ns
_ifconv104:22  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr, align 4

ST_10: WBRAM_4_1_1_load [1/4] 2.61ns
_ifconv104:24  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr, align 4

ST_10: WBRAM_4_2_1_load [1/4] 2.61ns
_ifconv104:26  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr, align 4

ST_10: weights_temp_1_4 [1/1] 1.57ns
_ifconv104:27  %weights_temp_1_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_1_load, float %WBRAM_4_1_1_load, float %WBRAM_4_2_1_load, i2 %tmp_32)

ST_10: accumulator_4_i [5/5] 7.26ns
_ifconv104:115  %accumulator_4_i = fadd float %tmp_166_4_i, 0.000000e+00

ST_10: WBRAM_5_0_1_load [1/4] 2.61ns
_ifconv131:22  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr, align 4

ST_10: WBRAM_5_1_1_load [1/4] 2.61ns
_ifconv131:24  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr, align 4

ST_10: WBRAM_5_2_1_load [1/4] 2.61ns
_ifconv131:26  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr, align 4

ST_10: weights_temp_1_5 [1/1] 1.57ns
_ifconv131:27  %weights_temp_1_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_1_load, float %WBRAM_5_1_1_load, float %WBRAM_5_2_1_load, i2 %tmp_39)

ST_10: accumulator_5_i [5/5] 7.26ns
_ifconv131:115  %accumulator_5_i = fadd float %tmp_166_5_i, 0.000000e+00

ST_10: WBRAM_6_0_1_load [1/4] 2.61ns
_ifconv158:22  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr, align 4

ST_10: WBRAM_6_1_1_load [1/4] 2.61ns
_ifconv158:24  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr, align 4

ST_10: WBRAM_6_2_1_load [1/4] 2.61ns
_ifconv158:26  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr, align 4

ST_10: weights_temp_1_6 [1/1] 1.57ns
_ifconv158:27  %weights_temp_1_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_1_load, float %WBRAM_6_1_1_load, float %WBRAM_6_2_1_load, i2 %tmp_46)

ST_10: accumulator_6_i [5/5] 7.26ns
_ifconv158:115  %accumulator_6_i = fadd float %tmp_166_6_i, 0.000000e+00

ST_10: WBRAM_7_0_1_load [1/4] 2.61ns
_ifconv185:22  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr, align 4

ST_10: WBRAM_7_1_1_load [1/4] 2.61ns
_ifconv185:24  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr, align 4

ST_10: WBRAM_7_2_1_load [1/4] 2.61ns
_ifconv185:26  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr, align 4

ST_10: weights_temp_1_7 [1/1] 1.57ns
_ifconv185:27  %weights_temp_1_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_1_load, float %WBRAM_7_1_1_load, float %WBRAM_7_2_1_load, i2 %tmp_53)

ST_10: accumulator_7_i [5/5] 7.26ns
_ifconv185:115  %accumulator_7_i = fadd float %tmp_166_7_i, 0.000000e+00

ST_10: WBRAM_8_0_1_load [1/4] 2.61ns
_ifconv212:22  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr, align 4

ST_10: WBRAM_8_1_1_load [1/4] 2.61ns
_ifconv212:24  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr, align 4

ST_10: WBRAM_8_2_1_load [1/4] 2.61ns
_ifconv212:26  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr, align 4

ST_10: weights_temp_1_8 [1/1] 1.57ns
_ifconv212:27  %weights_temp_1_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_1_load, float %WBRAM_8_1_1_load, float %WBRAM_8_2_1_load, i2 %tmp_60)

ST_10: accumulator_8_i [5/5] 7.26ns
_ifconv212:115  %accumulator_8_i = fadd float %tmp_166_8_i, 0.000000e+00

ST_10: WBRAM_9_0_1_load [1/4] 2.61ns
_ifconv239:22  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr, align 4

ST_10: WBRAM_9_1_1_load [1/4] 2.61ns
_ifconv239:24  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr, align 4

ST_10: WBRAM_9_2_1_load [1/4] 2.61ns
_ifconv239:26  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr, align 4

ST_10: weights_temp_1_9 [1/1] 1.57ns
_ifconv239:27  %weights_temp_1_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_1_load, float %WBRAM_9_1_1_load, float %WBRAM_9_2_1_load, i2 %tmp_67)

ST_10: accumulator_9_i [5/5] 7.26ns
_ifconv239:115  %accumulator_9_i = fadd float %tmp_166_9_i, 0.000000e+00

ST_10: WBRAM_10_0_1_load [1/4] 2.61ns
_ifconv266:22  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr, align 4

ST_10: WBRAM_10_1_1_load [1/4] 2.61ns
_ifconv266:24  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr, align 4

ST_10: WBRAM_10_2_1_load [1/4] 2.61ns
_ifconv266:26  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr, align 4

ST_10: weights_temp_1_10 [1/1] 1.57ns
_ifconv266:27  %weights_temp_1_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_1_load, float %WBRAM_10_1_1_load, float %WBRAM_10_2_1_load, i2 %tmp_74)

ST_10: accumulator_10_i [5/5] 7.26ns
_ifconv266:115  %accumulator_10_i = fadd float %tmp_166_10_i, 0.000000e+00

ST_10: WBRAM_11_0_1_load [1/4] 2.61ns
_ifconv293:22  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr, align 4

ST_10: WBRAM_11_1_1_load [1/4] 2.61ns
_ifconv293:24  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr, align 4

ST_10: WBRAM_11_2_1_load [1/4] 2.61ns
_ifconv293:26  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr, align 4

ST_10: weights_temp_1_11 [1/1] 1.57ns
_ifconv293:27  %weights_temp_1_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_1_load, float %WBRAM_11_1_1_load, float %WBRAM_11_2_1_load, i2 %tmp_81)

ST_10: accumulator_11_i [5/5] 7.26ns
_ifconv293:115  %accumulator_11_i = fadd float %tmp_166_11_i, 0.000000e+00

ST_10: WBRAM_12_0_1_load [1/4] 2.61ns
_ifconv320:22  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr, align 4

ST_10: WBRAM_12_1_1_load [1/4] 2.61ns
_ifconv320:24  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr, align 4

ST_10: WBRAM_12_2_1_load [1/4] 2.61ns
_ifconv320:26  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr, align 4

ST_10: weights_temp_1_12 [1/1] 1.57ns
_ifconv320:27  %weights_temp_1_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_1_load, float %WBRAM_12_1_1_load, float %WBRAM_12_2_1_load, i2 %tmp_88)

ST_10: accumulator_12_i [5/5] 7.26ns
_ifconv320:115  %accumulator_12_i = fadd float %tmp_166_12_i, 0.000000e+00

ST_10: WBRAM_13_0_1_load [1/4] 2.61ns
_ifconv347:22  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr, align 4

ST_10: WBRAM_13_1_1_load [1/4] 2.61ns
_ifconv347:24  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr, align 4

ST_10: WBRAM_13_2_1_load [1/4] 2.61ns
_ifconv347:26  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr, align 4

ST_10: weights_temp_1_13 [1/1] 1.57ns
_ifconv347:27  %weights_temp_1_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_1_load, float %WBRAM_13_1_1_load, float %WBRAM_13_2_1_load, i2 %tmp_95)

ST_10: accumulator_13_i [5/5] 7.26ns
_ifconv347:115  %accumulator_13_i = fadd float %tmp_166_13_i, 0.000000e+00

ST_10: WBRAM_14_0_1_load [1/4] 2.61ns
_ifconv374:22  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr, align 4

ST_10: WBRAM_14_1_1_load [1/4] 2.61ns
_ifconv374:24  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr, align 4

ST_10: WBRAM_14_2_1_load [1/4] 2.61ns
_ifconv374:26  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr, align 4

ST_10: weights_temp_1_14 [1/1] 1.57ns
_ifconv374:27  %weights_temp_1_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_1_load, float %WBRAM_14_1_1_load, float %WBRAM_14_2_1_load, i2 %tmp_102)

ST_10: accumulator_14_i [5/5] 7.26ns
_ifconv374:115  %accumulator_14_i = fadd float %tmp_166_14_i, 0.000000e+00

ST_10: WBRAM_15_0_1_load [1/4] 2.61ns
_ifconv401:22  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr, align 4

ST_10: WBRAM_15_1_1_load [1/4] 2.61ns
_ifconv401:24  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr, align 4

ST_10: WBRAM_15_2_1_load [1/4] 2.61ns
_ifconv401:26  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr, align 4

ST_10: weights_temp_1_15 [1/1] 1.57ns
_ifconv401:27  %weights_temp_1_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_1_load, float %WBRAM_15_1_1_load, float %WBRAM_15_2_1_load, i2 %tmp_109)

ST_10: accumulator_15_i [5/5] 7.26ns
_ifconv401:115  %accumulator_15_i = fadd float %tmp_166_15_i, 0.000000e+00


 <State 11>: 7.26ns
ST_11: p_i [1/1] 1.37ns
_ifconv:34  %p_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1

ST_11: tmp_166_0_1_i [4/4] 5.70ns
_ifconv:113  %tmp_166_0_1_i = fmul float %p_i, %p_read_8

ST_11: accumulator_0_i [4/5] 7.26ns
_ifconv:121  %accumulator_0_i = fadd float %tmp_166_0_i, 0.000000e+00

ST_11: p_9_i [1/1] 1.37ns
_ifconv23:28  %p_9_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_1

ST_11: tmp_166_1_1_i [4/4] 5.70ns
_ifconv23:107  %tmp_166_1_1_i = fmul float %p_9_i, %p_read_8

ST_11: accumulator_1_i [4/5] 7.26ns
_ifconv23:115  %accumulator_1_i = fadd float %tmp_166_1_i, 0.000000e+00

ST_11: p_17_i [1/1] 1.37ns
_ifconv50:28  %p_17_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_2

ST_11: tmp_166_2_1_i [4/4] 5.70ns
_ifconv50:107  %tmp_166_2_1_i = fmul float %p_17_i, %p_read_8

ST_11: accumulator_2_i [4/5] 7.26ns
_ifconv50:115  %accumulator_2_i = fadd float %tmp_166_2_i, 0.000000e+00

ST_11: p_25_i [1/1] 1.37ns
_ifconv77:28  %p_25_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_3

ST_11: tmp_166_3_1_i [4/4] 5.70ns
_ifconv77:107  %tmp_166_3_1_i = fmul float %p_25_i, %p_read_8

ST_11: accumulator_3_i [4/5] 7.26ns
_ifconv77:115  %accumulator_3_i = fadd float %tmp_166_3_i, 0.000000e+00

ST_11: p_33_i [1/1] 1.37ns
_ifconv104:28  %p_33_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_4

ST_11: tmp_166_4_1_i [4/4] 5.70ns
_ifconv104:107  %tmp_166_4_1_i = fmul float %p_33_i, %p_read_8

ST_11: accumulator_4_i [4/5] 7.26ns
_ifconv104:115  %accumulator_4_i = fadd float %tmp_166_4_i, 0.000000e+00

ST_11: p_41_i [1/1] 1.37ns
_ifconv131:28  %p_41_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_5

ST_11: tmp_166_5_1_i [4/4] 5.70ns
_ifconv131:107  %tmp_166_5_1_i = fmul float %p_41_i, %p_read_8

ST_11: accumulator_5_i [4/5] 7.26ns
_ifconv131:115  %accumulator_5_i = fadd float %tmp_166_5_i, 0.000000e+00

ST_11: p_49_i [1/1] 1.37ns
_ifconv158:28  %p_49_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_6

ST_11: tmp_166_6_1_i [4/4] 5.70ns
_ifconv158:107  %tmp_166_6_1_i = fmul float %p_49_i, %p_read_8

ST_11: accumulator_6_i [4/5] 7.26ns
_ifconv158:115  %accumulator_6_i = fadd float %tmp_166_6_i, 0.000000e+00

ST_11: p_57_i [1/1] 1.37ns
_ifconv185:28  %p_57_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_7

ST_11: tmp_166_7_1_i [4/4] 5.70ns
_ifconv185:107  %tmp_166_7_1_i = fmul float %p_57_i, %p_read_8

ST_11: accumulator_7_i [4/5] 7.26ns
_ifconv185:115  %accumulator_7_i = fadd float %tmp_166_7_i, 0.000000e+00

ST_11: p_65_i [1/1] 1.37ns
_ifconv212:28  %p_65_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_8

ST_11: tmp_166_8_1_i [4/4] 5.70ns
_ifconv212:107  %tmp_166_8_1_i = fmul float %p_65_i, %p_read_8

ST_11: accumulator_8_i [4/5] 7.26ns
_ifconv212:115  %accumulator_8_i = fadd float %tmp_166_8_i, 0.000000e+00

ST_11: p_73_i [1/1] 1.37ns
_ifconv239:28  %p_73_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_9

ST_11: tmp_166_9_1_i [4/4] 5.70ns
_ifconv239:107  %tmp_166_9_1_i = fmul float %p_73_i, %p_read_8

ST_11: accumulator_9_i [4/5] 7.26ns
_ifconv239:115  %accumulator_9_i = fadd float %tmp_166_9_i, 0.000000e+00

ST_11: p_81_i [1/1] 1.37ns
_ifconv266:28  %p_81_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_10

ST_11: tmp_166_10_1_i [4/4] 5.70ns
_ifconv266:107  %tmp_166_10_1_i = fmul float %p_81_i, %p_read_8

ST_11: accumulator_10_i [4/5] 7.26ns
_ifconv266:115  %accumulator_10_i = fadd float %tmp_166_10_i, 0.000000e+00

ST_11: p_89_i [1/1] 1.37ns
_ifconv293:28  %p_89_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_11

ST_11: tmp_166_11_1_i [4/4] 5.70ns
_ifconv293:107  %tmp_166_11_1_i = fmul float %p_89_i, %p_read_8

ST_11: accumulator_11_i [4/5] 7.26ns
_ifconv293:115  %accumulator_11_i = fadd float %tmp_166_11_i, 0.000000e+00

ST_11: p_97_i [1/1] 1.37ns
_ifconv320:28  %p_97_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_12

ST_11: tmp_166_12_1_i [4/4] 5.70ns
_ifconv320:107  %tmp_166_12_1_i = fmul float %p_97_i, %p_read_8

ST_11: accumulator_12_i [4/5] 7.26ns
_ifconv320:115  %accumulator_12_i = fadd float %tmp_166_12_i, 0.000000e+00

ST_11: p_105_i [1/1] 1.37ns
_ifconv347:28  %p_105_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_13

ST_11: tmp_166_13_1_i [4/4] 5.70ns
_ifconv347:107  %tmp_166_13_1_i = fmul float %p_105_i, %p_read_8

ST_11: accumulator_13_i [4/5] 7.26ns
_ifconv347:115  %accumulator_13_i = fadd float %tmp_166_13_i, 0.000000e+00

ST_11: p_113_i [1/1] 1.37ns
_ifconv374:28  %p_113_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_14

ST_11: tmp_166_14_1_i [4/4] 5.70ns
_ifconv374:107  %tmp_166_14_1_i = fmul float %p_113_i, %p_read_8

ST_11: accumulator_14_i [4/5] 7.26ns
_ifconv374:115  %accumulator_14_i = fadd float %tmp_166_14_i, 0.000000e+00

ST_11: p_121_i [1/1] 1.37ns
_ifconv401:28  %p_121_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_1_15

ST_11: tmp_166_15_1_i [4/4] 5.70ns
_ifconv401:107  %tmp_166_15_1_i = fmul float %p_121_i, %p_read_8

ST_11: accumulator_15_i [4/5] 7.26ns
_ifconv401:115  %accumulator_15_i = fadd float %tmp_166_15_i, 0.000000e+00


 <State 12>: 7.26ns
ST_12: WBRAM_0_0_2_addr [1/1] 0.00ns
_ifconv:35  %WBRAM_0_0_2_addr = getelementptr [1024 x float]* @WBRAM_0_0_2, i64 0, i64 %tmp_157_i

ST_12: WBRAM_0_0_2_load [4/4] 2.61ns
_ifconv:36  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr, align 4

ST_12: WBRAM_0_1_2_addr [1/1] 0.00ns
_ifconv:37  %WBRAM_0_1_2_addr = getelementptr [1024 x float]* @WBRAM_0_1_2, i64 0, i64 %tmp_157_i

ST_12: WBRAM_0_1_2_load [4/4] 2.61ns
_ifconv:38  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr, align 4

ST_12: WBRAM_0_2_2_addr [1/1] 0.00ns
_ifconv:39  %WBRAM_0_2_2_addr = getelementptr [1024 x float]* @WBRAM_0_2_2, i64 0, i64 %tmp_157_i

ST_12: WBRAM_0_2_2_load [4/4] 2.61ns
_ifconv:40  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr, align 4

ST_12: tmp_166_0_1_i [3/4] 5.70ns
_ifconv:113  %tmp_166_0_1_i = fmul float %p_i, %p_read_8

ST_12: accumulator_0_i [3/5] 7.26ns
_ifconv:121  %accumulator_0_i = fadd float %tmp_166_0_i, 0.000000e+00

ST_12: WBRAM_1_0_2_addr [1/1] 0.00ns
_ifconv23:29  %WBRAM_1_0_2_addr = getelementptr [1024 x float]* @WBRAM_1_0_2, i64 0, i64 %tmp_157_1_i

ST_12: WBRAM_1_0_2_load [4/4] 2.61ns
_ifconv23:30  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr, align 4

ST_12: WBRAM_1_1_2_addr [1/1] 0.00ns
_ifconv23:31  %WBRAM_1_1_2_addr = getelementptr [1024 x float]* @WBRAM_1_1_2, i64 0, i64 %tmp_157_1_i

ST_12: WBRAM_1_1_2_load [4/4] 2.61ns
_ifconv23:32  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr, align 4

ST_12: WBRAM_1_2_2_addr [1/1] 0.00ns
_ifconv23:33  %WBRAM_1_2_2_addr = getelementptr [1024 x float]* @WBRAM_1_2_2, i64 0, i64 %tmp_157_1_i

ST_12: WBRAM_1_2_2_load [4/4] 2.61ns
_ifconv23:34  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr, align 4

ST_12: tmp_166_1_1_i [3/4] 5.70ns
_ifconv23:107  %tmp_166_1_1_i = fmul float %p_9_i, %p_read_8

ST_12: accumulator_1_i [3/5] 7.26ns
_ifconv23:115  %accumulator_1_i = fadd float %tmp_166_1_i, 0.000000e+00

ST_12: WBRAM_2_0_2_addr [1/1] 0.00ns
_ifconv50:29  %WBRAM_2_0_2_addr = getelementptr [1024 x float]* @WBRAM_2_0_2, i64 0, i64 %tmp_157_2_i

ST_12: WBRAM_2_0_2_load [4/4] 2.61ns
_ifconv50:30  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr, align 4

ST_12: WBRAM_2_1_2_addr [1/1] 0.00ns
_ifconv50:31  %WBRAM_2_1_2_addr = getelementptr [1024 x float]* @WBRAM_2_1_2, i64 0, i64 %tmp_157_2_i

ST_12: WBRAM_2_1_2_load [4/4] 2.61ns
_ifconv50:32  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr, align 4

ST_12: WBRAM_2_2_2_addr [1/1] 0.00ns
_ifconv50:33  %WBRAM_2_2_2_addr = getelementptr [1024 x float]* @WBRAM_2_2_2, i64 0, i64 %tmp_157_2_i

ST_12: WBRAM_2_2_2_load [4/4] 2.61ns
_ifconv50:34  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr, align 4

ST_12: tmp_166_2_1_i [3/4] 5.70ns
_ifconv50:107  %tmp_166_2_1_i = fmul float %p_17_i, %p_read_8

ST_12: accumulator_2_i [3/5] 7.26ns
_ifconv50:115  %accumulator_2_i = fadd float %tmp_166_2_i, 0.000000e+00

ST_12: WBRAM_3_0_2_addr [1/1] 0.00ns
_ifconv77:29  %WBRAM_3_0_2_addr = getelementptr [1024 x float]* @WBRAM_3_0_2, i64 0, i64 %tmp_157_3_i

ST_12: WBRAM_3_0_2_load [4/4] 2.61ns
_ifconv77:30  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr, align 4

ST_12: WBRAM_3_1_2_addr [1/1] 0.00ns
_ifconv77:31  %WBRAM_3_1_2_addr = getelementptr [1024 x float]* @WBRAM_3_1_2, i64 0, i64 %tmp_157_3_i

ST_12: WBRAM_3_1_2_load [4/4] 2.61ns
_ifconv77:32  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr, align 4

ST_12: WBRAM_3_2_2_addr [1/1] 0.00ns
_ifconv77:33  %WBRAM_3_2_2_addr = getelementptr [1024 x float]* @WBRAM_3_2_2, i64 0, i64 %tmp_157_3_i

ST_12: WBRAM_3_2_2_load [4/4] 2.61ns
_ifconv77:34  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr, align 4

ST_12: tmp_166_3_1_i [3/4] 5.70ns
_ifconv77:107  %tmp_166_3_1_i = fmul float %p_25_i, %p_read_8

ST_12: accumulator_3_i [3/5] 7.26ns
_ifconv77:115  %accumulator_3_i = fadd float %tmp_166_3_i, 0.000000e+00

ST_12: WBRAM_4_0_2_addr [1/1] 0.00ns
_ifconv104:29  %WBRAM_4_0_2_addr = getelementptr [1024 x float]* @WBRAM_4_0_2, i64 0, i64 %tmp_157_4_i

ST_12: WBRAM_4_0_2_load [4/4] 2.61ns
_ifconv104:30  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr, align 4

ST_12: WBRAM_4_1_2_addr [1/1] 0.00ns
_ifconv104:31  %WBRAM_4_1_2_addr = getelementptr [1024 x float]* @WBRAM_4_1_2, i64 0, i64 %tmp_157_4_i

ST_12: WBRAM_4_1_2_load [4/4] 2.61ns
_ifconv104:32  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr, align 4

ST_12: WBRAM_4_2_2_addr [1/1] 0.00ns
_ifconv104:33  %WBRAM_4_2_2_addr = getelementptr [1024 x float]* @WBRAM_4_2_2, i64 0, i64 %tmp_157_4_i

ST_12: WBRAM_4_2_2_load [4/4] 2.61ns
_ifconv104:34  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr, align 4

ST_12: tmp_166_4_1_i [3/4] 5.70ns
_ifconv104:107  %tmp_166_4_1_i = fmul float %p_33_i, %p_read_8

ST_12: accumulator_4_i [3/5] 7.26ns
_ifconv104:115  %accumulator_4_i = fadd float %tmp_166_4_i, 0.000000e+00

ST_12: WBRAM_5_0_2_addr [1/1] 0.00ns
_ifconv131:29  %WBRAM_5_0_2_addr = getelementptr [1024 x float]* @WBRAM_5_0_2, i64 0, i64 %tmp_157_5_i

ST_12: WBRAM_5_0_2_load [4/4] 2.61ns
_ifconv131:30  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr, align 4

ST_12: WBRAM_5_1_2_addr [1/1] 0.00ns
_ifconv131:31  %WBRAM_5_1_2_addr = getelementptr [1024 x float]* @WBRAM_5_1_2, i64 0, i64 %tmp_157_5_i

ST_12: WBRAM_5_1_2_load [4/4] 2.61ns
_ifconv131:32  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr, align 4

ST_12: WBRAM_5_2_2_addr [1/1] 0.00ns
_ifconv131:33  %WBRAM_5_2_2_addr = getelementptr [1024 x float]* @WBRAM_5_2_2, i64 0, i64 %tmp_157_5_i

ST_12: WBRAM_5_2_2_load [4/4] 2.61ns
_ifconv131:34  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr, align 4

ST_12: tmp_166_5_1_i [3/4] 5.70ns
_ifconv131:107  %tmp_166_5_1_i = fmul float %p_41_i, %p_read_8

ST_12: accumulator_5_i [3/5] 7.26ns
_ifconv131:115  %accumulator_5_i = fadd float %tmp_166_5_i, 0.000000e+00

ST_12: WBRAM_6_0_2_addr [1/1] 0.00ns
_ifconv158:29  %WBRAM_6_0_2_addr = getelementptr [1024 x float]* @WBRAM_6_0_2, i64 0, i64 %tmp_157_6_i

ST_12: WBRAM_6_0_2_load [4/4] 2.61ns
_ifconv158:30  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr, align 4

ST_12: WBRAM_6_1_2_addr [1/1] 0.00ns
_ifconv158:31  %WBRAM_6_1_2_addr = getelementptr [1024 x float]* @WBRAM_6_1_2, i64 0, i64 %tmp_157_6_i

ST_12: WBRAM_6_1_2_load [4/4] 2.61ns
_ifconv158:32  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr, align 4

ST_12: WBRAM_6_2_2_addr [1/1] 0.00ns
_ifconv158:33  %WBRAM_6_2_2_addr = getelementptr [1024 x float]* @WBRAM_6_2_2, i64 0, i64 %tmp_157_6_i

ST_12: WBRAM_6_2_2_load [4/4] 2.61ns
_ifconv158:34  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr, align 4

ST_12: tmp_166_6_1_i [3/4] 5.70ns
_ifconv158:107  %tmp_166_6_1_i = fmul float %p_49_i, %p_read_8

ST_12: accumulator_6_i [3/5] 7.26ns
_ifconv158:115  %accumulator_6_i = fadd float %tmp_166_6_i, 0.000000e+00

ST_12: WBRAM_7_0_2_addr [1/1] 0.00ns
_ifconv185:29  %WBRAM_7_0_2_addr = getelementptr [1024 x float]* @WBRAM_7_0_2, i64 0, i64 %tmp_157_7_i

ST_12: WBRAM_7_0_2_load [4/4] 2.61ns
_ifconv185:30  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr, align 4

ST_12: WBRAM_7_1_2_addr [1/1] 0.00ns
_ifconv185:31  %WBRAM_7_1_2_addr = getelementptr [1024 x float]* @WBRAM_7_1_2, i64 0, i64 %tmp_157_7_i

ST_12: WBRAM_7_1_2_load [4/4] 2.61ns
_ifconv185:32  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr, align 4

ST_12: WBRAM_7_2_2_addr [1/1] 0.00ns
_ifconv185:33  %WBRAM_7_2_2_addr = getelementptr [1024 x float]* @WBRAM_7_2_2, i64 0, i64 %tmp_157_7_i

ST_12: WBRAM_7_2_2_load [4/4] 2.61ns
_ifconv185:34  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr, align 4

ST_12: tmp_166_7_1_i [3/4] 5.70ns
_ifconv185:107  %tmp_166_7_1_i = fmul float %p_57_i, %p_read_8

ST_12: accumulator_7_i [3/5] 7.26ns
_ifconv185:115  %accumulator_7_i = fadd float %tmp_166_7_i, 0.000000e+00

ST_12: WBRAM_8_0_2_addr [1/1] 0.00ns
_ifconv212:29  %WBRAM_8_0_2_addr = getelementptr [1024 x float]* @WBRAM_8_0_2, i64 0, i64 %tmp_157_8_i

ST_12: WBRAM_8_0_2_load [4/4] 2.61ns
_ifconv212:30  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr, align 4

ST_12: WBRAM_8_1_2_addr [1/1] 0.00ns
_ifconv212:31  %WBRAM_8_1_2_addr = getelementptr [1024 x float]* @WBRAM_8_1_2, i64 0, i64 %tmp_157_8_i

ST_12: WBRAM_8_1_2_load [4/4] 2.61ns
_ifconv212:32  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr, align 4

ST_12: WBRAM_8_2_2_addr [1/1] 0.00ns
_ifconv212:33  %WBRAM_8_2_2_addr = getelementptr [1024 x float]* @WBRAM_8_2_2, i64 0, i64 %tmp_157_8_i

ST_12: WBRAM_8_2_2_load [4/4] 2.61ns
_ifconv212:34  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr, align 4

ST_12: tmp_166_8_1_i [3/4] 5.70ns
_ifconv212:107  %tmp_166_8_1_i = fmul float %p_65_i, %p_read_8

ST_12: accumulator_8_i [3/5] 7.26ns
_ifconv212:115  %accumulator_8_i = fadd float %tmp_166_8_i, 0.000000e+00

ST_12: WBRAM_9_0_2_addr [1/1] 0.00ns
_ifconv239:29  %WBRAM_9_0_2_addr = getelementptr [1024 x float]* @WBRAM_9_0_2, i64 0, i64 %tmp_157_9_i

ST_12: WBRAM_9_0_2_load [4/4] 2.61ns
_ifconv239:30  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr, align 4

ST_12: WBRAM_9_1_2_addr [1/1] 0.00ns
_ifconv239:31  %WBRAM_9_1_2_addr = getelementptr [1024 x float]* @WBRAM_9_1_2, i64 0, i64 %tmp_157_9_i

ST_12: WBRAM_9_1_2_load [4/4] 2.61ns
_ifconv239:32  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr, align 4

ST_12: WBRAM_9_2_2_addr [1/1] 0.00ns
_ifconv239:33  %WBRAM_9_2_2_addr = getelementptr [1024 x float]* @WBRAM_9_2_2, i64 0, i64 %tmp_157_9_i

ST_12: WBRAM_9_2_2_load [4/4] 2.61ns
_ifconv239:34  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr, align 4

ST_12: tmp_166_9_1_i [3/4] 5.70ns
_ifconv239:107  %tmp_166_9_1_i = fmul float %p_73_i, %p_read_8

ST_12: accumulator_9_i [3/5] 7.26ns
_ifconv239:115  %accumulator_9_i = fadd float %tmp_166_9_i, 0.000000e+00

ST_12: WBRAM_10_0_2_addr [1/1] 0.00ns
_ifconv266:29  %WBRAM_10_0_2_addr = getelementptr [1024 x float]* @WBRAM_10_0_2, i64 0, i64 %tmp_157_i_29

ST_12: WBRAM_10_0_2_load [4/4] 2.61ns
_ifconv266:30  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr, align 4

ST_12: WBRAM_10_1_2_addr [1/1] 0.00ns
_ifconv266:31  %WBRAM_10_1_2_addr = getelementptr [1024 x float]* @WBRAM_10_1_2, i64 0, i64 %tmp_157_i_29

ST_12: WBRAM_10_1_2_load [4/4] 2.61ns
_ifconv266:32  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr, align 4

ST_12: WBRAM_10_2_2_addr [1/1] 0.00ns
_ifconv266:33  %WBRAM_10_2_2_addr = getelementptr [1024 x float]* @WBRAM_10_2_2, i64 0, i64 %tmp_157_i_29

ST_12: WBRAM_10_2_2_load [4/4] 2.61ns
_ifconv266:34  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr, align 4

ST_12: tmp_166_10_1_i [3/4] 5.70ns
_ifconv266:107  %tmp_166_10_1_i = fmul float %p_81_i, %p_read_8

ST_12: accumulator_10_i [3/5] 7.26ns
_ifconv266:115  %accumulator_10_i = fadd float %tmp_166_10_i, 0.000000e+00

ST_12: WBRAM_11_0_2_addr [1/1] 0.00ns
_ifconv293:29  %WBRAM_11_0_2_addr = getelementptr [1024 x float]* @WBRAM_11_0_2, i64 0, i64 %tmp_157_10_i

ST_12: WBRAM_11_0_2_load [4/4] 2.61ns
_ifconv293:30  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr, align 4

ST_12: WBRAM_11_1_2_addr [1/1] 0.00ns
_ifconv293:31  %WBRAM_11_1_2_addr = getelementptr [1024 x float]* @WBRAM_11_1_2, i64 0, i64 %tmp_157_10_i

ST_12: WBRAM_11_1_2_load [4/4] 2.61ns
_ifconv293:32  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr, align 4

ST_12: WBRAM_11_2_2_addr [1/1] 0.00ns
_ifconv293:33  %WBRAM_11_2_2_addr = getelementptr [1024 x float]* @WBRAM_11_2_2, i64 0, i64 %tmp_157_10_i

ST_12: WBRAM_11_2_2_load [4/4] 2.61ns
_ifconv293:34  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr, align 4

ST_12: tmp_166_11_1_i [3/4] 5.70ns
_ifconv293:107  %tmp_166_11_1_i = fmul float %p_89_i, %p_read_8

ST_12: accumulator_11_i [3/5] 7.26ns
_ifconv293:115  %accumulator_11_i = fadd float %tmp_166_11_i, 0.000000e+00

ST_12: WBRAM_12_0_2_addr [1/1] 0.00ns
_ifconv320:29  %WBRAM_12_0_2_addr = getelementptr [1024 x float]* @WBRAM_12_0_2, i64 0, i64 %tmp_157_11_i

ST_12: WBRAM_12_0_2_load [4/4] 2.61ns
_ifconv320:30  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr, align 4

ST_12: WBRAM_12_1_2_addr [1/1] 0.00ns
_ifconv320:31  %WBRAM_12_1_2_addr = getelementptr [1024 x float]* @WBRAM_12_1_2, i64 0, i64 %tmp_157_11_i

ST_12: WBRAM_12_1_2_load [4/4] 2.61ns
_ifconv320:32  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr, align 4

ST_12: WBRAM_12_2_2_addr [1/1] 0.00ns
_ifconv320:33  %WBRAM_12_2_2_addr = getelementptr [1024 x float]* @WBRAM_12_2_2, i64 0, i64 %tmp_157_11_i

ST_12: WBRAM_12_2_2_load [4/4] 2.61ns
_ifconv320:34  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr, align 4

ST_12: tmp_166_12_1_i [3/4] 5.70ns
_ifconv320:107  %tmp_166_12_1_i = fmul float %p_97_i, %p_read_8

ST_12: accumulator_12_i [3/5] 7.26ns
_ifconv320:115  %accumulator_12_i = fadd float %tmp_166_12_i, 0.000000e+00

ST_12: WBRAM_13_0_2_addr [1/1] 0.00ns
_ifconv347:29  %WBRAM_13_0_2_addr = getelementptr [1024 x float]* @WBRAM_13_0_2, i64 0, i64 %tmp_157_12_i

ST_12: WBRAM_13_0_2_load [4/4] 2.61ns
_ifconv347:30  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr, align 4

ST_12: WBRAM_13_1_2_addr [1/1] 0.00ns
_ifconv347:31  %WBRAM_13_1_2_addr = getelementptr [1024 x float]* @WBRAM_13_1_2, i64 0, i64 %tmp_157_12_i

ST_12: WBRAM_13_1_2_load [4/4] 2.61ns
_ifconv347:32  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr, align 4

ST_12: WBRAM_13_2_2_addr [1/1] 0.00ns
_ifconv347:33  %WBRAM_13_2_2_addr = getelementptr [1024 x float]* @WBRAM_13_2_2, i64 0, i64 %tmp_157_12_i

ST_12: WBRAM_13_2_2_load [4/4] 2.61ns
_ifconv347:34  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr, align 4

ST_12: tmp_166_13_1_i [3/4] 5.70ns
_ifconv347:107  %tmp_166_13_1_i = fmul float %p_105_i, %p_read_8

ST_12: accumulator_13_i [3/5] 7.26ns
_ifconv347:115  %accumulator_13_i = fadd float %tmp_166_13_i, 0.000000e+00

ST_12: WBRAM_14_0_2_addr [1/1] 0.00ns
_ifconv374:29  %WBRAM_14_0_2_addr = getelementptr [1024 x float]* @WBRAM_14_0_2, i64 0, i64 %tmp_157_13_i

ST_12: WBRAM_14_0_2_load [4/4] 2.61ns
_ifconv374:30  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr, align 4

ST_12: WBRAM_14_1_2_addr [1/1] 0.00ns
_ifconv374:31  %WBRAM_14_1_2_addr = getelementptr [1024 x float]* @WBRAM_14_1_2, i64 0, i64 %tmp_157_13_i

ST_12: WBRAM_14_1_2_load [4/4] 2.61ns
_ifconv374:32  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr, align 4

ST_12: WBRAM_14_2_2_addr [1/1] 0.00ns
_ifconv374:33  %WBRAM_14_2_2_addr = getelementptr [1024 x float]* @WBRAM_14_2_2, i64 0, i64 %tmp_157_13_i

ST_12: WBRAM_14_2_2_load [4/4] 2.61ns
_ifconv374:34  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr, align 4

ST_12: tmp_166_14_1_i [3/4] 5.70ns
_ifconv374:107  %tmp_166_14_1_i = fmul float %p_113_i, %p_read_8

ST_12: accumulator_14_i [3/5] 7.26ns
_ifconv374:115  %accumulator_14_i = fadd float %tmp_166_14_i, 0.000000e+00

ST_12: WBRAM_15_0_2_addr [1/1] 0.00ns
_ifconv401:29  %WBRAM_15_0_2_addr = getelementptr [1024 x float]* @WBRAM_15_0_2, i64 0, i64 %tmp_157_14_i

ST_12: WBRAM_15_0_2_load [4/4] 2.61ns
_ifconv401:30  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr, align 4

ST_12: WBRAM_15_1_2_addr [1/1] 0.00ns
_ifconv401:31  %WBRAM_15_1_2_addr = getelementptr [1024 x float]* @WBRAM_15_1_2, i64 0, i64 %tmp_157_14_i

ST_12: WBRAM_15_1_2_load [4/4] 2.61ns
_ifconv401:32  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr, align 4

ST_12: WBRAM_15_2_2_addr [1/1] 0.00ns
_ifconv401:33  %WBRAM_15_2_2_addr = getelementptr [1024 x float]* @WBRAM_15_2_2, i64 0, i64 %tmp_157_14_i

ST_12: WBRAM_15_2_2_load [4/4] 2.61ns
_ifconv401:34  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr, align 4

ST_12: tmp_166_15_1_i [3/4] 5.70ns
_ifconv401:107  %tmp_166_15_1_i = fmul float %p_121_i, %p_read_8

ST_12: accumulator_15_i [3/5] 7.26ns
_ifconv401:115  %accumulator_15_i = fadd float %tmp_166_15_i, 0.000000e+00


 <State 13>: 7.26ns
ST_13: WBRAM_0_0_2_load [3/4] 2.61ns
_ifconv:36  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr, align 4

ST_13: WBRAM_0_1_2_load [3/4] 2.61ns
_ifconv:38  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr, align 4

ST_13: WBRAM_0_2_2_load [3/4] 2.61ns
_ifconv:40  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr, align 4

ST_13: tmp_166_0_1_i [2/4] 5.70ns
_ifconv:113  %tmp_166_0_1_i = fmul float %p_i, %p_read_8

ST_13: accumulator_0_i [2/5] 7.26ns
_ifconv:121  %accumulator_0_i = fadd float %tmp_166_0_i, 0.000000e+00

ST_13: WBRAM_1_0_2_load [3/4] 2.61ns
_ifconv23:30  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr, align 4

ST_13: WBRAM_1_1_2_load [3/4] 2.61ns
_ifconv23:32  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr, align 4

ST_13: WBRAM_1_2_2_load [3/4] 2.61ns
_ifconv23:34  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr, align 4

ST_13: tmp_166_1_1_i [2/4] 5.70ns
_ifconv23:107  %tmp_166_1_1_i = fmul float %p_9_i, %p_read_8

ST_13: accumulator_1_i [2/5] 7.26ns
_ifconv23:115  %accumulator_1_i = fadd float %tmp_166_1_i, 0.000000e+00

ST_13: WBRAM_2_0_2_load [3/4] 2.61ns
_ifconv50:30  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr, align 4

ST_13: WBRAM_2_1_2_load [3/4] 2.61ns
_ifconv50:32  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr, align 4

ST_13: WBRAM_2_2_2_load [3/4] 2.61ns
_ifconv50:34  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr, align 4

ST_13: tmp_166_2_1_i [2/4] 5.70ns
_ifconv50:107  %tmp_166_2_1_i = fmul float %p_17_i, %p_read_8

ST_13: accumulator_2_i [2/5] 7.26ns
_ifconv50:115  %accumulator_2_i = fadd float %tmp_166_2_i, 0.000000e+00

ST_13: WBRAM_3_0_2_load [3/4] 2.61ns
_ifconv77:30  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr, align 4

ST_13: WBRAM_3_1_2_load [3/4] 2.61ns
_ifconv77:32  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr, align 4

ST_13: WBRAM_3_2_2_load [3/4] 2.61ns
_ifconv77:34  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr, align 4

ST_13: tmp_166_3_1_i [2/4] 5.70ns
_ifconv77:107  %tmp_166_3_1_i = fmul float %p_25_i, %p_read_8

ST_13: accumulator_3_i [2/5] 7.26ns
_ifconv77:115  %accumulator_3_i = fadd float %tmp_166_3_i, 0.000000e+00

ST_13: WBRAM_4_0_2_load [3/4] 2.61ns
_ifconv104:30  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr, align 4

ST_13: WBRAM_4_1_2_load [3/4] 2.61ns
_ifconv104:32  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr, align 4

ST_13: WBRAM_4_2_2_load [3/4] 2.61ns
_ifconv104:34  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr, align 4

ST_13: tmp_166_4_1_i [2/4] 5.70ns
_ifconv104:107  %tmp_166_4_1_i = fmul float %p_33_i, %p_read_8

ST_13: accumulator_4_i [2/5] 7.26ns
_ifconv104:115  %accumulator_4_i = fadd float %tmp_166_4_i, 0.000000e+00

ST_13: WBRAM_5_0_2_load [3/4] 2.61ns
_ifconv131:30  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr, align 4

ST_13: WBRAM_5_1_2_load [3/4] 2.61ns
_ifconv131:32  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr, align 4

ST_13: WBRAM_5_2_2_load [3/4] 2.61ns
_ifconv131:34  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr, align 4

ST_13: tmp_166_5_1_i [2/4] 5.70ns
_ifconv131:107  %tmp_166_5_1_i = fmul float %p_41_i, %p_read_8

ST_13: accumulator_5_i [2/5] 7.26ns
_ifconv131:115  %accumulator_5_i = fadd float %tmp_166_5_i, 0.000000e+00

ST_13: WBRAM_6_0_2_load [3/4] 2.61ns
_ifconv158:30  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr, align 4

ST_13: WBRAM_6_1_2_load [3/4] 2.61ns
_ifconv158:32  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr, align 4

ST_13: WBRAM_6_2_2_load [3/4] 2.61ns
_ifconv158:34  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr, align 4

ST_13: tmp_166_6_1_i [2/4] 5.70ns
_ifconv158:107  %tmp_166_6_1_i = fmul float %p_49_i, %p_read_8

ST_13: accumulator_6_i [2/5] 7.26ns
_ifconv158:115  %accumulator_6_i = fadd float %tmp_166_6_i, 0.000000e+00

ST_13: WBRAM_7_0_2_load [3/4] 2.61ns
_ifconv185:30  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr, align 4

ST_13: WBRAM_7_1_2_load [3/4] 2.61ns
_ifconv185:32  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr, align 4

ST_13: WBRAM_7_2_2_load [3/4] 2.61ns
_ifconv185:34  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr, align 4

ST_13: tmp_166_7_1_i [2/4] 5.70ns
_ifconv185:107  %tmp_166_7_1_i = fmul float %p_57_i, %p_read_8

ST_13: accumulator_7_i [2/5] 7.26ns
_ifconv185:115  %accumulator_7_i = fadd float %tmp_166_7_i, 0.000000e+00

ST_13: WBRAM_8_0_2_load [3/4] 2.61ns
_ifconv212:30  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr, align 4

ST_13: WBRAM_8_1_2_load [3/4] 2.61ns
_ifconv212:32  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr, align 4

ST_13: WBRAM_8_2_2_load [3/4] 2.61ns
_ifconv212:34  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr, align 4

ST_13: tmp_166_8_1_i [2/4] 5.70ns
_ifconv212:107  %tmp_166_8_1_i = fmul float %p_65_i, %p_read_8

ST_13: accumulator_8_i [2/5] 7.26ns
_ifconv212:115  %accumulator_8_i = fadd float %tmp_166_8_i, 0.000000e+00

ST_13: WBRAM_9_0_2_load [3/4] 2.61ns
_ifconv239:30  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr, align 4

ST_13: WBRAM_9_1_2_load [3/4] 2.61ns
_ifconv239:32  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr, align 4

ST_13: WBRAM_9_2_2_load [3/4] 2.61ns
_ifconv239:34  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr, align 4

ST_13: tmp_166_9_1_i [2/4] 5.70ns
_ifconv239:107  %tmp_166_9_1_i = fmul float %p_73_i, %p_read_8

ST_13: accumulator_9_i [2/5] 7.26ns
_ifconv239:115  %accumulator_9_i = fadd float %tmp_166_9_i, 0.000000e+00

ST_13: WBRAM_10_0_2_load [3/4] 2.61ns
_ifconv266:30  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr, align 4

ST_13: WBRAM_10_1_2_load [3/4] 2.61ns
_ifconv266:32  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr, align 4

ST_13: WBRAM_10_2_2_load [3/4] 2.61ns
_ifconv266:34  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr, align 4

ST_13: tmp_166_10_1_i [2/4] 5.70ns
_ifconv266:107  %tmp_166_10_1_i = fmul float %p_81_i, %p_read_8

ST_13: accumulator_10_i [2/5] 7.26ns
_ifconv266:115  %accumulator_10_i = fadd float %tmp_166_10_i, 0.000000e+00

ST_13: WBRAM_11_0_2_load [3/4] 2.61ns
_ifconv293:30  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr, align 4

ST_13: WBRAM_11_1_2_load [3/4] 2.61ns
_ifconv293:32  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr, align 4

ST_13: WBRAM_11_2_2_load [3/4] 2.61ns
_ifconv293:34  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr, align 4

ST_13: tmp_166_11_1_i [2/4] 5.70ns
_ifconv293:107  %tmp_166_11_1_i = fmul float %p_89_i, %p_read_8

ST_13: accumulator_11_i [2/5] 7.26ns
_ifconv293:115  %accumulator_11_i = fadd float %tmp_166_11_i, 0.000000e+00

ST_13: WBRAM_12_0_2_load [3/4] 2.61ns
_ifconv320:30  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr, align 4

ST_13: WBRAM_12_1_2_load [3/4] 2.61ns
_ifconv320:32  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr, align 4

ST_13: WBRAM_12_2_2_load [3/4] 2.61ns
_ifconv320:34  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr, align 4

ST_13: tmp_166_12_1_i [2/4] 5.70ns
_ifconv320:107  %tmp_166_12_1_i = fmul float %p_97_i, %p_read_8

ST_13: accumulator_12_i [2/5] 7.26ns
_ifconv320:115  %accumulator_12_i = fadd float %tmp_166_12_i, 0.000000e+00

ST_13: WBRAM_13_0_2_load [3/4] 2.61ns
_ifconv347:30  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr, align 4

ST_13: WBRAM_13_1_2_load [3/4] 2.61ns
_ifconv347:32  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr, align 4

ST_13: WBRAM_13_2_2_load [3/4] 2.61ns
_ifconv347:34  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr, align 4

ST_13: tmp_166_13_1_i [2/4] 5.70ns
_ifconv347:107  %tmp_166_13_1_i = fmul float %p_105_i, %p_read_8

ST_13: accumulator_13_i [2/5] 7.26ns
_ifconv347:115  %accumulator_13_i = fadd float %tmp_166_13_i, 0.000000e+00

ST_13: WBRAM_14_0_2_load [3/4] 2.61ns
_ifconv374:30  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr, align 4

ST_13: WBRAM_14_1_2_load [3/4] 2.61ns
_ifconv374:32  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr, align 4

ST_13: WBRAM_14_2_2_load [3/4] 2.61ns
_ifconv374:34  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr, align 4

ST_13: tmp_166_14_1_i [2/4] 5.70ns
_ifconv374:107  %tmp_166_14_1_i = fmul float %p_113_i, %p_read_8

ST_13: accumulator_14_i [2/5] 7.26ns
_ifconv374:115  %accumulator_14_i = fadd float %tmp_166_14_i, 0.000000e+00

ST_13: WBRAM_15_0_2_load [3/4] 2.61ns
_ifconv401:30  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr, align 4

ST_13: WBRAM_15_1_2_load [3/4] 2.61ns
_ifconv401:32  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr, align 4

ST_13: WBRAM_15_2_2_load [3/4] 2.61ns
_ifconv401:34  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr, align 4

ST_13: tmp_166_15_1_i [2/4] 5.70ns
_ifconv401:107  %tmp_166_15_1_i = fmul float %p_121_i, %p_read_8

ST_13: accumulator_15_i [2/5] 7.26ns
_ifconv401:115  %accumulator_15_i = fadd float %tmp_166_15_i, 0.000000e+00


 <State 14>: 7.26ns
ST_14: WBRAM_0_0_2_load [2/4] 2.61ns
_ifconv:36  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr, align 4

ST_14: WBRAM_0_1_2_load [2/4] 2.61ns
_ifconv:38  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr, align 4

ST_14: WBRAM_0_2_2_load [2/4] 2.61ns
_ifconv:40  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr, align 4

ST_14: tmp_166_0_1_i [1/4] 5.70ns
_ifconv:113  %tmp_166_0_1_i = fmul float %p_i, %p_read_8

ST_14: accumulator_0_i [1/5] 7.26ns
_ifconv:121  %accumulator_0_i = fadd float %tmp_166_0_i, 0.000000e+00

ST_14: WBRAM_1_0_2_load [2/4] 2.61ns
_ifconv23:30  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr, align 4

ST_14: WBRAM_1_1_2_load [2/4] 2.61ns
_ifconv23:32  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr, align 4

ST_14: WBRAM_1_2_2_load [2/4] 2.61ns
_ifconv23:34  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr, align 4

ST_14: tmp_166_1_1_i [1/4] 5.70ns
_ifconv23:107  %tmp_166_1_1_i = fmul float %p_9_i, %p_read_8

ST_14: accumulator_1_i [1/5] 7.26ns
_ifconv23:115  %accumulator_1_i = fadd float %tmp_166_1_i, 0.000000e+00

ST_14: WBRAM_2_0_2_load [2/4] 2.61ns
_ifconv50:30  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr, align 4

ST_14: WBRAM_2_1_2_load [2/4] 2.61ns
_ifconv50:32  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr, align 4

ST_14: WBRAM_2_2_2_load [2/4] 2.61ns
_ifconv50:34  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr, align 4

ST_14: tmp_166_2_1_i [1/4] 5.70ns
_ifconv50:107  %tmp_166_2_1_i = fmul float %p_17_i, %p_read_8

ST_14: accumulator_2_i [1/5] 7.26ns
_ifconv50:115  %accumulator_2_i = fadd float %tmp_166_2_i, 0.000000e+00

ST_14: WBRAM_3_0_2_load [2/4] 2.61ns
_ifconv77:30  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr, align 4

ST_14: WBRAM_3_1_2_load [2/4] 2.61ns
_ifconv77:32  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr, align 4

ST_14: WBRAM_3_2_2_load [2/4] 2.61ns
_ifconv77:34  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr, align 4

ST_14: tmp_166_3_1_i [1/4] 5.70ns
_ifconv77:107  %tmp_166_3_1_i = fmul float %p_25_i, %p_read_8

ST_14: accumulator_3_i [1/5] 7.26ns
_ifconv77:115  %accumulator_3_i = fadd float %tmp_166_3_i, 0.000000e+00

ST_14: WBRAM_4_0_2_load [2/4] 2.61ns
_ifconv104:30  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr, align 4

ST_14: WBRAM_4_1_2_load [2/4] 2.61ns
_ifconv104:32  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr, align 4

ST_14: WBRAM_4_2_2_load [2/4] 2.61ns
_ifconv104:34  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr, align 4

ST_14: tmp_166_4_1_i [1/4] 5.70ns
_ifconv104:107  %tmp_166_4_1_i = fmul float %p_33_i, %p_read_8

ST_14: accumulator_4_i [1/5] 7.26ns
_ifconv104:115  %accumulator_4_i = fadd float %tmp_166_4_i, 0.000000e+00

ST_14: WBRAM_5_0_2_load [2/4] 2.61ns
_ifconv131:30  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr, align 4

ST_14: WBRAM_5_1_2_load [2/4] 2.61ns
_ifconv131:32  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr, align 4

ST_14: WBRAM_5_2_2_load [2/4] 2.61ns
_ifconv131:34  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr, align 4

ST_14: tmp_166_5_1_i [1/4] 5.70ns
_ifconv131:107  %tmp_166_5_1_i = fmul float %p_41_i, %p_read_8

ST_14: accumulator_5_i [1/5] 7.26ns
_ifconv131:115  %accumulator_5_i = fadd float %tmp_166_5_i, 0.000000e+00

ST_14: WBRAM_6_0_2_load [2/4] 2.61ns
_ifconv158:30  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr, align 4

ST_14: WBRAM_6_1_2_load [2/4] 2.61ns
_ifconv158:32  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr, align 4

ST_14: WBRAM_6_2_2_load [2/4] 2.61ns
_ifconv158:34  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr, align 4

ST_14: tmp_166_6_1_i [1/4] 5.70ns
_ifconv158:107  %tmp_166_6_1_i = fmul float %p_49_i, %p_read_8

ST_14: accumulator_6_i [1/5] 7.26ns
_ifconv158:115  %accumulator_6_i = fadd float %tmp_166_6_i, 0.000000e+00

ST_14: WBRAM_7_0_2_load [2/4] 2.61ns
_ifconv185:30  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr, align 4

ST_14: WBRAM_7_1_2_load [2/4] 2.61ns
_ifconv185:32  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr, align 4

ST_14: WBRAM_7_2_2_load [2/4] 2.61ns
_ifconv185:34  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr, align 4

ST_14: tmp_166_7_1_i [1/4] 5.70ns
_ifconv185:107  %tmp_166_7_1_i = fmul float %p_57_i, %p_read_8

ST_14: accumulator_7_i [1/5] 7.26ns
_ifconv185:115  %accumulator_7_i = fadd float %tmp_166_7_i, 0.000000e+00

ST_14: WBRAM_8_0_2_load [2/4] 2.61ns
_ifconv212:30  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr, align 4

ST_14: WBRAM_8_1_2_load [2/4] 2.61ns
_ifconv212:32  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr, align 4

ST_14: WBRAM_8_2_2_load [2/4] 2.61ns
_ifconv212:34  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr, align 4

ST_14: tmp_166_8_1_i [1/4] 5.70ns
_ifconv212:107  %tmp_166_8_1_i = fmul float %p_65_i, %p_read_8

ST_14: accumulator_8_i [1/5] 7.26ns
_ifconv212:115  %accumulator_8_i = fadd float %tmp_166_8_i, 0.000000e+00

ST_14: WBRAM_9_0_2_load [2/4] 2.61ns
_ifconv239:30  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr, align 4

ST_14: WBRAM_9_1_2_load [2/4] 2.61ns
_ifconv239:32  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr, align 4

ST_14: WBRAM_9_2_2_load [2/4] 2.61ns
_ifconv239:34  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr, align 4

ST_14: tmp_166_9_1_i [1/4] 5.70ns
_ifconv239:107  %tmp_166_9_1_i = fmul float %p_73_i, %p_read_8

ST_14: accumulator_9_i [1/5] 7.26ns
_ifconv239:115  %accumulator_9_i = fadd float %tmp_166_9_i, 0.000000e+00

ST_14: WBRAM_10_0_2_load [2/4] 2.61ns
_ifconv266:30  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr, align 4

ST_14: WBRAM_10_1_2_load [2/4] 2.61ns
_ifconv266:32  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr, align 4

ST_14: WBRAM_10_2_2_load [2/4] 2.61ns
_ifconv266:34  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr, align 4

ST_14: tmp_166_10_1_i [1/4] 5.70ns
_ifconv266:107  %tmp_166_10_1_i = fmul float %p_81_i, %p_read_8

ST_14: accumulator_10_i [1/5] 7.26ns
_ifconv266:115  %accumulator_10_i = fadd float %tmp_166_10_i, 0.000000e+00

ST_14: WBRAM_11_0_2_load [2/4] 2.61ns
_ifconv293:30  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr, align 4

ST_14: WBRAM_11_1_2_load [2/4] 2.61ns
_ifconv293:32  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr, align 4

ST_14: WBRAM_11_2_2_load [2/4] 2.61ns
_ifconv293:34  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr, align 4

ST_14: tmp_166_11_1_i [1/4] 5.70ns
_ifconv293:107  %tmp_166_11_1_i = fmul float %p_89_i, %p_read_8

ST_14: accumulator_11_i [1/5] 7.26ns
_ifconv293:115  %accumulator_11_i = fadd float %tmp_166_11_i, 0.000000e+00

ST_14: WBRAM_12_0_2_load [2/4] 2.61ns
_ifconv320:30  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr, align 4

ST_14: WBRAM_12_1_2_load [2/4] 2.61ns
_ifconv320:32  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr, align 4

ST_14: WBRAM_12_2_2_load [2/4] 2.61ns
_ifconv320:34  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr, align 4

ST_14: tmp_166_12_1_i [1/4] 5.70ns
_ifconv320:107  %tmp_166_12_1_i = fmul float %p_97_i, %p_read_8

ST_14: accumulator_12_i [1/5] 7.26ns
_ifconv320:115  %accumulator_12_i = fadd float %tmp_166_12_i, 0.000000e+00

ST_14: WBRAM_13_0_2_load [2/4] 2.61ns
_ifconv347:30  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr, align 4

ST_14: WBRAM_13_1_2_load [2/4] 2.61ns
_ifconv347:32  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr, align 4

ST_14: WBRAM_13_2_2_load [2/4] 2.61ns
_ifconv347:34  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr, align 4

ST_14: tmp_166_13_1_i [1/4] 5.70ns
_ifconv347:107  %tmp_166_13_1_i = fmul float %p_105_i, %p_read_8

ST_14: accumulator_13_i [1/5] 7.26ns
_ifconv347:115  %accumulator_13_i = fadd float %tmp_166_13_i, 0.000000e+00

ST_14: WBRAM_14_0_2_load [2/4] 2.61ns
_ifconv374:30  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr, align 4

ST_14: WBRAM_14_1_2_load [2/4] 2.61ns
_ifconv374:32  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr, align 4

ST_14: WBRAM_14_2_2_load [2/4] 2.61ns
_ifconv374:34  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr, align 4

ST_14: tmp_166_14_1_i [1/4] 5.70ns
_ifconv374:107  %tmp_166_14_1_i = fmul float %p_113_i, %p_read_8

ST_14: accumulator_14_i [1/5] 7.26ns
_ifconv374:115  %accumulator_14_i = fadd float %tmp_166_14_i, 0.000000e+00

ST_14: WBRAM_15_0_2_load [2/4] 2.61ns
_ifconv401:30  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr, align 4

ST_14: WBRAM_15_1_2_load [2/4] 2.61ns
_ifconv401:32  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr, align 4

ST_14: WBRAM_15_2_2_load [2/4] 2.61ns
_ifconv401:34  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr, align 4

ST_14: tmp_166_15_1_i [1/4] 5.70ns
_ifconv401:107  %tmp_166_15_1_i = fmul float %p_121_i, %p_read_8

ST_14: accumulator_15_i [1/5] 7.26ns
_ifconv401:115  %accumulator_15_i = fadd float %tmp_166_15_i, 0.000000e+00


 <State 15>: 7.26ns
ST_15: WBRAM_0_0_2_load [1/4] 2.61ns
_ifconv:36  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr, align 4

ST_15: WBRAM_0_1_2_load [1/4] 2.61ns
_ifconv:38  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr, align 4

ST_15: WBRAM_0_2_2_load [1/4] 2.61ns
_ifconv:40  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr, align 4

ST_15: weights_temp_2 [1/1] 1.57ns
_ifconv:41  %weights_temp_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_2_load, float %WBRAM_0_1_2_load, float %WBRAM_0_2_2_load, i2 %tmp_5)

ST_15: accumulator_0_1_i [5/5] 7.26ns
_ifconv:122  %accumulator_0_1_i = fadd float %accumulator_0_i, %tmp_166_0_1_i

ST_15: WBRAM_1_0_2_load [1/4] 2.61ns
_ifconv23:30  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr, align 4

ST_15: WBRAM_1_1_2_load [1/4] 2.61ns
_ifconv23:32  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr, align 4

ST_15: WBRAM_1_2_2_load [1/4] 2.61ns
_ifconv23:34  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr, align 4

ST_15: weights_temp_2_1 [1/1] 1.57ns
_ifconv23:35  %weights_temp_2_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_2_load, float %WBRAM_1_1_2_load, float %WBRAM_1_2_2_load, i2 %tmp_11)

ST_15: accumulator_1_1_i [5/5] 7.26ns
_ifconv23:116  %accumulator_1_1_i = fadd float %accumulator_1_i, %tmp_166_1_1_i

ST_15: WBRAM_2_0_2_load [1/4] 2.61ns
_ifconv50:30  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr, align 4

ST_15: WBRAM_2_1_2_load [1/4] 2.61ns
_ifconv50:32  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr, align 4

ST_15: WBRAM_2_2_2_load [1/4] 2.61ns
_ifconv50:34  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr, align 4

ST_15: weights_temp_2_2 [1/1] 1.57ns
_ifconv50:35  %weights_temp_2_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_2_load, float %WBRAM_2_1_2_load, float %WBRAM_2_2_2_load, i2 %tmp_18)

ST_15: accumulator_2_1_i [5/5] 7.26ns
_ifconv50:116  %accumulator_2_1_i = fadd float %accumulator_2_i, %tmp_166_2_1_i

ST_15: WBRAM_3_0_2_load [1/4] 2.61ns
_ifconv77:30  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr, align 4

ST_15: WBRAM_3_1_2_load [1/4] 2.61ns
_ifconv77:32  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr, align 4

ST_15: WBRAM_3_2_2_load [1/4] 2.61ns
_ifconv77:34  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr, align 4

ST_15: weights_temp_2_3 [1/1] 1.57ns
_ifconv77:35  %weights_temp_2_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_2_load, float %WBRAM_3_1_2_load, float %WBRAM_3_2_2_load, i2 %tmp_25)

ST_15: accumulator_3_1_i [5/5] 7.26ns
_ifconv77:116  %accumulator_3_1_i = fadd float %accumulator_3_i, %tmp_166_3_1_i

ST_15: WBRAM_4_0_2_load [1/4] 2.61ns
_ifconv104:30  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr, align 4

ST_15: WBRAM_4_1_2_load [1/4] 2.61ns
_ifconv104:32  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr, align 4

ST_15: WBRAM_4_2_2_load [1/4] 2.61ns
_ifconv104:34  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr, align 4

ST_15: weights_temp_2_4 [1/1] 1.57ns
_ifconv104:35  %weights_temp_2_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_2_load, float %WBRAM_4_1_2_load, float %WBRAM_4_2_2_load, i2 %tmp_32)

ST_15: accumulator_4_1_i [5/5] 7.26ns
_ifconv104:116  %accumulator_4_1_i = fadd float %accumulator_4_i, %tmp_166_4_1_i

ST_15: WBRAM_5_0_2_load [1/4] 2.61ns
_ifconv131:30  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr, align 4

ST_15: WBRAM_5_1_2_load [1/4] 2.61ns
_ifconv131:32  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr, align 4

ST_15: WBRAM_5_2_2_load [1/4] 2.61ns
_ifconv131:34  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr, align 4

ST_15: weights_temp_2_5 [1/1] 1.57ns
_ifconv131:35  %weights_temp_2_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_2_load, float %WBRAM_5_1_2_load, float %WBRAM_5_2_2_load, i2 %tmp_39)

ST_15: accumulator_5_1_i [5/5] 7.26ns
_ifconv131:116  %accumulator_5_1_i = fadd float %accumulator_5_i, %tmp_166_5_1_i

ST_15: WBRAM_6_0_2_load [1/4] 2.61ns
_ifconv158:30  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr, align 4

ST_15: WBRAM_6_1_2_load [1/4] 2.61ns
_ifconv158:32  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr, align 4

ST_15: WBRAM_6_2_2_load [1/4] 2.61ns
_ifconv158:34  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr, align 4

ST_15: weights_temp_2_6 [1/1] 1.57ns
_ifconv158:35  %weights_temp_2_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_2_load, float %WBRAM_6_1_2_load, float %WBRAM_6_2_2_load, i2 %tmp_46)

ST_15: accumulator_6_1_i [5/5] 7.26ns
_ifconv158:116  %accumulator_6_1_i = fadd float %accumulator_6_i, %tmp_166_6_1_i

ST_15: WBRAM_7_0_2_load [1/4] 2.61ns
_ifconv185:30  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr, align 4

ST_15: WBRAM_7_1_2_load [1/4] 2.61ns
_ifconv185:32  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr, align 4

ST_15: WBRAM_7_2_2_load [1/4] 2.61ns
_ifconv185:34  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr, align 4

ST_15: weights_temp_2_7 [1/1] 1.57ns
_ifconv185:35  %weights_temp_2_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_2_load, float %WBRAM_7_1_2_load, float %WBRAM_7_2_2_load, i2 %tmp_53)

ST_15: accumulator_7_1_i [5/5] 7.26ns
_ifconv185:116  %accumulator_7_1_i = fadd float %accumulator_7_i, %tmp_166_7_1_i

ST_15: WBRAM_8_0_2_load [1/4] 2.61ns
_ifconv212:30  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr, align 4

ST_15: WBRAM_8_1_2_load [1/4] 2.61ns
_ifconv212:32  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr, align 4

ST_15: WBRAM_8_2_2_load [1/4] 2.61ns
_ifconv212:34  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr, align 4

ST_15: weights_temp_2_8 [1/1] 1.57ns
_ifconv212:35  %weights_temp_2_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_2_load, float %WBRAM_8_1_2_load, float %WBRAM_8_2_2_load, i2 %tmp_60)

ST_15: accumulator_8_1_i [5/5] 7.26ns
_ifconv212:116  %accumulator_8_1_i = fadd float %accumulator_8_i, %tmp_166_8_1_i

ST_15: WBRAM_9_0_2_load [1/4] 2.61ns
_ifconv239:30  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr, align 4

ST_15: WBRAM_9_1_2_load [1/4] 2.61ns
_ifconv239:32  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr, align 4

ST_15: WBRAM_9_2_2_load [1/4] 2.61ns
_ifconv239:34  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr, align 4

ST_15: weights_temp_2_9 [1/1] 1.57ns
_ifconv239:35  %weights_temp_2_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_2_load, float %WBRAM_9_1_2_load, float %WBRAM_9_2_2_load, i2 %tmp_67)

ST_15: accumulator_9_1_i [5/5] 7.26ns
_ifconv239:116  %accumulator_9_1_i = fadd float %accumulator_9_i, %tmp_166_9_1_i

ST_15: WBRAM_10_0_2_load [1/4] 2.61ns
_ifconv266:30  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr, align 4

ST_15: WBRAM_10_1_2_load [1/4] 2.61ns
_ifconv266:32  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr, align 4

ST_15: WBRAM_10_2_2_load [1/4] 2.61ns
_ifconv266:34  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr, align 4

ST_15: weights_temp_2_10 [1/1] 1.57ns
_ifconv266:35  %weights_temp_2_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_2_load, float %WBRAM_10_1_2_load, float %WBRAM_10_2_2_load, i2 %tmp_74)

ST_15: accumulator_10_1_i [5/5] 7.26ns
_ifconv266:116  %accumulator_10_1_i = fadd float %accumulator_10_i, %tmp_166_10_1_i

ST_15: WBRAM_11_0_2_load [1/4] 2.61ns
_ifconv293:30  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr, align 4

ST_15: WBRAM_11_1_2_load [1/4] 2.61ns
_ifconv293:32  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr, align 4

ST_15: WBRAM_11_2_2_load [1/4] 2.61ns
_ifconv293:34  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr, align 4

ST_15: weights_temp_2_11 [1/1] 1.57ns
_ifconv293:35  %weights_temp_2_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_2_load, float %WBRAM_11_1_2_load, float %WBRAM_11_2_2_load, i2 %tmp_81)

ST_15: accumulator_11_1_i [5/5] 7.26ns
_ifconv293:116  %accumulator_11_1_i = fadd float %accumulator_11_i, %tmp_166_11_1_i

ST_15: WBRAM_12_0_2_load [1/4] 2.61ns
_ifconv320:30  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr, align 4

ST_15: WBRAM_12_1_2_load [1/4] 2.61ns
_ifconv320:32  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr, align 4

ST_15: WBRAM_12_2_2_load [1/4] 2.61ns
_ifconv320:34  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr, align 4

ST_15: weights_temp_2_12 [1/1] 1.57ns
_ifconv320:35  %weights_temp_2_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_2_load, float %WBRAM_12_1_2_load, float %WBRAM_12_2_2_load, i2 %tmp_88)

ST_15: accumulator_12_1_i [5/5] 7.26ns
_ifconv320:116  %accumulator_12_1_i = fadd float %accumulator_12_i, %tmp_166_12_1_i

ST_15: WBRAM_13_0_2_load [1/4] 2.61ns
_ifconv347:30  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr, align 4

ST_15: WBRAM_13_1_2_load [1/4] 2.61ns
_ifconv347:32  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr, align 4

ST_15: WBRAM_13_2_2_load [1/4] 2.61ns
_ifconv347:34  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr, align 4

ST_15: weights_temp_2_13 [1/1] 1.57ns
_ifconv347:35  %weights_temp_2_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_2_load, float %WBRAM_13_1_2_load, float %WBRAM_13_2_2_load, i2 %tmp_95)

ST_15: accumulator_13_1_i [5/5] 7.26ns
_ifconv347:116  %accumulator_13_1_i = fadd float %accumulator_13_i, %tmp_166_13_1_i

ST_15: WBRAM_14_0_2_load [1/4] 2.61ns
_ifconv374:30  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr, align 4

ST_15: WBRAM_14_1_2_load [1/4] 2.61ns
_ifconv374:32  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr, align 4

ST_15: WBRAM_14_2_2_load [1/4] 2.61ns
_ifconv374:34  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr, align 4

ST_15: weights_temp_2_14 [1/1] 1.57ns
_ifconv374:35  %weights_temp_2_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_2_load, float %WBRAM_14_1_2_load, float %WBRAM_14_2_2_load, i2 %tmp_102)

ST_15: accumulator_14_1_i [5/5] 7.26ns
_ifconv374:116  %accumulator_14_1_i = fadd float %accumulator_14_i, %tmp_166_14_1_i

ST_15: WBRAM_15_0_2_load [1/4] 2.61ns
_ifconv401:30  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr, align 4

ST_15: WBRAM_15_1_2_load [1/4] 2.61ns
_ifconv401:32  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr, align 4

ST_15: WBRAM_15_2_2_load [1/4] 2.61ns
_ifconv401:34  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr, align 4

ST_15: weights_temp_2_15 [1/1] 1.57ns
_ifconv401:35  %weights_temp_2_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_2_load, float %WBRAM_15_1_2_load, float %WBRAM_15_2_2_load, i2 %tmp_109)

ST_15: accumulator_15_1_i [5/5] 7.26ns
_ifconv401:116  %accumulator_15_1_i = fadd float %accumulator_15_i, %tmp_166_15_1_i


 <State 16>: 7.26ns
ST_16: p_2_i [1/1] 1.37ns
_ifconv:42  %p_2_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2

ST_16: WBRAM_0_0_4_addr [1/1] 0.00ns
_ifconv:51  %WBRAM_0_0_4_addr = getelementptr [1024 x float]* @WBRAM_0_0_4, i64 0, i64 %tmp_157_i

ST_16: WBRAM_0_0_4_load [4/4] 2.61ns
_ifconv:52  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr, align 4

ST_16: WBRAM_0_1_4_addr [1/1] 0.00ns
_ifconv:53  %WBRAM_0_1_4_addr = getelementptr [1024 x float]* @WBRAM_0_1_4, i64 0, i64 %tmp_157_i

ST_16: WBRAM_0_1_4_load [4/4] 2.61ns
_ifconv:54  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr, align 4

ST_16: WBRAM_0_2_4_addr [1/1] 0.00ns
_ifconv:55  %WBRAM_0_2_4_addr = getelementptr [1024 x float]* @WBRAM_0_2_4, i64 0, i64 %tmp_157_i

ST_16: WBRAM_0_2_4_load [4/4] 2.61ns
_ifconv:56  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr, align 4

ST_16: WBRAM_0_0_7_addr [1/1] 0.00ns
_ifconv:74  %WBRAM_0_0_7_addr = getelementptr [1024 x float]* @WBRAM_0_0_7, i64 0, i64 %tmp_157_i

ST_16: WBRAM_0_0_7_load [4/4] 2.61ns
_ifconv:75  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr, align 4

ST_16: WBRAM_0_1_7_addr [1/1] 0.00ns
_ifconv:76  %WBRAM_0_1_7_addr = getelementptr [1024 x float]* @WBRAM_0_1_7, i64 0, i64 %tmp_157_i

ST_16: WBRAM_0_1_7_load [4/4] 2.61ns
_ifconv:77  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr, align 4

ST_16: WBRAM_0_2_7_addr [1/1] 0.00ns
_ifconv:78  %WBRAM_0_2_7_addr = getelementptr [1024 x float]* @WBRAM_0_2_7, i64 0, i64 %tmp_157_i

ST_16: WBRAM_0_2_7_load [4/4] 2.61ns
_ifconv:79  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr, align 4

ST_16: tmp_166_0_2_i [4/4] 5.70ns
_ifconv:114  %tmp_166_0_2_i = fmul float %p_2_i, %p_read_7

ST_16: accumulator_0_1_i [4/5] 7.26ns
_ifconv:122  %accumulator_0_1_i = fadd float %accumulator_0_i, %tmp_166_0_1_i

ST_16: p_10_i [1/1] 1.37ns
_ifconv23:36  %p_10_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_1

ST_16: WBRAM_1_0_4_addr [1/1] 0.00ns
_ifconv23:45  %WBRAM_1_0_4_addr = getelementptr [1024 x float]* @WBRAM_1_0_4, i64 0, i64 %tmp_157_1_i

ST_16: WBRAM_1_0_4_load [4/4] 2.61ns
_ifconv23:46  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr, align 4

ST_16: WBRAM_1_1_4_addr [1/1] 0.00ns
_ifconv23:47  %WBRAM_1_1_4_addr = getelementptr [1024 x float]* @WBRAM_1_1_4, i64 0, i64 %tmp_157_1_i

ST_16: WBRAM_1_1_4_load [4/4] 2.61ns
_ifconv23:48  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr, align 4

ST_16: WBRAM_1_2_4_addr [1/1] 0.00ns
_ifconv23:49  %WBRAM_1_2_4_addr = getelementptr [1024 x float]* @WBRAM_1_2_4, i64 0, i64 %tmp_157_1_i

ST_16: WBRAM_1_2_4_load [4/4] 2.61ns
_ifconv23:50  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr, align 4

ST_16: WBRAM_1_0_7_addr [1/1] 0.00ns
_ifconv23:68  %WBRAM_1_0_7_addr = getelementptr [1024 x float]* @WBRAM_1_0_7, i64 0, i64 %tmp_157_1_i

ST_16: WBRAM_1_0_7_load [4/4] 2.61ns
_ifconv23:69  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr, align 4

ST_16: WBRAM_1_1_7_addr [1/1] 0.00ns
_ifconv23:70  %WBRAM_1_1_7_addr = getelementptr [1024 x float]* @WBRAM_1_1_7, i64 0, i64 %tmp_157_1_i

ST_16: WBRAM_1_1_7_load [4/4] 2.61ns
_ifconv23:71  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr, align 4

ST_16: WBRAM_1_2_7_addr [1/1] 0.00ns
_ifconv23:72  %WBRAM_1_2_7_addr = getelementptr [1024 x float]* @WBRAM_1_2_7, i64 0, i64 %tmp_157_1_i

ST_16: WBRAM_1_2_7_load [4/4] 2.61ns
_ifconv23:73  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr, align 4

ST_16: tmp_166_1_2_i [4/4] 5.70ns
_ifconv23:108  %tmp_166_1_2_i = fmul float %p_10_i, %p_read_7

ST_16: accumulator_1_1_i [4/5] 7.26ns
_ifconv23:116  %accumulator_1_1_i = fadd float %accumulator_1_i, %tmp_166_1_1_i

ST_16: p_18_i [1/1] 1.37ns
_ifconv50:36  %p_18_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_2

ST_16: WBRAM_2_0_4_addr [1/1] 0.00ns
_ifconv50:45  %WBRAM_2_0_4_addr = getelementptr [1024 x float]* @WBRAM_2_0_4, i64 0, i64 %tmp_157_2_i

ST_16: WBRAM_2_0_4_load [4/4] 2.61ns
_ifconv50:46  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr, align 4

ST_16: WBRAM_2_1_4_addr [1/1] 0.00ns
_ifconv50:47  %WBRAM_2_1_4_addr = getelementptr [1024 x float]* @WBRAM_2_1_4, i64 0, i64 %tmp_157_2_i

ST_16: WBRAM_2_1_4_load [4/4] 2.61ns
_ifconv50:48  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr, align 4

ST_16: WBRAM_2_2_4_addr [1/1] 0.00ns
_ifconv50:49  %WBRAM_2_2_4_addr = getelementptr [1024 x float]* @WBRAM_2_2_4, i64 0, i64 %tmp_157_2_i

ST_16: WBRAM_2_2_4_load [4/4] 2.61ns
_ifconv50:50  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr, align 4

ST_16: WBRAM_2_0_7_addr [1/1] 0.00ns
_ifconv50:68  %WBRAM_2_0_7_addr = getelementptr [1024 x float]* @WBRAM_2_0_7, i64 0, i64 %tmp_157_2_i

ST_16: WBRAM_2_0_7_load [4/4] 2.61ns
_ifconv50:69  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr, align 4

ST_16: WBRAM_2_1_7_addr [1/1] 0.00ns
_ifconv50:70  %WBRAM_2_1_7_addr = getelementptr [1024 x float]* @WBRAM_2_1_7, i64 0, i64 %tmp_157_2_i

ST_16: WBRAM_2_1_7_load [4/4] 2.61ns
_ifconv50:71  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr, align 4

ST_16: WBRAM_2_2_7_addr [1/1] 0.00ns
_ifconv50:72  %WBRAM_2_2_7_addr = getelementptr [1024 x float]* @WBRAM_2_2_7, i64 0, i64 %tmp_157_2_i

ST_16: WBRAM_2_2_7_load [4/4] 2.61ns
_ifconv50:73  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr, align 4

ST_16: tmp_166_2_2_i [4/4] 5.70ns
_ifconv50:108  %tmp_166_2_2_i = fmul float %p_18_i, %p_read_7

ST_16: accumulator_2_1_i [4/5] 7.26ns
_ifconv50:116  %accumulator_2_1_i = fadd float %accumulator_2_i, %tmp_166_2_1_i

ST_16: p_26_i [1/1] 1.37ns
_ifconv77:36  %p_26_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_3

ST_16: WBRAM_3_0_4_addr [1/1] 0.00ns
_ifconv77:45  %WBRAM_3_0_4_addr = getelementptr [1024 x float]* @WBRAM_3_0_4, i64 0, i64 %tmp_157_3_i

ST_16: WBRAM_3_0_4_load [4/4] 2.61ns
_ifconv77:46  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr, align 4

ST_16: WBRAM_3_1_4_addr [1/1] 0.00ns
_ifconv77:47  %WBRAM_3_1_4_addr = getelementptr [1024 x float]* @WBRAM_3_1_4, i64 0, i64 %tmp_157_3_i

ST_16: WBRAM_3_1_4_load [4/4] 2.61ns
_ifconv77:48  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr, align 4

ST_16: WBRAM_3_2_4_addr [1/1] 0.00ns
_ifconv77:49  %WBRAM_3_2_4_addr = getelementptr [1024 x float]* @WBRAM_3_2_4, i64 0, i64 %tmp_157_3_i

ST_16: WBRAM_3_2_4_load [4/4] 2.61ns
_ifconv77:50  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr, align 4

ST_16: WBRAM_3_0_7_addr [1/1] 0.00ns
_ifconv77:68  %WBRAM_3_0_7_addr = getelementptr [1024 x float]* @WBRAM_3_0_7, i64 0, i64 %tmp_157_3_i

ST_16: WBRAM_3_0_7_load [4/4] 2.61ns
_ifconv77:69  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr, align 4

ST_16: WBRAM_3_1_7_addr [1/1] 0.00ns
_ifconv77:70  %WBRAM_3_1_7_addr = getelementptr [1024 x float]* @WBRAM_3_1_7, i64 0, i64 %tmp_157_3_i

ST_16: WBRAM_3_1_7_load [4/4] 2.61ns
_ifconv77:71  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr, align 4

ST_16: WBRAM_3_2_7_addr [1/1] 0.00ns
_ifconv77:72  %WBRAM_3_2_7_addr = getelementptr [1024 x float]* @WBRAM_3_2_7, i64 0, i64 %tmp_157_3_i

ST_16: WBRAM_3_2_7_load [4/4] 2.61ns
_ifconv77:73  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr, align 4

ST_16: tmp_166_3_2_i [4/4] 5.70ns
_ifconv77:108  %tmp_166_3_2_i = fmul float %p_26_i, %p_read_7

ST_16: accumulator_3_1_i [4/5] 7.26ns
_ifconv77:116  %accumulator_3_1_i = fadd float %accumulator_3_i, %tmp_166_3_1_i

ST_16: p_34_i [1/1] 1.37ns
_ifconv104:36  %p_34_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_4

ST_16: WBRAM_4_0_4_addr [1/1] 0.00ns
_ifconv104:45  %WBRAM_4_0_4_addr = getelementptr [1024 x float]* @WBRAM_4_0_4, i64 0, i64 %tmp_157_4_i

ST_16: WBRAM_4_0_4_load [4/4] 2.61ns
_ifconv104:46  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr, align 4

ST_16: WBRAM_4_1_4_addr [1/1] 0.00ns
_ifconv104:47  %WBRAM_4_1_4_addr = getelementptr [1024 x float]* @WBRAM_4_1_4, i64 0, i64 %tmp_157_4_i

ST_16: WBRAM_4_1_4_load [4/4] 2.61ns
_ifconv104:48  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr, align 4

ST_16: WBRAM_4_2_4_addr [1/1] 0.00ns
_ifconv104:49  %WBRAM_4_2_4_addr = getelementptr [1024 x float]* @WBRAM_4_2_4, i64 0, i64 %tmp_157_4_i

ST_16: WBRAM_4_2_4_load [4/4] 2.61ns
_ifconv104:50  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr, align 4

ST_16: WBRAM_4_0_7_addr [1/1] 0.00ns
_ifconv104:68  %WBRAM_4_0_7_addr = getelementptr [1024 x float]* @WBRAM_4_0_7, i64 0, i64 %tmp_157_4_i

ST_16: WBRAM_4_0_7_load [4/4] 2.61ns
_ifconv104:69  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr, align 4

ST_16: WBRAM_4_1_7_addr [1/1] 0.00ns
_ifconv104:70  %WBRAM_4_1_7_addr = getelementptr [1024 x float]* @WBRAM_4_1_7, i64 0, i64 %tmp_157_4_i

ST_16: WBRAM_4_1_7_load [4/4] 2.61ns
_ifconv104:71  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr, align 4

ST_16: WBRAM_4_2_7_addr [1/1] 0.00ns
_ifconv104:72  %WBRAM_4_2_7_addr = getelementptr [1024 x float]* @WBRAM_4_2_7, i64 0, i64 %tmp_157_4_i

ST_16: WBRAM_4_2_7_load [4/4] 2.61ns
_ifconv104:73  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr, align 4

ST_16: tmp_166_4_2_i [4/4] 5.70ns
_ifconv104:108  %tmp_166_4_2_i = fmul float %p_34_i, %p_read_7

ST_16: accumulator_4_1_i [4/5] 7.26ns
_ifconv104:116  %accumulator_4_1_i = fadd float %accumulator_4_i, %tmp_166_4_1_i

ST_16: p_42_i [1/1] 1.37ns
_ifconv131:36  %p_42_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_5

ST_16: WBRAM_5_0_4_addr [1/1] 0.00ns
_ifconv131:45  %WBRAM_5_0_4_addr = getelementptr [1024 x float]* @WBRAM_5_0_4, i64 0, i64 %tmp_157_5_i

ST_16: WBRAM_5_0_4_load [4/4] 2.61ns
_ifconv131:46  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr, align 4

ST_16: WBRAM_5_1_4_addr [1/1] 0.00ns
_ifconv131:47  %WBRAM_5_1_4_addr = getelementptr [1024 x float]* @WBRAM_5_1_4, i64 0, i64 %tmp_157_5_i

ST_16: WBRAM_5_1_4_load [4/4] 2.61ns
_ifconv131:48  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr, align 4

ST_16: WBRAM_5_2_4_addr [1/1] 0.00ns
_ifconv131:49  %WBRAM_5_2_4_addr = getelementptr [1024 x float]* @WBRAM_5_2_4, i64 0, i64 %tmp_157_5_i

ST_16: WBRAM_5_2_4_load [4/4] 2.61ns
_ifconv131:50  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr, align 4

ST_16: WBRAM_5_0_7_addr [1/1] 0.00ns
_ifconv131:68  %WBRAM_5_0_7_addr = getelementptr [1024 x float]* @WBRAM_5_0_7, i64 0, i64 %tmp_157_5_i

ST_16: WBRAM_5_0_7_load [4/4] 2.61ns
_ifconv131:69  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr, align 4

ST_16: WBRAM_5_1_7_addr [1/1] 0.00ns
_ifconv131:70  %WBRAM_5_1_7_addr = getelementptr [1024 x float]* @WBRAM_5_1_7, i64 0, i64 %tmp_157_5_i

ST_16: WBRAM_5_1_7_load [4/4] 2.61ns
_ifconv131:71  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr, align 4

ST_16: WBRAM_5_2_7_addr [1/1] 0.00ns
_ifconv131:72  %WBRAM_5_2_7_addr = getelementptr [1024 x float]* @WBRAM_5_2_7, i64 0, i64 %tmp_157_5_i

ST_16: WBRAM_5_2_7_load [4/4] 2.61ns
_ifconv131:73  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr, align 4

ST_16: tmp_166_5_2_i [4/4] 5.70ns
_ifconv131:108  %tmp_166_5_2_i = fmul float %p_42_i, %p_read_7

ST_16: accumulator_5_1_i [4/5] 7.26ns
_ifconv131:116  %accumulator_5_1_i = fadd float %accumulator_5_i, %tmp_166_5_1_i

ST_16: p_50_i [1/1] 1.37ns
_ifconv158:36  %p_50_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_6

ST_16: WBRAM_6_0_4_addr [1/1] 0.00ns
_ifconv158:45  %WBRAM_6_0_4_addr = getelementptr [1024 x float]* @WBRAM_6_0_4, i64 0, i64 %tmp_157_6_i

ST_16: WBRAM_6_0_4_load [4/4] 2.61ns
_ifconv158:46  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr, align 4

ST_16: WBRAM_6_1_4_addr [1/1] 0.00ns
_ifconv158:47  %WBRAM_6_1_4_addr = getelementptr [1024 x float]* @WBRAM_6_1_4, i64 0, i64 %tmp_157_6_i

ST_16: WBRAM_6_1_4_load [4/4] 2.61ns
_ifconv158:48  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr, align 4

ST_16: WBRAM_6_2_4_addr [1/1] 0.00ns
_ifconv158:49  %WBRAM_6_2_4_addr = getelementptr [1024 x float]* @WBRAM_6_2_4, i64 0, i64 %tmp_157_6_i

ST_16: WBRAM_6_2_4_load [4/4] 2.61ns
_ifconv158:50  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr, align 4

ST_16: WBRAM_6_0_7_addr [1/1] 0.00ns
_ifconv158:68  %WBRAM_6_0_7_addr = getelementptr [1024 x float]* @WBRAM_6_0_7, i64 0, i64 %tmp_157_6_i

ST_16: WBRAM_6_0_7_load [4/4] 2.61ns
_ifconv158:69  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr, align 4

ST_16: WBRAM_6_1_7_addr [1/1] 0.00ns
_ifconv158:70  %WBRAM_6_1_7_addr = getelementptr [1024 x float]* @WBRAM_6_1_7, i64 0, i64 %tmp_157_6_i

ST_16: WBRAM_6_1_7_load [4/4] 2.61ns
_ifconv158:71  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr, align 4

ST_16: WBRAM_6_2_7_addr [1/1] 0.00ns
_ifconv158:72  %WBRAM_6_2_7_addr = getelementptr [1024 x float]* @WBRAM_6_2_7, i64 0, i64 %tmp_157_6_i

ST_16: WBRAM_6_2_7_load [4/4] 2.61ns
_ifconv158:73  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr, align 4

ST_16: tmp_166_6_2_i [4/4] 5.70ns
_ifconv158:108  %tmp_166_6_2_i = fmul float %p_50_i, %p_read_7

ST_16: accumulator_6_1_i [4/5] 7.26ns
_ifconv158:116  %accumulator_6_1_i = fadd float %accumulator_6_i, %tmp_166_6_1_i

ST_16: p_58_i [1/1] 1.37ns
_ifconv185:36  %p_58_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_7

ST_16: WBRAM_7_0_4_addr [1/1] 0.00ns
_ifconv185:45  %WBRAM_7_0_4_addr = getelementptr [1024 x float]* @WBRAM_7_0_4, i64 0, i64 %tmp_157_7_i

ST_16: WBRAM_7_0_4_load [4/4] 2.61ns
_ifconv185:46  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr, align 4

ST_16: WBRAM_7_1_4_addr [1/1] 0.00ns
_ifconv185:47  %WBRAM_7_1_4_addr = getelementptr [1024 x float]* @WBRAM_7_1_4, i64 0, i64 %tmp_157_7_i

ST_16: WBRAM_7_1_4_load [4/4] 2.61ns
_ifconv185:48  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr, align 4

ST_16: WBRAM_7_2_4_addr [1/1] 0.00ns
_ifconv185:49  %WBRAM_7_2_4_addr = getelementptr [1024 x float]* @WBRAM_7_2_4, i64 0, i64 %tmp_157_7_i

ST_16: WBRAM_7_2_4_load [4/4] 2.61ns
_ifconv185:50  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr, align 4

ST_16: WBRAM_7_0_7_addr [1/1] 0.00ns
_ifconv185:68  %WBRAM_7_0_7_addr = getelementptr [1024 x float]* @WBRAM_7_0_7, i64 0, i64 %tmp_157_7_i

ST_16: WBRAM_7_0_7_load [4/4] 2.61ns
_ifconv185:69  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr, align 4

ST_16: WBRAM_7_1_7_addr [1/1] 0.00ns
_ifconv185:70  %WBRAM_7_1_7_addr = getelementptr [1024 x float]* @WBRAM_7_1_7, i64 0, i64 %tmp_157_7_i

ST_16: WBRAM_7_1_7_load [4/4] 2.61ns
_ifconv185:71  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr, align 4

ST_16: WBRAM_7_2_7_addr [1/1] 0.00ns
_ifconv185:72  %WBRAM_7_2_7_addr = getelementptr [1024 x float]* @WBRAM_7_2_7, i64 0, i64 %tmp_157_7_i

ST_16: WBRAM_7_2_7_load [4/4] 2.61ns
_ifconv185:73  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr, align 4

ST_16: tmp_166_7_2_i [4/4] 5.70ns
_ifconv185:108  %tmp_166_7_2_i = fmul float %p_58_i, %p_read_7

ST_16: accumulator_7_1_i [4/5] 7.26ns
_ifconv185:116  %accumulator_7_1_i = fadd float %accumulator_7_i, %tmp_166_7_1_i

ST_16: p_66_i [1/1] 1.37ns
_ifconv212:36  %p_66_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_8

ST_16: WBRAM_8_0_4_addr [1/1] 0.00ns
_ifconv212:45  %WBRAM_8_0_4_addr = getelementptr [1024 x float]* @WBRAM_8_0_4, i64 0, i64 %tmp_157_8_i

ST_16: WBRAM_8_0_4_load [4/4] 2.61ns
_ifconv212:46  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr, align 4

ST_16: WBRAM_8_1_4_addr [1/1] 0.00ns
_ifconv212:47  %WBRAM_8_1_4_addr = getelementptr [1024 x float]* @WBRAM_8_1_4, i64 0, i64 %tmp_157_8_i

ST_16: WBRAM_8_1_4_load [4/4] 2.61ns
_ifconv212:48  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr, align 4

ST_16: WBRAM_8_2_4_addr [1/1] 0.00ns
_ifconv212:49  %WBRAM_8_2_4_addr = getelementptr [1024 x float]* @WBRAM_8_2_4, i64 0, i64 %tmp_157_8_i

ST_16: WBRAM_8_2_4_load [4/4] 2.61ns
_ifconv212:50  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr, align 4

ST_16: WBRAM_8_0_7_addr [1/1] 0.00ns
_ifconv212:68  %WBRAM_8_0_7_addr = getelementptr [1024 x float]* @WBRAM_8_0_7, i64 0, i64 %tmp_157_8_i

ST_16: WBRAM_8_0_7_load [4/4] 2.61ns
_ifconv212:69  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr, align 4

ST_16: WBRAM_8_1_7_addr [1/1] 0.00ns
_ifconv212:70  %WBRAM_8_1_7_addr = getelementptr [1024 x float]* @WBRAM_8_1_7, i64 0, i64 %tmp_157_8_i

ST_16: WBRAM_8_1_7_load [4/4] 2.61ns
_ifconv212:71  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr, align 4

ST_16: WBRAM_8_2_7_addr [1/1] 0.00ns
_ifconv212:72  %WBRAM_8_2_7_addr = getelementptr [1024 x float]* @WBRAM_8_2_7, i64 0, i64 %tmp_157_8_i

ST_16: WBRAM_8_2_7_load [4/4] 2.61ns
_ifconv212:73  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr, align 4

ST_16: tmp_166_8_2_i [4/4] 5.70ns
_ifconv212:108  %tmp_166_8_2_i = fmul float %p_66_i, %p_read_7

ST_16: accumulator_8_1_i [4/5] 7.26ns
_ifconv212:116  %accumulator_8_1_i = fadd float %accumulator_8_i, %tmp_166_8_1_i

ST_16: p_74_i [1/1] 1.37ns
_ifconv239:36  %p_74_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_9

ST_16: WBRAM_9_0_4_addr [1/1] 0.00ns
_ifconv239:45  %WBRAM_9_0_4_addr = getelementptr [1024 x float]* @WBRAM_9_0_4, i64 0, i64 %tmp_157_9_i

ST_16: WBRAM_9_0_4_load [4/4] 2.61ns
_ifconv239:46  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr, align 4

ST_16: WBRAM_9_1_4_addr [1/1] 0.00ns
_ifconv239:47  %WBRAM_9_1_4_addr = getelementptr [1024 x float]* @WBRAM_9_1_4, i64 0, i64 %tmp_157_9_i

ST_16: WBRAM_9_1_4_load [4/4] 2.61ns
_ifconv239:48  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr, align 4

ST_16: WBRAM_9_2_4_addr [1/1] 0.00ns
_ifconv239:49  %WBRAM_9_2_4_addr = getelementptr [1024 x float]* @WBRAM_9_2_4, i64 0, i64 %tmp_157_9_i

ST_16: WBRAM_9_2_4_load [4/4] 2.61ns
_ifconv239:50  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr, align 4

ST_16: WBRAM_9_0_7_addr [1/1] 0.00ns
_ifconv239:68  %WBRAM_9_0_7_addr = getelementptr [1024 x float]* @WBRAM_9_0_7, i64 0, i64 %tmp_157_9_i

ST_16: WBRAM_9_0_7_load [4/4] 2.61ns
_ifconv239:69  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr, align 4

ST_16: WBRAM_9_1_7_addr [1/1] 0.00ns
_ifconv239:70  %WBRAM_9_1_7_addr = getelementptr [1024 x float]* @WBRAM_9_1_7, i64 0, i64 %tmp_157_9_i

ST_16: WBRAM_9_1_7_load [4/4] 2.61ns
_ifconv239:71  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr, align 4

ST_16: WBRAM_9_2_7_addr [1/1] 0.00ns
_ifconv239:72  %WBRAM_9_2_7_addr = getelementptr [1024 x float]* @WBRAM_9_2_7, i64 0, i64 %tmp_157_9_i

ST_16: WBRAM_9_2_7_load [4/4] 2.61ns
_ifconv239:73  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr, align 4

ST_16: tmp_166_9_2_i [4/4] 5.70ns
_ifconv239:108  %tmp_166_9_2_i = fmul float %p_74_i, %p_read_7

ST_16: accumulator_9_1_i [4/5] 7.26ns
_ifconv239:116  %accumulator_9_1_i = fadd float %accumulator_9_i, %tmp_166_9_1_i

ST_16: p_82_i [1/1] 1.37ns
_ifconv266:36  %p_82_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_10

ST_16: WBRAM_10_0_4_addr [1/1] 0.00ns
_ifconv266:45  %WBRAM_10_0_4_addr = getelementptr [1024 x float]* @WBRAM_10_0_4, i64 0, i64 %tmp_157_i_29

ST_16: WBRAM_10_0_4_load [4/4] 2.61ns
_ifconv266:46  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr, align 4

ST_16: WBRAM_10_1_4_addr [1/1] 0.00ns
_ifconv266:47  %WBRAM_10_1_4_addr = getelementptr [1024 x float]* @WBRAM_10_1_4, i64 0, i64 %tmp_157_i_29

ST_16: WBRAM_10_1_4_load [4/4] 2.61ns
_ifconv266:48  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr, align 4

ST_16: WBRAM_10_2_4_addr [1/1] 0.00ns
_ifconv266:49  %WBRAM_10_2_4_addr = getelementptr [1024 x float]* @WBRAM_10_2_4, i64 0, i64 %tmp_157_i_29

ST_16: WBRAM_10_2_4_load [4/4] 2.61ns
_ifconv266:50  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr, align 4

ST_16: WBRAM_10_0_7_addr [1/1] 0.00ns
_ifconv266:68  %WBRAM_10_0_7_addr = getelementptr [1024 x float]* @WBRAM_10_0_7, i64 0, i64 %tmp_157_i_29

ST_16: WBRAM_10_0_7_load [4/4] 2.61ns
_ifconv266:69  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr, align 4

ST_16: WBRAM_10_1_7_addr [1/1] 0.00ns
_ifconv266:70  %WBRAM_10_1_7_addr = getelementptr [1024 x float]* @WBRAM_10_1_7, i64 0, i64 %tmp_157_i_29

ST_16: WBRAM_10_1_7_load [4/4] 2.61ns
_ifconv266:71  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr, align 4

ST_16: WBRAM_10_2_7_addr [1/1] 0.00ns
_ifconv266:72  %WBRAM_10_2_7_addr = getelementptr [1024 x float]* @WBRAM_10_2_7, i64 0, i64 %tmp_157_i_29

ST_16: WBRAM_10_2_7_load [4/4] 2.61ns
_ifconv266:73  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr, align 4

ST_16: tmp_166_10_2_i [4/4] 5.70ns
_ifconv266:108  %tmp_166_10_2_i = fmul float %p_82_i, %p_read_7

ST_16: accumulator_10_1_i [4/5] 7.26ns
_ifconv266:116  %accumulator_10_1_i = fadd float %accumulator_10_i, %tmp_166_10_1_i

ST_16: p_90_i [1/1] 1.37ns
_ifconv293:36  %p_90_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_11

ST_16: WBRAM_11_0_4_addr [1/1] 0.00ns
_ifconv293:45  %WBRAM_11_0_4_addr = getelementptr [1024 x float]* @WBRAM_11_0_4, i64 0, i64 %tmp_157_10_i

ST_16: WBRAM_11_0_4_load [4/4] 2.61ns
_ifconv293:46  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr, align 4

ST_16: WBRAM_11_1_4_addr [1/1] 0.00ns
_ifconv293:47  %WBRAM_11_1_4_addr = getelementptr [1024 x float]* @WBRAM_11_1_4, i64 0, i64 %tmp_157_10_i

ST_16: WBRAM_11_1_4_load [4/4] 2.61ns
_ifconv293:48  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr, align 4

ST_16: WBRAM_11_2_4_addr [1/1] 0.00ns
_ifconv293:49  %WBRAM_11_2_4_addr = getelementptr [1024 x float]* @WBRAM_11_2_4, i64 0, i64 %tmp_157_10_i

ST_16: WBRAM_11_2_4_load [4/4] 2.61ns
_ifconv293:50  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr, align 4

ST_16: WBRAM_11_0_7_addr [1/1] 0.00ns
_ifconv293:68  %WBRAM_11_0_7_addr = getelementptr [1024 x float]* @WBRAM_11_0_7, i64 0, i64 %tmp_157_10_i

ST_16: WBRAM_11_0_7_load [4/4] 2.61ns
_ifconv293:69  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr, align 4

ST_16: WBRAM_11_1_7_addr [1/1] 0.00ns
_ifconv293:70  %WBRAM_11_1_7_addr = getelementptr [1024 x float]* @WBRAM_11_1_7, i64 0, i64 %tmp_157_10_i

ST_16: WBRAM_11_1_7_load [4/4] 2.61ns
_ifconv293:71  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr, align 4

ST_16: WBRAM_11_2_7_addr [1/1] 0.00ns
_ifconv293:72  %WBRAM_11_2_7_addr = getelementptr [1024 x float]* @WBRAM_11_2_7, i64 0, i64 %tmp_157_10_i

ST_16: WBRAM_11_2_7_load [4/4] 2.61ns
_ifconv293:73  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr, align 4

ST_16: tmp_166_11_2_i [4/4] 5.70ns
_ifconv293:108  %tmp_166_11_2_i = fmul float %p_90_i, %p_read_7

ST_16: accumulator_11_1_i [4/5] 7.26ns
_ifconv293:116  %accumulator_11_1_i = fadd float %accumulator_11_i, %tmp_166_11_1_i

ST_16: p_98_i [1/1] 1.37ns
_ifconv320:36  %p_98_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_12

ST_16: WBRAM_12_0_4_addr [1/1] 0.00ns
_ifconv320:45  %WBRAM_12_0_4_addr = getelementptr [1024 x float]* @WBRAM_12_0_4, i64 0, i64 %tmp_157_11_i

ST_16: WBRAM_12_0_4_load [4/4] 2.61ns
_ifconv320:46  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr, align 4

ST_16: WBRAM_12_1_4_addr [1/1] 0.00ns
_ifconv320:47  %WBRAM_12_1_4_addr = getelementptr [1024 x float]* @WBRAM_12_1_4, i64 0, i64 %tmp_157_11_i

ST_16: WBRAM_12_1_4_load [4/4] 2.61ns
_ifconv320:48  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr, align 4

ST_16: WBRAM_12_2_4_addr [1/1] 0.00ns
_ifconv320:49  %WBRAM_12_2_4_addr = getelementptr [1024 x float]* @WBRAM_12_2_4, i64 0, i64 %tmp_157_11_i

ST_16: WBRAM_12_2_4_load [4/4] 2.61ns
_ifconv320:50  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr, align 4

ST_16: WBRAM_12_0_7_addr [1/1] 0.00ns
_ifconv320:68  %WBRAM_12_0_7_addr = getelementptr [1024 x float]* @WBRAM_12_0_7, i64 0, i64 %tmp_157_11_i

ST_16: WBRAM_12_0_7_load [4/4] 2.61ns
_ifconv320:69  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr, align 4

ST_16: WBRAM_12_1_7_addr [1/1] 0.00ns
_ifconv320:70  %WBRAM_12_1_7_addr = getelementptr [1024 x float]* @WBRAM_12_1_7, i64 0, i64 %tmp_157_11_i

ST_16: WBRAM_12_1_7_load [4/4] 2.61ns
_ifconv320:71  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr, align 4

ST_16: WBRAM_12_2_7_addr [1/1] 0.00ns
_ifconv320:72  %WBRAM_12_2_7_addr = getelementptr [1024 x float]* @WBRAM_12_2_7, i64 0, i64 %tmp_157_11_i

ST_16: WBRAM_12_2_7_load [4/4] 2.61ns
_ifconv320:73  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr, align 4

ST_16: tmp_166_12_2_i [4/4] 5.70ns
_ifconv320:108  %tmp_166_12_2_i = fmul float %p_98_i, %p_read_7

ST_16: accumulator_12_1_i [4/5] 7.26ns
_ifconv320:116  %accumulator_12_1_i = fadd float %accumulator_12_i, %tmp_166_12_1_i

ST_16: p_106_i [1/1] 1.37ns
_ifconv347:36  %p_106_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_13

ST_16: WBRAM_13_0_4_addr [1/1] 0.00ns
_ifconv347:45  %WBRAM_13_0_4_addr = getelementptr [1024 x float]* @WBRAM_13_0_4, i64 0, i64 %tmp_157_12_i

ST_16: WBRAM_13_0_4_load [4/4] 2.61ns
_ifconv347:46  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr, align 4

ST_16: WBRAM_13_1_4_addr [1/1] 0.00ns
_ifconv347:47  %WBRAM_13_1_4_addr = getelementptr [1024 x float]* @WBRAM_13_1_4, i64 0, i64 %tmp_157_12_i

ST_16: WBRAM_13_1_4_load [4/4] 2.61ns
_ifconv347:48  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr, align 4

ST_16: WBRAM_13_2_4_addr [1/1] 0.00ns
_ifconv347:49  %WBRAM_13_2_4_addr = getelementptr [1024 x float]* @WBRAM_13_2_4, i64 0, i64 %tmp_157_12_i

ST_16: WBRAM_13_2_4_load [4/4] 2.61ns
_ifconv347:50  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr, align 4

ST_16: WBRAM_13_0_7_addr [1/1] 0.00ns
_ifconv347:68  %WBRAM_13_0_7_addr = getelementptr [1024 x float]* @WBRAM_13_0_7, i64 0, i64 %tmp_157_12_i

ST_16: WBRAM_13_0_7_load [4/4] 2.61ns
_ifconv347:69  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr, align 4

ST_16: WBRAM_13_1_7_addr [1/1] 0.00ns
_ifconv347:70  %WBRAM_13_1_7_addr = getelementptr [1024 x float]* @WBRAM_13_1_7, i64 0, i64 %tmp_157_12_i

ST_16: WBRAM_13_1_7_load [4/4] 2.61ns
_ifconv347:71  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr, align 4

ST_16: WBRAM_13_2_7_addr [1/1] 0.00ns
_ifconv347:72  %WBRAM_13_2_7_addr = getelementptr [1024 x float]* @WBRAM_13_2_7, i64 0, i64 %tmp_157_12_i

ST_16: WBRAM_13_2_7_load [4/4] 2.61ns
_ifconv347:73  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr, align 4

ST_16: tmp_166_13_2_i [4/4] 5.70ns
_ifconv347:108  %tmp_166_13_2_i = fmul float %p_106_i, %p_read_7

ST_16: accumulator_13_1_i [4/5] 7.26ns
_ifconv347:116  %accumulator_13_1_i = fadd float %accumulator_13_i, %tmp_166_13_1_i

ST_16: p_114_i [1/1] 1.37ns
_ifconv374:36  %p_114_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_14

ST_16: WBRAM_14_0_4_addr [1/1] 0.00ns
_ifconv374:45  %WBRAM_14_0_4_addr = getelementptr [1024 x float]* @WBRAM_14_0_4, i64 0, i64 %tmp_157_13_i

ST_16: WBRAM_14_0_4_load [4/4] 2.61ns
_ifconv374:46  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr, align 4

ST_16: WBRAM_14_1_4_addr [1/1] 0.00ns
_ifconv374:47  %WBRAM_14_1_4_addr = getelementptr [1024 x float]* @WBRAM_14_1_4, i64 0, i64 %tmp_157_13_i

ST_16: WBRAM_14_1_4_load [4/4] 2.61ns
_ifconv374:48  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr, align 4

ST_16: WBRAM_14_2_4_addr [1/1] 0.00ns
_ifconv374:49  %WBRAM_14_2_4_addr = getelementptr [1024 x float]* @WBRAM_14_2_4, i64 0, i64 %tmp_157_13_i

ST_16: WBRAM_14_2_4_load [4/4] 2.61ns
_ifconv374:50  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr, align 4

ST_16: WBRAM_14_0_7_addr [1/1] 0.00ns
_ifconv374:68  %WBRAM_14_0_7_addr = getelementptr [1024 x float]* @WBRAM_14_0_7, i64 0, i64 %tmp_157_13_i

ST_16: WBRAM_14_0_7_load [4/4] 2.61ns
_ifconv374:69  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr, align 4

ST_16: WBRAM_14_1_7_addr [1/1] 0.00ns
_ifconv374:70  %WBRAM_14_1_7_addr = getelementptr [1024 x float]* @WBRAM_14_1_7, i64 0, i64 %tmp_157_13_i

ST_16: WBRAM_14_1_7_load [4/4] 2.61ns
_ifconv374:71  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr, align 4

ST_16: WBRAM_14_2_7_addr [1/1] 0.00ns
_ifconv374:72  %WBRAM_14_2_7_addr = getelementptr [1024 x float]* @WBRAM_14_2_7, i64 0, i64 %tmp_157_13_i

ST_16: WBRAM_14_2_7_load [4/4] 2.61ns
_ifconv374:73  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr, align 4

ST_16: tmp_166_14_2_i [4/4] 5.70ns
_ifconv374:108  %tmp_166_14_2_i = fmul float %p_114_i, %p_read_7

ST_16: accumulator_14_1_i [4/5] 7.26ns
_ifconv374:116  %accumulator_14_1_i = fadd float %accumulator_14_i, %tmp_166_14_1_i

ST_16: p_122_i [1/1] 1.37ns
_ifconv401:36  %p_122_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_2_15

ST_16: WBRAM_15_0_4_addr [1/1] 0.00ns
_ifconv401:45  %WBRAM_15_0_4_addr = getelementptr [1024 x float]* @WBRAM_15_0_4, i64 0, i64 %tmp_157_14_i

ST_16: WBRAM_15_0_4_load [4/4] 2.61ns
_ifconv401:46  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr, align 4

ST_16: WBRAM_15_1_4_addr [1/1] 0.00ns
_ifconv401:47  %WBRAM_15_1_4_addr = getelementptr [1024 x float]* @WBRAM_15_1_4, i64 0, i64 %tmp_157_14_i

ST_16: WBRAM_15_1_4_load [4/4] 2.61ns
_ifconv401:48  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr, align 4

ST_16: WBRAM_15_2_4_addr [1/1] 0.00ns
_ifconv401:49  %WBRAM_15_2_4_addr = getelementptr [1024 x float]* @WBRAM_15_2_4, i64 0, i64 %tmp_157_14_i

ST_16: WBRAM_15_2_4_load [4/4] 2.61ns
_ifconv401:50  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr, align 4

ST_16: WBRAM_15_0_7_addr [1/1] 0.00ns
_ifconv401:68  %WBRAM_15_0_7_addr = getelementptr [1024 x float]* @WBRAM_15_0_7, i64 0, i64 %tmp_157_14_i

ST_16: WBRAM_15_0_7_load [4/4] 2.61ns
_ifconv401:69  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr, align 4

ST_16: WBRAM_15_1_7_addr [1/1] 0.00ns
_ifconv401:70  %WBRAM_15_1_7_addr = getelementptr [1024 x float]* @WBRAM_15_1_7, i64 0, i64 %tmp_157_14_i

ST_16: WBRAM_15_1_7_load [4/4] 2.61ns
_ifconv401:71  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr, align 4

ST_16: WBRAM_15_2_7_addr [1/1] 0.00ns
_ifconv401:72  %WBRAM_15_2_7_addr = getelementptr [1024 x float]* @WBRAM_15_2_7, i64 0, i64 %tmp_157_14_i

ST_16: WBRAM_15_2_7_load [4/4] 2.61ns
_ifconv401:73  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr, align 4

ST_16: tmp_166_15_2_i [4/4] 5.70ns
_ifconv401:108  %tmp_166_15_2_i = fmul float %p_122_i, %p_read_7

ST_16: accumulator_15_1_i [4/5] 7.26ns
_ifconv401:116  %accumulator_15_1_i = fadd float %accumulator_15_i, %tmp_166_15_1_i


 <State 17>: 7.26ns
ST_17: WBRAM_0_0_3_addr [1/1] 0.00ns
_ifconv:43  %WBRAM_0_0_3_addr = getelementptr [1024 x float]* @WBRAM_0_0_3, i64 0, i64 %tmp_157_i

ST_17: WBRAM_0_0_3_load [4/4] 2.61ns
_ifconv:44  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr, align 4

ST_17: WBRAM_0_1_3_addr [1/1] 0.00ns
_ifconv:45  %WBRAM_0_1_3_addr = getelementptr [1024 x float]* @WBRAM_0_1_3, i64 0, i64 %tmp_157_i

ST_17: WBRAM_0_1_3_load [4/4] 2.61ns
_ifconv:46  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr, align 4

ST_17: WBRAM_0_2_3_addr [1/1] 0.00ns
_ifconv:47  %WBRAM_0_2_3_addr = getelementptr [1024 x float]* @WBRAM_0_2_3, i64 0, i64 %tmp_157_i

ST_17: WBRAM_0_2_3_load [4/4] 2.61ns
_ifconv:48  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr, align 4

ST_17: WBRAM_0_0_4_load [3/4] 2.61ns
_ifconv:52  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr, align 4

ST_17: WBRAM_0_1_4_load [3/4] 2.61ns
_ifconv:54  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr, align 4

ST_17: WBRAM_0_2_4_load [3/4] 2.61ns
_ifconv:56  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr, align 4

ST_17: WBRAM_0_0_7_load [3/4] 2.61ns
_ifconv:75  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr, align 4

ST_17: WBRAM_0_1_7_load [3/4] 2.61ns
_ifconv:77  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr, align 4

ST_17: WBRAM_0_2_7_load [3/4] 2.61ns
_ifconv:79  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr, align 4

ST_17: tmp_166_0_2_i [3/4] 5.70ns
_ifconv:114  %tmp_166_0_2_i = fmul float %p_2_i, %p_read_7

ST_17: accumulator_0_1_i [3/5] 7.26ns
_ifconv:122  %accumulator_0_1_i = fadd float %accumulator_0_i, %tmp_166_0_1_i

ST_17: WBRAM_1_0_3_addr [1/1] 0.00ns
_ifconv23:37  %WBRAM_1_0_3_addr = getelementptr [1024 x float]* @WBRAM_1_0_3, i64 0, i64 %tmp_157_1_i

ST_17: WBRAM_1_0_3_load [4/4] 2.61ns
_ifconv23:38  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr, align 4

ST_17: WBRAM_1_1_3_addr [1/1] 0.00ns
_ifconv23:39  %WBRAM_1_1_3_addr = getelementptr [1024 x float]* @WBRAM_1_1_3, i64 0, i64 %tmp_157_1_i

ST_17: WBRAM_1_1_3_load [4/4] 2.61ns
_ifconv23:40  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr, align 4

ST_17: WBRAM_1_2_3_addr [1/1] 0.00ns
_ifconv23:41  %WBRAM_1_2_3_addr = getelementptr [1024 x float]* @WBRAM_1_2_3, i64 0, i64 %tmp_157_1_i

ST_17: WBRAM_1_2_3_load [4/4] 2.61ns
_ifconv23:42  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr, align 4

ST_17: WBRAM_1_0_4_load [3/4] 2.61ns
_ifconv23:46  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr, align 4

ST_17: WBRAM_1_1_4_load [3/4] 2.61ns
_ifconv23:48  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr, align 4

ST_17: WBRAM_1_2_4_load [3/4] 2.61ns
_ifconv23:50  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr, align 4

ST_17: WBRAM_1_0_7_load [3/4] 2.61ns
_ifconv23:69  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr, align 4

ST_17: WBRAM_1_1_7_load [3/4] 2.61ns
_ifconv23:71  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr, align 4

ST_17: WBRAM_1_2_7_load [3/4] 2.61ns
_ifconv23:73  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr, align 4

ST_17: tmp_166_1_2_i [3/4] 5.70ns
_ifconv23:108  %tmp_166_1_2_i = fmul float %p_10_i, %p_read_7

ST_17: accumulator_1_1_i [3/5] 7.26ns
_ifconv23:116  %accumulator_1_1_i = fadd float %accumulator_1_i, %tmp_166_1_1_i

ST_17: WBRAM_2_0_3_addr [1/1] 0.00ns
_ifconv50:37  %WBRAM_2_0_3_addr = getelementptr [1024 x float]* @WBRAM_2_0_3, i64 0, i64 %tmp_157_2_i

ST_17: WBRAM_2_0_3_load [4/4] 2.61ns
_ifconv50:38  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr, align 4

ST_17: WBRAM_2_1_3_addr [1/1] 0.00ns
_ifconv50:39  %WBRAM_2_1_3_addr = getelementptr [1024 x float]* @WBRAM_2_1_3, i64 0, i64 %tmp_157_2_i

ST_17: WBRAM_2_1_3_load [4/4] 2.61ns
_ifconv50:40  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr, align 4

ST_17: WBRAM_2_2_3_addr [1/1] 0.00ns
_ifconv50:41  %WBRAM_2_2_3_addr = getelementptr [1024 x float]* @WBRAM_2_2_3, i64 0, i64 %tmp_157_2_i

ST_17: WBRAM_2_2_3_load [4/4] 2.61ns
_ifconv50:42  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr, align 4

ST_17: WBRAM_2_0_4_load [3/4] 2.61ns
_ifconv50:46  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr, align 4

ST_17: WBRAM_2_1_4_load [3/4] 2.61ns
_ifconv50:48  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr, align 4

ST_17: WBRAM_2_2_4_load [3/4] 2.61ns
_ifconv50:50  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr, align 4

ST_17: WBRAM_2_0_7_load [3/4] 2.61ns
_ifconv50:69  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr, align 4

ST_17: WBRAM_2_1_7_load [3/4] 2.61ns
_ifconv50:71  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr, align 4

ST_17: WBRAM_2_2_7_load [3/4] 2.61ns
_ifconv50:73  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr, align 4

ST_17: tmp_166_2_2_i [3/4] 5.70ns
_ifconv50:108  %tmp_166_2_2_i = fmul float %p_18_i, %p_read_7

ST_17: accumulator_2_1_i [3/5] 7.26ns
_ifconv50:116  %accumulator_2_1_i = fadd float %accumulator_2_i, %tmp_166_2_1_i

ST_17: WBRAM_3_0_3_addr [1/1] 0.00ns
_ifconv77:37  %WBRAM_3_0_3_addr = getelementptr [1024 x float]* @WBRAM_3_0_3, i64 0, i64 %tmp_157_3_i

ST_17: WBRAM_3_0_3_load [4/4] 2.61ns
_ifconv77:38  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr, align 4

ST_17: WBRAM_3_1_3_addr [1/1] 0.00ns
_ifconv77:39  %WBRAM_3_1_3_addr = getelementptr [1024 x float]* @WBRAM_3_1_3, i64 0, i64 %tmp_157_3_i

ST_17: WBRAM_3_1_3_load [4/4] 2.61ns
_ifconv77:40  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr, align 4

ST_17: WBRAM_3_2_3_addr [1/1] 0.00ns
_ifconv77:41  %WBRAM_3_2_3_addr = getelementptr [1024 x float]* @WBRAM_3_2_3, i64 0, i64 %tmp_157_3_i

ST_17: WBRAM_3_2_3_load [4/4] 2.61ns
_ifconv77:42  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr, align 4

ST_17: WBRAM_3_0_4_load [3/4] 2.61ns
_ifconv77:46  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr, align 4

ST_17: WBRAM_3_1_4_load [3/4] 2.61ns
_ifconv77:48  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr, align 4

ST_17: WBRAM_3_2_4_load [3/4] 2.61ns
_ifconv77:50  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr, align 4

ST_17: WBRAM_3_0_7_load [3/4] 2.61ns
_ifconv77:69  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr, align 4

ST_17: WBRAM_3_1_7_load [3/4] 2.61ns
_ifconv77:71  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr, align 4

ST_17: WBRAM_3_2_7_load [3/4] 2.61ns
_ifconv77:73  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr, align 4

ST_17: tmp_166_3_2_i [3/4] 5.70ns
_ifconv77:108  %tmp_166_3_2_i = fmul float %p_26_i, %p_read_7

ST_17: accumulator_3_1_i [3/5] 7.26ns
_ifconv77:116  %accumulator_3_1_i = fadd float %accumulator_3_i, %tmp_166_3_1_i

ST_17: WBRAM_4_0_3_addr [1/1] 0.00ns
_ifconv104:37  %WBRAM_4_0_3_addr = getelementptr [1024 x float]* @WBRAM_4_0_3, i64 0, i64 %tmp_157_4_i

ST_17: WBRAM_4_0_3_load [4/4] 2.61ns
_ifconv104:38  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr, align 4

ST_17: WBRAM_4_1_3_addr [1/1] 0.00ns
_ifconv104:39  %WBRAM_4_1_3_addr = getelementptr [1024 x float]* @WBRAM_4_1_3, i64 0, i64 %tmp_157_4_i

ST_17: WBRAM_4_1_3_load [4/4] 2.61ns
_ifconv104:40  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr, align 4

ST_17: WBRAM_4_2_3_addr [1/1] 0.00ns
_ifconv104:41  %WBRAM_4_2_3_addr = getelementptr [1024 x float]* @WBRAM_4_2_3, i64 0, i64 %tmp_157_4_i

ST_17: WBRAM_4_2_3_load [4/4] 2.61ns
_ifconv104:42  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr, align 4

ST_17: WBRAM_4_0_4_load [3/4] 2.61ns
_ifconv104:46  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr, align 4

ST_17: WBRAM_4_1_4_load [3/4] 2.61ns
_ifconv104:48  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr, align 4

ST_17: WBRAM_4_2_4_load [3/4] 2.61ns
_ifconv104:50  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr, align 4

ST_17: WBRAM_4_0_7_load [3/4] 2.61ns
_ifconv104:69  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr, align 4

ST_17: WBRAM_4_1_7_load [3/4] 2.61ns
_ifconv104:71  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr, align 4

ST_17: WBRAM_4_2_7_load [3/4] 2.61ns
_ifconv104:73  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr, align 4

ST_17: tmp_166_4_2_i [3/4] 5.70ns
_ifconv104:108  %tmp_166_4_2_i = fmul float %p_34_i, %p_read_7

ST_17: accumulator_4_1_i [3/5] 7.26ns
_ifconv104:116  %accumulator_4_1_i = fadd float %accumulator_4_i, %tmp_166_4_1_i

ST_17: WBRAM_5_0_3_addr [1/1] 0.00ns
_ifconv131:37  %WBRAM_5_0_3_addr = getelementptr [1024 x float]* @WBRAM_5_0_3, i64 0, i64 %tmp_157_5_i

ST_17: WBRAM_5_0_3_load [4/4] 2.61ns
_ifconv131:38  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr, align 4

ST_17: WBRAM_5_1_3_addr [1/1] 0.00ns
_ifconv131:39  %WBRAM_5_1_3_addr = getelementptr [1024 x float]* @WBRAM_5_1_3, i64 0, i64 %tmp_157_5_i

ST_17: WBRAM_5_1_3_load [4/4] 2.61ns
_ifconv131:40  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr, align 4

ST_17: WBRAM_5_2_3_addr [1/1] 0.00ns
_ifconv131:41  %WBRAM_5_2_3_addr = getelementptr [1024 x float]* @WBRAM_5_2_3, i64 0, i64 %tmp_157_5_i

ST_17: WBRAM_5_2_3_load [4/4] 2.61ns
_ifconv131:42  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr, align 4

ST_17: WBRAM_5_0_4_load [3/4] 2.61ns
_ifconv131:46  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr, align 4

ST_17: WBRAM_5_1_4_load [3/4] 2.61ns
_ifconv131:48  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr, align 4

ST_17: WBRAM_5_2_4_load [3/4] 2.61ns
_ifconv131:50  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr, align 4

ST_17: WBRAM_5_0_7_load [3/4] 2.61ns
_ifconv131:69  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr, align 4

ST_17: WBRAM_5_1_7_load [3/4] 2.61ns
_ifconv131:71  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr, align 4

ST_17: WBRAM_5_2_7_load [3/4] 2.61ns
_ifconv131:73  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr, align 4

ST_17: tmp_166_5_2_i [3/4] 5.70ns
_ifconv131:108  %tmp_166_5_2_i = fmul float %p_42_i, %p_read_7

ST_17: accumulator_5_1_i [3/5] 7.26ns
_ifconv131:116  %accumulator_5_1_i = fadd float %accumulator_5_i, %tmp_166_5_1_i

ST_17: WBRAM_6_0_3_addr [1/1] 0.00ns
_ifconv158:37  %WBRAM_6_0_3_addr = getelementptr [1024 x float]* @WBRAM_6_0_3, i64 0, i64 %tmp_157_6_i

ST_17: WBRAM_6_0_3_load [4/4] 2.61ns
_ifconv158:38  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr, align 4

ST_17: WBRAM_6_1_3_addr [1/1] 0.00ns
_ifconv158:39  %WBRAM_6_1_3_addr = getelementptr [1024 x float]* @WBRAM_6_1_3, i64 0, i64 %tmp_157_6_i

ST_17: WBRAM_6_1_3_load [4/4] 2.61ns
_ifconv158:40  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr, align 4

ST_17: WBRAM_6_2_3_addr [1/1] 0.00ns
_ifconv158:41  %WBRAM_6_2_3_addr = getelementptr [1024 x float]* @WBRAM_6_2_3, i64 0, i64 %tmp_157_6_i

ST_17: WBRAM_6_2_3_load [4/4] 2.61ns
_ifconv158:42  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr, align 4

ST_17: WBRAM_6_0_4_load [3/4] 2.61ns
_ifconv158:46  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr, align 4

ST_17: WBRAM_6_1_4_load [3/4] 2.61ns
_ifconv158:48  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr, align 4

ST_17: WBRAM_6_2_4_load [3/4] 2.61ns
_ifconv158:50  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr, align 4

ST_17: WBRAM_6_0_7_load [3/4] 2.61ns
_ifconv158:69  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr, align 4

ST_17: WBRAM_6_1_7_load [3/4] 2.61ns
_ifconv158:71  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr, align 4

ST_17: WBRAM_6_2_7_load [3/4] 2.61ns
_ifconv158:73  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr, align 4

ST_17: tmp_166_6_2_i [3/4] 5.70ns
_ifconv158:108  %tmp_166_6_2_i = fmul float %p_50_i, %p_read_7

ST_17: accumulator_6_1_i [3/5] 7.26ns
_ifconv158:116  %accumulator_6_1_i = fadd float %accumulator_6_i, %tmp_166_6_1_i

ST_17: WBRAM_7_0_3_addr [1/1] 0.00ns
_ifconv185:37  %WBRAM_7_0_3_addr = getelementptr [1024 x float]* @WBRAM_7_0_3, i64 0, i64 %tmp_157_7_i

ST_17: WBRAM_7_0_3_load [4/4] 2.61ns
_ifconv185:38  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr, align 4

ST_17: WBRAM_7_1_3_addr [1/1] 0.00ns
_ifconv185:39  %WBRAM_7_1_3_addr = getelementptr [1024 x float]* @WBRAM_7_1_3, i64 0, i64 %tmp_157_7_i

ST_17: WBRAM_7_1_3_load [4/4] 2.61ns
_ifconv185:40  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr, align 4

ST_17: WBRAM_7_2_3_addr [1/1] 0.00ns
_ifconv185:41  %WBRAM_7_2_3_addr = getelementptr [1024 x float]* @WBRAM_7_2_3, i64 0, i64 %tmp_157_7_i

ST_17: WBRAM_7_2_3_load [4/4] 2.61ns
_ifconv185:42  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr, align 4

ST_17: WBRAM_7_0_4_load [3/4] 2.61ns
_ifconv185:46  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr, align 4

ST_17: WBRAM_7_1_4_load [3/4] 2.61ns
_ifconv185:48  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr, align 4

ST_17: WBRAM_7_2_4_load [3/4] 2.61ns
_ifconv185:50  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr, align 4

ST_17: WBRAM_7_0_7_load [3/4] 2.61ns
_ifconv185:69  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr, align 4

ST_17: WBRAM_7_1_7_load [3/4] 2.61ns
_ifconv185:71  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr, align 4

ST_17: WBRAM_7_2_7_load [3/4] 2.61ns
_ifconv185:73  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr, align 4

ST_17: tmp_166_7_2_i [3/4] 5.70ns
_ifconv185:108  %tmp_166_7_2_i = fmul float %p_58_i, %p_read_7

ST_17: accumulator_7_1_i [3/5] 7.26ns
_ifconv185:116  %accumulator_7_1_i = fadd float %accumulator_7_i, %tmp_166_7_1_i

ST_17: WBRAM_8_0_3_addr [1/1] 0.00ns
_ifconv212:37  %WBRAM_8_0_3_addr = getelementptr [1024 x float]* @WBRAM_8_0_3, i64 0, i64 %tmp_157_8_i

ST_17: WBRAM_8_0_3_load [4/4] 2.61ns
_ifconv212:38  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr, align 4

ST_17: WBRAM_8_1_3_addr [1/1] 0.00ns
_ifconv212:39  %WBRAM_8_1_3_addr = getelementptr [1024 x float]* @WBRAM_8_1_3, i64 0, i64 %tmp_157_8_i

ST_17: WBRAM_8_1_3_load [4/4] 2.61ns
_ifconv212:40  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr, align 4

ST_17: WBRAM_8_2_3_addr [1/1] 0.00ns
_ifconv212:41  %WBRAM_8_2_3_addr = getelementptr [1024 x float]* @WBRAM_8_2_3, i64 0, i64 %tmp_157_8_i

ST_17: WBRAM_8_2_3_load [4/4] 2.61ns
_ifconv212:42  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr, align 4

ST_17: WBRAM_8_0_4_load [3/4] 2.61ns
_ifconv212:46  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr, align 4

ST_17: WBRAM_8_1_4_load [3/4] 2.61ns
_ifconv212:48  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr, align 4

ST_17: WBRAM_8_2_4_load [3/4] 2.61ns
_ifconv212:50  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr, align 4

ST_17: WBRAM_8_0_7_load [3/4] 2.61ns
_ifconv212:69  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr, align 4

ST_17: WBRAM_8_1_7_load [3/4] 2.61ns
_ifconv212:71  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr, align 4

ST_17: WBRAM_8_2_7_load [3/4] 2.61ns
_ifconv212:73  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr, align 4

ST_17: tmp_166_8_2_i [3/4] 5.70ns
_ifconv212:108  %tmp_166_8_2_i = fmul float %p_66_i, %p_read_7

ST_17: accumulator_8_1_i [3/5] 7.26ns
_ifconv212:116  %accumulator_8_1_i = fadd float %accumulator_8_i, %tmp_166_8_1_i

ST_17: WBRAM_9_0_3_addr [1/1] 0.00ns
_ifconv239:37  %WBRAM_9_0_3_addr = getelementptr [1024 x float]* @WBRAM_9_0_3, i64 0, i64 %tmp_157_9_i

ST_17: WBRAM_9_0_3_load [4/4] 2.61ns
_ifconv239:38  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr, align 4

ST_17: WBRAM_9_1_3_addr [1/1] 0.00ns
_ifconv239:39  %WBRAM_9_1_3_addr = getelementptr [1024 x float]* @WBRAM_9_1_3, i64 0, i64 %tmp_157_9_i

ST_17: WBRAM_9_1_3_load [4/4] 2.61ns
_ifconv239:40  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr, align 4

ST_17: WBRAM_9_2_3_addr [1/1] 0.00ns
_ifconv239:41  %WBRAM_9_2_3_addr = getelementptr [1024 x float]* @WBRAM_9_2_3, i64 0, i64 %tmp_157_9_i

ST_17: WBRAM_9_2_3_load [4/4] 2.61ns
_ifconv239:42  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr, align 4

ST_17: WBRAM_9_0_4_load [3/4] 2.61ns
_ifconv239:46  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr, align 4

ST_17: WBRAM_9_1_4_load [3/4] 2.61ns
_ifconv239:48  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr, align 4

ST_17: WBRAM_9_2_4_load [3/4] 2.61ns
_ifconv239:50  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr, align 4

ST_17: WBRAM_9_0_7_load [3/4] 2.61ns
_ifconv239:69  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr, align 4

ST_17: WBRAM_9_1_7_load [3/4] 2.61ns
_ifconv239:71  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr, align 4

ST_17: WBRAM_9_2_7_load [3/4] 2.61ns
_ifconv239:73  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr, align 4

ST_17: tmp_166_9_2_i [3/4] 5.70ns
_ifconv239:108  %tmp_166_9_2_i = fmul float %p_74_i, %p_read_7

ST_17: accumulator_9_1_i [3/5] 7.26ns
_ifconv239:116  %accumulator_9_1_i = fadd float %accumulator_9_i, %tmp_166_9_1_i

ST_17: WBRAM_10_0_3_addr [1/1] 0.00ns
_ifconv266:37  %WBRAM_10_0_3_addr = getelementptr [1024 x float]* @WBRAM_10_0_3, i64 0, i64 %tmp_157_i_29

ST_17: WBRAM_10_0_3_load [4/4] 2.61ns
_ifconv266:38  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr, align 4

ST_17: WBRAM_10_1_3_addr [1/1] 0.00ns
_ifconv266:39  %WBRAM_10_1_3_addr = getelementptr [1024 x float]* @WBRAM_10_1_3, i64 0, i64 %tmp_157_i_29

ST_17: WBRAM_10_1_3_load [4/4] 2.61ns
_ifconv266:40  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr, align 4

ST_17: WBRAM_10_2_3_addr [1/1] 0.00ns
_ifconv266:41  %WBRAM_10_2_3_addr = getelementptr [1024 x float]* @WBRAM_10_2_3, i64 0, i64 %tmp_157_i_29

ST_17: WBRAM_10_2_3_load [4/4] 2.61ns
_ifconv266:42  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr, align 4

ST_17: WBRAM_10_0_4_load [3/4] 2.61ns
_ifconv266:46  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr, align 4

ST_17: WBRAM_10_1_4_load [3/4] 2.61ns
_ifconv266:48  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr, align 4

ST_17: WBRAM_10_2_4_load [3/4] 2.61ns
_ifconv266:50  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr, align 4

ST_17: WBRAM_10_0_7_load [3/4] 2.61ns
_ifconv266:69  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr, align 4

ST_17: WBRAM_10_1_7_load [3/4] 2.61ns
_ifconv266:71  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr, align 4

ST_17: WBRAM_10_2_7_load [3/4] 2.61ns
_ifconv266:73  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr, align 4

ST_17: tmp_166_10_2_i [3/4] 5.70ns
_ifconv266:108  %tmp_166_10_2_i = fmul float %p_82_i, %p_read_7

ST_17: accumulator_10_1_i [3/5] 7.26ns
_ifconv266:116  %accumulator_10_1_i = fadd float %accumulator_10_i, %tmp_166_10_1_i

ST_17: WBRAM_11_0_3_addr [1/1] 0.00ns
_ifconv293:37  %WBRAM_11_0_3_addr = getelementptr [1024 x float]* @WBRAM_11_0_3, i64 0, i64 %tmp_157_10_i

ST_17: WBRAM_11_0_3_load [4/4] 2.61ns
_ifconv293:38  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr, align 4

ST_17: WBRAM_11_1_3_addr [1/1] 0.00ns
_ifconv293:39  %WBRAM_11_1_3_addr = getelementptr [1024 x float]* @WBRAM_11_1_3, i64 0, i64 %tmp_157_10_i

ST_17: WBRAM_11_1_3_load [4/4] 2.61ns
_ifconv293:40  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr, align 4

ST_17: WBRAM_11_2_3_addr [1/1] 0.00ns
_ifconv293:41  %WBRAM_11_2_3_addr = getelementptr [1024 x float]* @WBRAM_11_2_3, i64 0, i64 %tmp_157_10_i

ST_17: WBRAM_11_2_3_load [4/4] 2.61ns
_ifconv293:42  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr, align 4

ST_17: WBRAM_11_0_4_load [3/4] 2.61ns
_ifconv293:46  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr, align 4

ST_17: WBRAM_11_1_4_load [3/4] 2.61ns
_ifconv293:48  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr, align 4

ST_17: WBRAM_11_2_4_load [3/4] 2.61ns
_ifconv293:50  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr, align 4

ST_17: WBRAM_11_0_7_load [3/4] 2.61ns
_ifconv293:69  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr, align 4

ST_17: WBRAM_11_1_7_load [3/4] 2.61ns
_ifconv293:71  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr, align 4

ST_17: WBRAM_11_2_7_load [3/4] 2.61ns
_ifconv293:73  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr, align 4

ST_17: tmp_166_11_2_i [3/4] 5.70ns
_ifconv293:108  %tmp_166_11_2_i = fmul float %p_90_i, %p_read_7

ST_17: accumulator_11_1_i [3/5] 7.26ns
_ifconv293:116  %accumulator_11_1_i = fadd float %accumulator_11_i, %tmp_166_11_1_i

ST_17: WBRAM_12_0_3_addr [1/1] 0.00ns
_ifconv320:37  %WBRAM_12_0_3_addr = getelementptr [1024 x float]* @WBRAM_12_0_3, i64 0, i64 %tmp_157_11_i

ST_17: WBRAM_12_0_3_load [4/4] 2.61ns
_ifconv320:38  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr, align 4

ST_17: WBRAM_12_1_3_addr [1/1] 0.00ns
_ifconv320:39  %WBRAM_12_1_3_addr = getelementptr [1024 x float]* @WBRAM_12_1_3, i64 0, i64 %tmp_157_11_i

ST_17: WBRAM_12_1_3_load [4/4] 2.61ns
_ifconv320:40  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr, align 4

ST_17: WBRAM_12_2_3_addr [1/1] 0.00ns
_ifconv320:41  %WBRAM_12_2_3_addr = getelementptr [1024 x float]* @WBRAM_12_2_3, i64 0, i64 %tmp_157_11_i

ST_17: WBRAM_12_2_3_load [4/4] 2.61ns
_ifconv320:42  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr, align 4

ST_17: WBRAM_12_0_4_load [3/4] 2.61ns
_ifconv320:46  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr, align 4

ST_17: WBRAM_12_1_4_load [3/4] 2.61ns
_ifconv320:48  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr, align 4

ST_17: WBRAM_12_2_4_load [3/4] 2.61ns
_ifconv320:50  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr, align 4

ST_17: WBRAM_12_0_7_load [3/4] 2.61ns
_ifconv320:69  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr, align 4

ST_17: WBRAM_12_1_7_load [3/4] 2.61ns
_ifconv320:71  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr, align 4

ST_17: WBRAM_12_2_7_load [3/4] 2.61ns
_ifconv320:73  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr, align 4

ST_17: tmp_166_12_2_i [3/4] 5.70ns
_ifconv320:108  %tmp_166_12_2_i = fmul float %p_98_i, %p_read_7

ST_17: accumulator_12_1_i [3/5] 7.26ns
_ifconv320:116  %accumulator_12_1_i = fadd float %accumulator_12_i, %tmp_166_12_1_i

ST_17: WBRAM_13_0_3_addr [1/1] 0.00ns
_ifconv347:37  %WBRAM_13_0_3_addr = getelementptr [1024 x float]* @WBRAM_13_0_3, i64 0, i64 %tmp_157_12_i

ST_17: WBRAM_13_0_3_load [4/4] 2.61ns
_ifconv347:38  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr, align 4

ST_17: WBRAM_13_1_3_addr [1/1] 0.00ns
_ifconv347:39  %WBRAM_13_1_3_addr = getelementptr [1024 x float]* @WBRAM_13_1_3, i64 0, i64 %tmp_157_12_i

ST_17: WBRAM_13_1_3_load [4/4] 2.61ns
_ifconv347:40  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr, align 4

ST_17: WBRAM_13_2_3_addr [1/1] 0.00ns
_ifconv347:41  %WBRAM_13_2_3_addr = getelementptr [1024 x float]* @WBRAM_13_2_3, i64 0, i64 %tmp_157_12_i

ST_17: WBRAM_13_2_3_load [4/4] 2.61ns
_ifconv347:42  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr, align 4

ST_17: WBRAM_13_0_4_load [3/4] 2.61ns
_ifconv347:46  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr, align 4

ST_17: WBRAM_13_1_4_load [3/4] 2.61ns
_ifconv347:48  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr, align 4

ST_17: WBRAM_13_2_4_load [3/4] 2.61ns
_ifconv347:50  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr, align 4

ST_17: WBRAM_13_0_7_load [3/4] 2.61ns
_ifconv347:69  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr, align 4

ST_17: WBRAM_13_1_7_load [3/4] 2.61ns
_ifconv347:71  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr, align 4

ST_17: WBRAM_13_2_7_load [3/4] 2.61ns
_ifconv347:73  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr, align 4

ST_17: tmp_166_13_2_i [3/4] 5.70ns
_ifconv347:108  %tmp_166_13_2_i = fmul float %p_106_i, %p_read_7

ST_17: accumulator_13_1_i [3/5] 7.26ns
_ifconv347:116  %accumulator_13_1_i = fadd float %accumulator_13_i, %tmp_166_13_1_i

ST_17: WBRAM_14_0_3_addr [1/1] 0.00ns
_ifconv374:37  %WBRAM_14_0_3_addr = getelementptr [1024 x float]* @WBRAM_14_0_3, i64 0, i64 %tmp_157_13_i

ST_17: WBRAM_14_0_3_load [4/4] 2.61ns
_ifconv374:38  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr, align 4

ST_17: WBRAM_14_1_3_addr [1/1] 0.00ns
_ifconv374:39  %WBRAM_14_1_3_addr = getelementptr [1024 x float]* @WBRAM_14_1_3, i64 0, i64 %tmp_157_13_i

ST_17: WBRAM_14_1_3_load [4/4] 2.61ns
_ifconv374:40  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr, align 4

ST_17: WBRAM_14_2_3_addr [1/1] 0.00ns
_ifconv374:41  %WBRAM_14_2_3_addr = getelementptr [1024 x float]* @WBRAM_14_2_3, i64 0, i64 %tmp_157_13_i

ST_17: WBRAM_14_2_3_load [4/4] 2.61ns
_ifconv374:42  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr, align 4

ST_17: WBRAM_14_0_4_load [3/4] 2.61ns
_ifconv374:46  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr, align 4

ST_17: WBRAM_14_1_4_load [3/4] 2.61ns
_ifconv374:48  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr, align 4

ST_17: WBRAM_14_2_4_load [3/4] 2.61ns
_ifconv374:50  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr, align 4

ST_17: WBRAM_14_0_7_load [3/4] 2.61ns
_ifconv374:69  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr, align 4

ST_17: WBRAM_14_1_7_load [3/4] 2.61ns
_ifconv374:71  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr, align 4

ST_17: WBRAM_14_2_7_load [3/4] 2.61ns
_ifconv374:73  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr, align 4

ST_17: tmp_166_14_2_i [3/4] 5.70ns
_ifconv374:108  %tmp_166_14_2_i = fmul float %p_114_i, %p_read_7

ST_17: accumulator_14_1_i [3/5] 7.26ns
_ifconv374:116  %accumulator_14_1_i = fadd float %accumulator_14_i, %tmp_166_14_1_i

ST_17: WBRAM_15_0_3_addr [1/1] 0.00ns
_ifconv401:37  %WBRAM_15_0_3_addr = getelementptr [1024 x float]* @WBRAM_15_0_3, i64 0, i64 %tmp_157_14_i

ST_17: WBRAM_15_0_3_load [4/4] 2.61ns
_ifconv401:38  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr, align 4

ST_17: WBRAM_15_1_3_addr [1/1] 0.00ns
_ifconv401:39  %WBRAM_15_1_3_addr = getelementptr [1024 x float]* @WBRAM_15_1_3, i64 0, i64 %tmp_157_14_i

ST_17: WBRAM_15_1_3_load [4/4] 2.61ns
_ifconv401:40  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr, align 4

ST_17: WBRAM_15_2_3_addr [1/1] 0.00ns
_ifconv401:41  %WBRAM_15_2_3_addr = getelementptr [1024 x float]* @WBRAM_15_2_3, i64 0, i64 %tmp_157_14_i

ST_17: WBRAM_15_2_3_load [4/4] 2.61ns
_ifconv401:42  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr, align 4

ST_17: WBRAM_15_0_4_load [3/4] 2.61ns
_ifconv401:46  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr, align 4

ST_17: WBRAM_15_1_4_load [3/4] 2.61ns
_ifconv401:48  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr, align 4

ST_17: WBRAM_15_2_4_load [3/4] 2.61ns
_ifconv401:50  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr, align 4

ST_17: WBRAM_15_0_7_load [3/4] 2.61ns
_ifconv401:69  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr, align 4

ST_17: WBRAM_15_1_7_load [3/4] 2.61ns
_ifconv401:71  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr, align 4

ST_17: WBRAM_15_2_7_load [3/4] 2.61ns
_ifconv401:73  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr, align 4

ST_17: tmp_166_15_2_i [3/4] 5.70ns
_ifconv401:108  %tmp_166_15_2_i = fmul float %p_122_i, %p_read_7

ST_17: accumulator_15_1_i [3/5] 7.26ns
_ifconv401:116  %accumulator_15_1_i = fadd float %accumulator_15_i, %tmp_166_15_1_i


 <State 18>: 7.26ns
ST_18: WBRAM_0_0_3_load [3/4] 2.61ns
_ifconv:44  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr, align 4

ST_18: WBRAM_0_1_3_load [3/4] 2.61ns
_ifconv:46  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr, align 4

ST_18: WBRAM_0_2_3_load [3/4] 2.61ns
_ifconv:48  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr, align 4

ST_18: WBRAM_0_0_4_load [2/4] 2.61ns
_ifconv:52  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr, align 4

ST_18: WBRAM_0_1_4_load [2/4] 2.61ns
_ifconv:54  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr, align 4

ST_18: WBRAM_0_2_4_load [2/4] 2.61ns
_ifconv:56  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr, align 4

ST_18: WBRAM_0_0_5_addr [1/1] 0.00ns
_ifconv:58  %WBRAM_0_0_5_addr = getelementptr [1024 x float]* @WBRAM_0_0_5, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_0_5_load [4/4] 2.61ns
_ifconv:59  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr, align 4

ST_18: WBRAM_0_1_5_addr [1/1] 0.00ns
_ifconv:60  %WBRAM_0_1_5_addr = getelementptr [1024 x float]* @WBRAM_0_1_5, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_1_5_load [4/4] 2.61ns
_ifconv:61  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr, align 4

ST_18: WBRAM_0_2_5_addr [1/1] 0.00ns
_ifconv:62  %WBRAM_0_2_5_addr = getelementptr [1024 x float]* @WBRAM_0_2_5, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_2_5_load [4/4] 2.61ns
_ifconv:63  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr, align 4

ST_18: WBRAM_0_0_6_addr [1/1] 0.00ns
_ifconv:66  %WBRAM_0_0_6_addr = getelementptr [1024 x float]* @WBRAM_0_0_6, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_0_6_load [4/4] 2.61ns
_ifconv:67  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr, align 4

ST_18: WBRAM_0_1_6_addr [1/1] 0.00ns
_ifconv:68  %WBRAM_0_1_6_addr = getelementptr [1024 x float]* @WBRAM_0_1_6, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_1_6_load [4/4] 2.61ns
_ifconv:69  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr, align 4

ST_18: WBRAM_0_2_6_addr [1/1] 0.00ns
_ifconv:70  %WBRAM_0_2_6_addr = getelementptr [1024 x float]* @WBRAM_0_2_6, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_2_6_load [4/4] 2.61ns
_ifconv:71  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr, align 4

ST_18: WBRAM_0_0_7_load [2/4] 2.61ns
_ifconv:75  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr, align 4

ST_18: WBRAM_0_1_7_load [2/4] 2.61ns
_ifconv:77  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr, align 4

ST_18: WBRAM_0_2_7_load [2/4] 2.61ns
_ifconv:79  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr, align 4

ST_18: WBRAM_0_0_8_addr [1/1] 0.00ns
_ifconv:82  %WBRAM_0_0_8_addr = getelementptr [1024 x float]* @WBRAM_0_0_8, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_0_8_load [4/4] 2.61ns
_ifconv:83  %WBRAM_0_0_8_load = load float* %WBRAM_0_0_8_addr, align 4

ST_18: WBRAM_0_1_8_addr [1/1] 0.00ns
_ifconv:84  %WBRAM_0_1_8_addr = getelementptr [1024 x float]* @WBRAM_0_1_8, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_1_8_load [4/4] 2.61ns
_ifconv:85  %WBRAM_0_1_8_load = load float* %WBRAM_0_1_8_addr, align 4

ST_18: WBRAM_0_2_8_addr [1/1] 0.00ns
_ifconv:86  %WBRAM_0_2_8_addr = getelementptr [1024 x float]* @WBRAM_0_2_8, i64 0, i64 %tmp_157_i

ST_18: WBRAM_0_2_8_load [4/4] 2.61ns
_ifconv:87  %WBRAM_0_2_8_load = load float* %WBRAM_0_2_8_addr, align 4

ST_18: tmp_166_0_2_i [2/4] 5.70ns
_ifconv:114  %tmp_166_0_2_i = fmul float %p_2_i, %p_read_7

ST_18: accumulator_0_1_i [2/5] 7.26ns
_ifconv:122  %accumulator_0_1_i = fadd float %accumulator_0_i, %tmp_166_0_1_i

ST_18: WBRAM_1_0_3_load [3/4] 2.61ns
_ifconv23:38  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr, align 4

ST_18: WBRAM_1_1_3_load [3/4] 2.61ns
_ifconv23:40  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr, align 4

ST_18: WBRAM_1_2_3_load [3/4] 2.61ns
_ifconv23:42  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr, align 4

ST_18: WBRAM_1_0_4_load [2/4] 2.61ns
_ifconv23:46  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr, align 4

ST_18: WBRAM_1_1_4_load [2/4] 2.61ns
_ifconv23:48  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr, align 4

ST_18: WBRAM_1_2_4_load [2/4] 2.61ns
_ifconv23:50  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr, align 4

ST_18: WBRAM_1_0_5_addr [1/1] 0.00ns
_ifconv23:52  %WBRAM_1_0_5_addr = getelementptr [1024 x float]* @WBRAM_1_0_5, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_0_5_load [4/4] 2.61ns
_ifconv23:53  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr, align 4

ST_18: WBRAM_1_1_5_addr [1/1] 0.00ns
_ifconv23:54  %WBRAM_1_1_5_addr = getelementptr [1024 x float]* @WBRAM_1_1_5, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_1_5_load [4/4] 2.61ns
_ifconv23:55  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr, align 4

ST_18: WBRAM_1_2_5_addr [1/1] 0.00ns
_ifconv23:56  %WBRAM_1_2_5_addr = getelementptr [1024 x float]* @WBRAM_1_2_5, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_2_5_load [4/4] 2.61ns
_ifconv23:57  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr, align 4

ST_18: WBRAM_1_0_6_addr [1/1] 0.00ns
_ifconv23:60  %WBRAM_1_0_6_addr = getelementptr [1024 x float]* @WBRAM_1_0_6, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_0_6_load [4/4] 2.61ns
_ifconv23:61  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr, align 4

ST_18: WBRAM_1_1_6_addr [1/1] 0.00ns
_ifconv23:62  %WBRAM_1_1_6_addr = getelementptr [1024 x float]* @WBRAM_1_1_6, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_1_6_load [4/4] 2.61ns
_ifconv23:63  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr, align 4

ST_18: WBRAM_1_2_6_addr [1/1] 0.00ns
_ifconv23:64  %WBRAM_1_2_6_addr = getelementptr [1024 x float]* @WBRAM_1_2_6, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_2_6_load [4/4] 2.61ns
_ifconv23:65  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr, align 4

ST_18: WBRAM_1_0_7_load [2/4] 2.61ns
_ifconv23:69  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr, align 4

ST_18: WBRAM_1_1_7_load [2/4] 2.61ns
_ifconv23:71  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr, align 4

ST_18: WBRAM_1_2_7_load [2/4] 2.61ns
_ifconv23:73  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr, align 4

ST_18: WBRAM_1_0_8_addr [1/1] 0.00ns
_ifconv23:76  %WBRAM_1_0_8_addr = getelementptr [1024 x float]* @WBRAM_1_0_8, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_0_8_load [4/4] 2.61ns
_ifconv23:77  %WBRAM_1_0_8_load = load float* %WBRAM_1_0_8_addr, align 4

ST_18: WBRAM_1_1_8_addr [1/1] 0.00ns
_ifconv23:78  %WBRAM_1_1_8_addr = getelementptr [1024 x float]* @WBRAM_1_1_8, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_1_8_load [4/4] 2.61ns
_ifconv23:79  %WBRAM_1_1_8_load = load float* %WBRAM_1_1_8_addr, align 4

ST_18: WBRAM_1_2_8_addr [1/1] 0.00ns
_ifconv23:80  %WBRAM_1_2_8_addr = getelementptr [1024 x float]* @WBRAM_1_2_8, i64 0, i64 %tmp_157_1_i

ST_18: WBRAM_1_2_8_load [4/4] 2.61ns
_ifconv23:81  %WBRAM_1_2_8_load = load float* %WBRAM_1_2_8_addr, align 4

ST_18: tmp_166_1_2_i [2/4] 5.70ns
_ifconv23:108  %tmp_166_1_2_i = fmul float %p_10_i, %p_read_7

ST_18: accumulator_1_1_i [2/5] 7.26ns
_ifconv23:116  %accumulator_1_1_i = fadd float %accumulator_1_i, %tmp_166_1_1_i

ST_18: WBRAM_2_0_3_load [3/4] 2.61ns
_ifconv50:38  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr, align 4

ST_18: WBRAM_2_1_3_load [3/4] 2.61ns
_ifconv50:40  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr, align 4

ST_18: WBRAM_2_2_3_load [3/4] 2.61ns
_ifconv50:42  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr, align 4

ST_18: WBRAM_2_0_4_load [2/4] 2.61ns
_ifconv50:46  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr, align 4

ST_18: WBRAM_2_1_4_load [2/4] 2.61ns
_ifconv50:48  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr, align 4

ST_18: WBRAM_2_2_4_load [2/4] 2.61ns
_ifconv50:50  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr, align 4

ST_18: WBRAM_2_0_5_addr [1/1] 0.00ns
_ifconv50:52  %WBRAM_2_0_5_addr = getelementptr [1024 x float]* @WBRAM_2_0_5, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_0_5_load [4/4] 2.61ns
_ifconv50:53  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr, align 4

ST_18: WBRAM_2_1_5_addr [1/1] 0.00ns
_ifconv50:54  %WBRAM_2_1_5_addr = getelementptr [1024 x float]* @WBRAM_2_1_5, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_1_5_load [4/4] 2.61ns
_ifconv50:55  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr, align 4

ST_18: WBRAM_2_2_5_addr [1/1] 0.00ns
_ifconv50:56  %WBRAM_2_2_5_addr = getelementptr [1024 x float]* @WBRAM_2_2_5, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_2_5_load [4/4] 2.61ns
_ifconv50:57  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr, align 4

ST_18: WBRAM_2_0_6_addr [1/1] 0.00ns
_ifconv50:60  %WBRAM_2_0_6_addr = getelementptr [1024 x float]* @WBRAM_2_0_6, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_0_6_load [4/4] 2.61ns
_ifconv50:61  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr, align 4

ST_18: WBRAM_2_1_6_addr [1/1] 0.00ns
_ifconv50:62  %WBRAM_2_1_6_addr = getelementptr [1024 x float]* @WBRAM_2_1_6, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_1_6_load [4/4] 2.61ns
_ifconv50:63  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr, align 4

ST_18: WBRAM_2_2_6_addr [1/1] 0.00ns
_ifconv50:64  %WBRAM_2_2_6_addr = getelementptr [1024 x float]* @WBRAM_2_2_6, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_2_6_load [4/4] 2.61ns
_ifconv50:65  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr, align 4

ST_18: WBRAM_2_0_7_load [2/4] 2.61ns
_ifconv50:69  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr, align 4

ST_18: WBRAM_2_1_7_load [2/4] 2.61ns
_ifconv50:71  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr, align 4

ST_18: WBRAM_2_2_7_load [2/4] 2.61ns
_ifconv50:73  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr, align 4

ST_18: WBRAM_2_0_8_addr [1/1] 0.00ns
_ifconv50:76  %WBRAM_2_0_8_addr = getelementptr [1024 x float]* @WBRAM_2_0_8, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_0_8_load [4/4] 2.61ns
_ifconv50:77  %WBRAM_2_0_8_load = load float* %WBRAM_2_0_8_addr, align 4

ST_18: WBRAM_2_1_8_addr [1/1] 0.00ns
_ifconv50:78  %WBRAM_2_1_8_addr = getelementptr [1024 x float]* @WBRAM_2_1_8, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_1_8_load [4/4] 2.61ns
_ifconv50:79  %WBRAM_2_1_8_load = load float* %WBRAM_2_1_8_addr, align 4

ST_18: WBRAM_2_2_8_addr [1/1] 0.00ns
_ifconv50:80  %WBRAM_2_2_8_addr = getelementptr [1024 x float]* @WBRAM_2_2_8, i64 0, i64 %tmp_157_2_i

ST_18: WBRAM_2_2_8_load [4/4] 2.61ns
_ifconv50:81  %WBRAM_2_2_8_load = load float* %WBRAM_2_2_8_addr, align 4

ST_18: tmp_166_2_2_i [2/4] 5.70ns
_ifconv50:108  %tmp_166_2_2_i = fmul float %p_18_i, %p_read_7

ST_18: accumulator_2_1_i [2/5] 7.26ns
_ifconv50:116  %accumulator_2_1_i = fadd float %accumulator_2_i, %tmp_166_2_1_i

ST_18: WBRAM_3_0_3_load [3/4] 2.61ns
_ifconv77:38  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr, align 4

ST_18: WBRAM_3_1_3_load [3/4] 2.61ns
_ifconv77:40  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr, align 4

ST_18: WBRAM_3_2_3_load [3/4] 2.61ns
_ifconv77:42  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr, align 4

ST_18: WBRAM_3_0_4_load [2/4] 2.61ns
_ifconv77:46  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr, align 4

ST_18: WBRAM_3_1_4_load [2/4] 2.61ns
_ifconv77:48  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr, align 4

ST_18: WBRAM_3_2_4_load [2/4] 2.61ns
_ifconv77:50  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr, align 4

ST_18: WBRAM_3_0_5_addr [1/1] 0.00ns
_ifconv77:52  %WBRAM_3_0_5_addr = getelementptr [1024 x float]* @WBRAM_3_0_5, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_0_5_load [4/4] 2.61ns
_ifconv77:53  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr, align 4

ST_18: WBRAM_3_1_5_addr [1/1] 0.00ns
_ifconv77:54  %WBRAM_3_1_5_addr = getelementptr [1024 x float]* @WBRAM_3_1_5, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_1_5_load [4/4] 2.61ns
_ifconv77:55  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr, align 4

ST_18: WBRAM_3_2_5_addr [1/1] 0.00ns
_ifconv77:56  %WBRAM_3_2_5_addr = getelementptr [1024 x float]* @WBRAM_3_2_5, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_2_5_load [4/4] 2.61ns
_ifconv77:57  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr, align 4

ST_18: WBRAM_3_0_6_addr [1/1] 0.00ns
_ifconv77:60  %WBRAM_3_0_6_addr = getelementptr [1024 x float]* @WBRAM_3_0_6, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_0_6_load [4/4] 2.61ns
_ifconv77:61  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr, align 4

ST_18: WBRAM_3_1_6_addr [1/1] 0.00ns
_ifconv77:62  %WBRAM_3_1_6_addr = getelementptr [1024 x float]* @WBRAM_3_1_6, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_1_6_load [4/4] 2.61ns
_ifconv77:63  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr, align 4

ST_18: WBRAM_3_2_6_addr [1/1] 0.00ns
_ifconv77:64  %WBRAM_3_2_6_addr = getelementptr [1024 x float]* @WBRAM_3_2_6, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_2_6_load [4/4] 2.61ns
_ifconv77:65  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr, align 4

ST_18: WBRAM_3_0_7_load [2/4] 2.61ns
_ifconv77:69  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr, align 4

ST_18: WBRAM_3_1_7_load [2/4] 2.61ns
_ifconv77:71  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr, align 4

ST_18: WBRAM_3_2_7_load [2/4] 2.61ns
_ifconv77:73  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr, align 4

ST_18: WBRAM_3_0_8_addr [1/1] 0.00ns
_ifconv77:76  %WBRAM_3_0_8_addr = getelementptr [1024 x float]* @WBRAM_3_0_8, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_0_8_load [4/4] 2.61ns
_ifconv77:77  %WBRAM_3_0_8_load = load float* %WBRAM_3_0_8_addr, align 4

ST_18: WBRAM_3_1_8_addr [1/1] 0.00ns
_ifconv77:78  %WBRAM_3_1_8_addr = getelementptr [1024 x float]* @WBRAM_3_1_8, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_1_8_load [4/4] 2.61ns
_ifconv77:79  %WBRAM_3_1_8_load = load float* %WBRAM_3_1_8_addr, align 4

ST_18: WBRAM_3_2_8_addr [1/1] 0.00ns
_ifconv77:80  %WBRAM_3_2_8_addr = getelementptr [1024 x float]* @WBRAM_3_2_8, i64 0, i64 %tmp_157_3_i

ST_18: WBRAM_3_2_8_load [4/4] 2.61ns
_ifconv77:81  %WBRAM_3_2_8_load = load float* %WBRAM_3_2_8_addr, align 4

ST_18: tmp_166_3_2_i [2/4] 5.70ns
_ifconv77:108  %tmp_166_3_2_i = fmul float %p_26_i, %p_read_7

ST_18: accumulator_3_1_i [2/5] 7.26ns
_ifconv77:116  %accumulator_3_1_i = fadd float %accumulator_3_i, %tmp_166_3_1_i

ST_18: WBRAM_4_0_3_load [3/4] 2.61ns
_ifconv104:38  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr, align 4

ST_18: WBRAM_4_1_3_load [3/4] 2.61ns
_ifconv104:40  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr, align 4

ST_18: WBRAM_4_2_3_load [3/4] 2.61ns
_ifconv104:42  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr, align 4

ST_18: WBRAM_4_0_4_load [2/4] 2.61ns
_ifconv104:46  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr, align 4

ST_18: WBRAM_4_1_4_load [2/4] 2.61ns
_ifconv104:48  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr, align 4

ST_18: WBRAM_4_2_4_load [2/4] 2.61ns
_ifconv104:50  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr, align 4

ST_18: WBRAM_4_0_5_addr [1/1] 0.00ns
_ifconv104:52  %WBRAM_4_0_5_addr = getelementptr [1024 x float]* @WBRAM_4_0_5, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_0_5_load [4/4] 2.61ns
_ifconv104:53  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr, align 4

ST_18: WBRAM_4_1_5_addr [1/1] 0.00ns
_ifconv104:54  %WBRAM_4_1_5_addr = getelementptr [1024 x float]* @WBRAM_4_1_5, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_1_5_load [4/4] 2.61ns
_ifconv104:55  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr, align 4

ST_18: WBRAM_4_2_5_addr [1/1] 0.00ns
_ifconv104:56  %WBRAM_4_2_5_addr = getelementptr [1024 x float]* @WBRAM_4_2_5, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_2_5_load [4/4] 2.61ns
_ifconv104:57  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr, align 4

ST_18: WBRAM_4_0_6_addr [1/1] 0.00ns
_ifconv104:60  %WBRAM_4_0_6_addr = getelementptr [1024 x float]* @WBRAM_4_0_6, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_0_6_load [4/4] 2.61ns
_ifconv104:61  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr, align 4

ST_18: WBRAM_4_1_6_addr [1/1] 0.00ns
_ifconv104:62  %WBRAM_4_1_6_addr = getelementptr [1024 x float]* @WBRAM_4_1_6, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_1_6_load [4/4] 2.61ns
_ifconv104:63  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr, align 4

ST_18: WBRAM_4_2_6_addr [1/1] 0.00ns
_ifconv104:64  %WBRAM_4_2_6_addr = getelementptr [1024 x float]* @WBRAM_4_2_6, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_2_6_load [4/4] 2.61ns
_ifconv104:65  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr, align 4

ST_18: WBRAM_4_0_7_load [2/4] 2.61ns
_ifconv104:69  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr, align 4

ST_18: WBRAM_4_1_7_load [2/4] 2.61ns
_ifconv104:71  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr, align 4

ST_18: WBRAM_4_2_7_load [2/4] 2.61ns
_ifconv104:73  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr, align 4

ST_18: WBRAM_4_0_8_addr [1/1] 0.00ns
_ifconv104:76  %WBRAM_4_0_8_addr = getelementptr [1024 x float]* @WBRAM_4_0_8, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_0_8_load [4/4] 2.61ns
_ifconv104:77  %WBRAM_4_0_8_load = load float* %WBRAM_4_0_8_addr, align 4

ST_18: WBRAM_4_1_8_addr [1/1] 0.00ns
_ifconv104:78  %WBRAM_4_1_8_addr = getelementptr [1024 x float]* @WBRAM_4_1_8, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_1_8_load [4/4] 2.61ns
_ifconv104:79  %WBRAM_4_1_8_load = load float* %WBRAM_4_1_8_addr, align 4

ST_18: WBRAM_4_2_8_addr [1/1] 0.00ns
_ifconv104:80  %WBRAM_4_2_8_addr = getelementptr [1024 x float]* @WBRAM_4_2_8, i64 0, i64 %tmp_157_4_i

ST_18: WBRAM_4_2_8_load [4/4] 2.61ns
_ifconv104:81  %WBRAM_4_2_8_load = load float* %WBRAM_4_2_8_addr, align 4

ST_18: tmp_166_4_2_i [2/4] 5.70ns
_ifconv104:108  %tmp_166_4_2_i = fmul float %p_34_i, %p_read_7

ST_18: accumulator_4_1_i [2/5] 7.26ns
_ifconv104:116  %accumulator_4_1_i = fadd float %accumulator_4_i, %tmp_166_4_1_i

ST_18: WBRAM_5_0_3_load [3/4] 2.61ns
_ifconv131:38  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr, align 4

ST_18: WBRAM_5_1_3_load [3/4] 2.61ns
_ifconv131:40  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr, align 4

ST_18: WBRAM_5_2_3_load [3/4] 2.61ns
_ifconv131:42  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr, align 4

ST_18: WBRAM_5_0_4_load [2/4] 2.61ns
_ifconv131:46  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr, align 4

ST_18: WBRAM_5_1_4_load [2/4] 2.61ns
_ifconv131:48  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr, align 4

ST_18: WBRAM_5_2_4_load [2/4] 2.61ns
_ifconv131:50  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr, align 4

ST_18: WBRAM_5_0_5_addr [1/1] 0.00ns
_ifconv131:52  %WBRAM_5_0_5_addr = getelementptr [1024 x float]* @WBRAM_5_0_5, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_0_5_load [4/4] 2.61ns
_ifconv131:53  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr, align 4

ST_18: WBRAM_5_1_5_addr [1/1] 0.00ns
_ifconv131:54  %WBRAM_5_1_5_addr = getelementptr [1024 x float]* @WBRAM_5_1_5, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_1_5_load [4/4] 2.61ns
_ifconv131:55  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr, align 4

ST_18: WBRAM_5_2_5_addr [1/1] 0.00ns
_ifconv131:56  %WBRAM_5_2_5_addr = getelementptr [1024 x float]* @WBRAM_5_2_5, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_2_5_load [4/4] 2.61ns
_ifconv131:57  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr, align 4

ST_18: WBRAM_5_0_6_addr [1/1] 0.00ns
_ifconv131:60  %WBRAM_5_0_6_addr = getelementptr [1024 x float]* @WBRAM_5_0_6, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_0_6_load [4/4] 2.61ns
_ifconv131:61  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr, align 4

ST_18: WBRAM_5_1_6_addr [1/1] 0.00ns
_ifconv131:62  %WBRAM_5_1_6_addr = getelementptr [1024 x float]* @WBRAM_5_1_6, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_1_6_load [4/4] 2.61ns
_ifconv131:63  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr, align 4

ST_18: WBRAM_5_2_6_addr [1/1] 0.00ns
_ifconv131:64  %WBRAM_5_2_6_addr = getelementptr [1024 x float]* @WBRAM_5_2_6, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_2_6_load [4/4] 2.61ns
_ifconv131:65  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr, align 4

ST_18: WBRAM_5_0_7_load [2/4] 2.61ns
_ifconv131:69  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr, align 4

ST_18: WBRAM_5_1_7_load [2/4] 2.61ns
_ifconv131:71  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr, align 4

ST_18: WBRAM_5_2_7_load [2/4] 2.61ns
_ifconv131:73  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr, align 4

ST_18: WBRAM_5_0_8_addr [1/1] 0.00ns
_ifconv131:76  %WBRAM_5_0_8_addr = getelementptr [1024 x float]* @WBRAM_5_0_8, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_0_8_load [4/4] 2.61ns
_ifconv131:77  %WBRAM_5_0_8_load = load float* %WBRAM_5_0_8_addr, align 4

ST_18: WBRAM_5_1_8_addr [1/1] 0.00ns
_ifconv131:78  %WBRAM_5_1_8_addr = getelementptr [1024 x float]* @WBRAM_5_1_8, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_1_8_load [4/4] 2.61ns
_ifconv131:79  %WBRAM_5_1_8_load = load float* %WBRAM_5_1_8_addr, align 4

ST_18: WBRAM_5_2_8_addr [1/1] 0.00ns
_ifconv131:80  %WBRAM_5_2_8_addr = getelementptr [1024 x float]* @WBRAM_5_2_8, i64 0, i64 %tmp_157_5_i

ST_18: WBRAM_5_2_8_load [4/4] 2.61ns
_ifconv131:81  %WBRAM_5_2_8_load = load float* %WBRAM_5_2_8_addr, align 4

ST_18: tmp_166_5_2_i [2/4] 5.70ns
_ifconv131:108  %tmp_166_5_2_i = fmul float %p_42_i, %p_read_7

ST_18: accumulator_5_1_i [2/5] 7.26ns
_ifconv131:116  %accumulator_5_1_i = fadd float %accumulator_5_i, %tmp_166_5_1_i

ST_18: WBRAM_6_0_3_load [3/4] 2.61ns
_ifconv158:38  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr, align 4

ST_18: WBRAM_6_1_3_load [3/4] 2.61ns
_ifconv158:40  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr, align 4

ST_18: WBRAM_6_2_3_load [3/4] 2.61ns
_ifconv158:42  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr, align 4

ST_18: WBRAM_6_0_4_load [2/4] 2.61ns
_ifconv158:46  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr, align 4

ST_18: WBRAM_6_1_4_load [2/4] 2.61ns
_ifconv158:48  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr, align 4

ST_18: WBRAM_6_2_4_load [2/4] 2.61ns
_ifconv158:50  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr, align 4

ST_18: WBRAM_6_0_5_addr [1/1] 0.00ns
_ifconv158:52  %WBRAM_6_0_5_addr = getelementptr [1024 x float]* @WBRAM_6_0_5, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_0_5_load [4/4] 2.61ns
_ifconv158:53  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr, align 4

ST_18: WBRAM_6_1_5_addr [1/1] 0.00ns
_ifconv158:54  %WBRAM_6_1_5_addr = getelementptr [1024 x float]* @WBRAM_6_1_5, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_1_5_load [4/4] 2.61ns
_ifconv158:55  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr, align 4

ST_18: WBRAM_6_2_5_addr [1/1] 0.00ns
_ifconv158:56  %WBRAM_6_2_5_addr = getelementptr [1024 x float]* @WBRAM_6_2_5, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_2_5_load [4/4] 2.61ns
_ifconv158:57  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr, align 4

ST_18: WBRAM_6_0_6_addr [1/1] 0.00ns
_ifconv158:60  %WBRAM_6_0_6_addr = getelementptr [1024 x float]* @WBRAM_6_0_6, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_0_6_load [4/4] 2.61ns
_ifconv158:61  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr, align 4

ST_18: WBRAM_6_1_6_addr [1/1] 0.00ns
_ifconv158:62  %WBRAM_6_1_6_addr = getelementptr [1024 x float]* @WBRAM_6_1_6, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_1_6_load [4/4] 2.61ns
_ifconv158:63  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr, align 4

ST_18: WBRAM_6_2_6_addr [1/1] 0.00ns
_ifconv158:64  %WBRAM_6_2_6_addr = getelementptr [1024 x float]* @WBRAM_6_2_6, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_2_6_load [4/4] 2.61ns
_ifconv158:65  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr, align 4

ST_18: WBRAM_6_0_7_load [2/4] 2.61ns
_ifconv158:69  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr, align 4

ST_18: WBRAM_6_1_7_load [2/4] 2.61ns
_ifconv158:71  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr, align 4

ST_18: WBRAM_6_2_7_load [2/4] 2.61ns
_ifconv158:73  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr, align 4

ST_18: WBRAM_6_0_8_addr [1/1] 0.00ns
_ifconv158:76  %WBRAM_6_0_8_addr = getelementptr [1024 x float]* @WBRAM_6_0_8, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_0_8_load [4/4] 2.61ns
_ifconv158:77  %WBRAM_6_0_8_load = load float* %WBRAM_6_0_8_addr, align 4

ST_18: WBRAM_6_1_8_addr [1/1] 0.00ns
_ifconv158:78  %WBRAM_6_1_8_addr = getelementptr [1024 x float]* @WBRAM_6_1_8, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_1_8_load [4/4] 2.61ns
_ifconv158:79  %WBRAM_6_1_8_load = load float* %WBRAM_6_1_8_addr, align 4

ST_18: WBRAM_6_2_8_addr [1/1] 0.00ns
_ifconv158:80  %WBRAM_6_2_8_addr = getelementptr [1024 x float]* @WBRAM_6_2_8, i64 0, i64 %tmp_157_6_i

ST_18: WBRAM_6_2_8_load [4/4] 2.61ns
_ifconv158:81  %WBRAM_6_2_8_load = load float* %WBRAM_6_2_8_addr, align 4

ST_18: tmp_166_6_2_i [2/4] 5.70ns
_ifconv158:108  %tmp_166_6_2_i = fmul float %p_50_i, %p_read_7

ST_18: accumulator_6_1_i [2/5] 7.26ns
_ifconv158:116  %accumulator_6_1_i = fadd float %accumulator_6_i, %tmp_166_6_1_i

ST_18: WBRAM_7_0_3_load [3/4] 2.61ns
_ifconv185:38  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr, align 4

ST_18: WBRAM_7_1_3_load [3/4] 2.61ns
_ifconv185:40  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr, align 4

ST_18: WBRAM_7_2_3_load [3/4] 2.61ns
_ifconv185:42  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr, align 4

ST_18: WBRAM_7_0_4_load [2/4] 2.61ns
_ifconv185:46  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr, align 4

ST_18: WBRAM_7_1_4_load [2/4] 2.61ns
_ifconv185:48  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr, align 4

ST_18: WBRAM_7_2_4_load [2/4] 2.61ns
_ifconv185:50  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr, align 4

ST_18: WBRAM_7_0_5_addr [1/1] 0.00ns
_ifconv185:52  %WBRAM_7_0_5_addr = getelementptr [1024 x float]* @WBRAM_7_0_5, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_0_5_load [4/4] 2.61ns
_ifconv185:53  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr, align 4

ST_18: WBRAM_7_1_5_addr [1/1] 0.00ns
_ifconv185:54  %WBRAM_7_1_5_addr = getelementptr [1024 x float]* @WBRAM_7_1_5, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_1_5_load [4/4] 2.61ns
_ifconv185:55  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr, align 4

ST_18: WBRAM_7_2_5_addr [1/1] 0.00ns
_ifconv185:56  %WBRAM_7_2_5_addr = getelementptr [1024 x float]* @WBRAM_7_2_5, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_2_5_load [4/4] 2.61ns
_ifconv185:57  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr, align 4

ST_18: WBRAM_7_0_6_addr [1/1] 0.00ns
_ifconv185:60  %WBRAM_7_0_6_addr = getelementptr [1024 x float]* @WBRAM_7_0_6, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_0_6_load [4/4] 2.61ns
_ifconv185:61  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr, align 4

ST_18: WBRAM_7_1_6_addr [1/1] 0.00ns
_ifconv185:62  %WBRAM_7_1_6_addr = getelementptr [1024 x float]* @WBRAM_7_1_6, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_1_6_load [4/4] 2.61ns
_ifconv185:63  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr, align 4

ST_18: WBRAM_7_2_6_addr [1/1] 0.00ns
_ifconv185:64  %WBRAM_7_2_6_addr = getelementptr [1024 x float]* @WBRAM_7_2_6, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_2_6_load [4/4] 2.61ns
_ifconv185:65  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr, align 4

ST_18: WBRAM_7_0_7_load [2/4] 2.61ns
_ifconv185:69  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr, align 4

ST_18: WBRAM_7_1_7_load [2/4] 2.61ns
_ifconv185:71  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr, align 4

ST_18: WBRAM_7_2_7_load [2/4] 2.61ns
_ifconv185:73  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr, align 4

ST_18: WBRAM_7_0_8_addr [1/1] 0.00ns
_ifconv185:76  %WBRAM_7_0_8_addr = getelementptr [1024 x float]* @WBRAM_7_0_8, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_0_8_load [4/4] 2.61ns
_ifconv185:77  %WBRAM_7_0_8_load = load float* %WBRAM_7_0_8_addr, align 4

ST_18: WBRAM_7_1_8_addr [1/1] 0.00ns
_ifconv185:78  %WBRAM_7_1_8_addr = getelementptr [1024 x float]* @WBRAM_7_1_8, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_1_8_load [4/4] 2.61ns
_ifconv185:79  %WBRAM_7_1_8_load = load float* %WBRAM_7_1_8_addr, align 4

ST_18: WBRAM_7_2_8_addr [1/1] 0.00ns
_ifconv185:80  %WBRAM_7_2_8_addr = getelementptr [1024 x float]* @WBRAM_7_2_8, i64 0, i64 %tmp_157_7_i

ST_18: WBRAM_7_2_8_load [4/4] 2.61ns
_ifconv185:81  %WBRAM_7_2_8_load = load float* %WBRAM_7_2_8_addr, align 4

ST_18: tmp_166_7_2_i [2/4] 5.70ns
_ifconv185:108  %tmp_166_7_2_i = fmul float %p_58_i, %p_read_7

ST_18: accumulator_7_1_i [2/5] 7.26ns
_ifconv185:116  %accumulator_7_1_i = fadd float %accumulator_7_i, %tmp_166_7_1_i

ST_18: WBRAM_8_0_3_load [3/4] 2.61ns
_ifconv212:38  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr, align 4

ST_18: WBRAM_8_1_3_load [3/4] 2.61ns
_ifconv212:40  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr, align 4

ST_18: WBRAM_8_2_3_load [3/4] 2.61ns
_ifconv212:42  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr, align 4

ST_18: WBRAM_8_0_4_load [2/4] 2.61ns
_ifconv212:46  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr, align 4

ST_18: WBRAM_8_1_4_load [2/4] 2.61ns
_ifconv212:48  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr, align 4

ST_18: WBRAM_8_2_4_load [2/4] 2.61ns
_ifconv212:50  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr, align 4

ST_18: WBRAM_8_0_5_addr [1/1] 0.00ns
_ifconv212:52  %WBRAM_8_0_5_addr = getelementptr [1024 x float]* @WBRAM_8_0_5, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_0_5_load [4/4] 2.61ns
_ifconv212:53  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr, align 4

ST_18: WBRAM_8_1_5_addr [1/1] 0.00ns
_ifconv212:54  %WBRAM_8_1_5_addr = getelementptr [1024 x float]* @WBRAM_8_1_5, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_1_5_load [4/4] 2.61ns
_ifconv212:55  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr, align 4

ST_18: WBRAM_8_2_5_addr [1/1] 0.00ns
_ifconv212:56  %WBRAM_8_2_5_addr = getelementptr [1024 x float]* @WBRAM_8_2_5, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_2_5_load [4/4] 2.61ns
_ifconv212:57  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr, align 4

ST_18: WBRAM_8_0_6_addr [1/1] 0.00ns
_ifconv212:60  %WBRAM_8_0_6_addr = getelementptr [1024 x float]* @WBRAM_8_0_6, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_0_6_load [4/4] 2.61ns
_ifconv212:61  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr, align 4

ST_18: WBRAM_8_1_6_addr [1/1] 0.00ns
_ifconv212:62  %WBRAM_8_1_6_addr = getelementptr [1024 x float]* @WBRAM_8_1_6, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_1_6_load [4/4] 2.61ns
_ifconv212:63  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr, align 4

ST_18: WBRAM_8_2_6_addr [1/1] 0.00ns
_ifconv212:64  %WBRAM_8_2_6_addr = getelementptr [1024 x float]* @WBRAM_8_2_6, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_2_6_load [4/4] 2.61ns
_ifconv212:65  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr, align 4

ST_18: WBRAM_8_0_7_load [2/4] 2.61ns
_ifconv212:69  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr, align 4

ST_18: WBRAM_8_1_7_load [2/4] 2.61ns
_ifconv212:71  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr, align 4

ST_18: WBRAM_8_2_7_load [2/4] 2.61ns
_ifconv212:73  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr, align 4

ST_18: WBRAM_8_0_8_addr [1/1] 0.00ns
_ifconv212:76  %WBRAM_8_0_8_addr = getelementptr [1024 x float]* @WBRAM_8_0_8, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_0_8_load [4/4] 2.61ns
_ifconv212:77  %WBRAM_8_0_8_load = load float* %WBRAM_8_0_8_addr, align 4

ST_18: WBRAM_8_1_8_addr [1/1] 0.00ns
_ifconv212:78  %WBRAM_8_1_8_addr = getelementptr [1024 x float]* @WBRAM_8_1_8, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_1_8_load [4/4] 2.61ns
_ifconv212:79  %WBRAM_8_1_8_load = load float* %WBRAM_8_1_8_addr, align 4

ST_18: WBRAM_8_2_8_addr [1/1] 0.00ns
_ifconv212:80  %WBRAM_8_2_8_addr = getelementptr [1024 x float]* @WBRAM_8_2_8, i64 0, i64 %tmp_157_8_i

ST_18: WBRAM_8_2_8_load [4/4] 2.61ns
_ifconv212:81  %WBRAM_8_2_8_load = load float* %WBRAM_8_2_8_addr, align 4

ST_18: tmp_166_8_2_i [2/4] 5.70ns
_ifconv212:108  %tmp_166_8_2_i = fmul float %p_66_i, %p_read_7

ST_18: accumulator_8_1_i [2/5] 7.26ns
_ifconv212:116  %accumulator_8_1_i = fadd float %accumulator_8_i, %tmp_166_8_1_i

ST_18: WBRAM_9_0_3_load [3/4] 2.61ns
_ifconv239:38  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr, align 4

ST_18: WBRAM_9_1_3_load [3/4] 2.61ns
_ifconv239:40  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr, align 4

ST_18: WBRAM_9_2_3_load [3/4] 2.61ns
_ifconv239:42  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr, align 4

ST_18: WBRAM_9_0_4_load [2/4] 2.61ns
_ifconv239:46  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr, align 4

ST_18: WBRAM_9_1_4_load [2/4] 2.61ns
_ifconv239:48  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr, align 4

ST_18: WBRAM_9_2_4_load [2/4] 2.61ns
_ifconv239:50  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr, align 4

ST_18: WBRAM_9_0_5_addr [1/1] 0.00ns
_ifconv239:52  %WBRAM_9_0_5_addr = getelementptr [1024 x float]* @WBRAM_9_0_5, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_0_5_load [4/4] 2.61ns
_ifconv239:53  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr, align 4

ST_18: WBRAM_9_1_5_addr [1/1] 0.00ns
_ifconv239:54  %WBRAM_9_1_5_addr = getelementptr [1024 x float]* @WBRAM_9_1_5, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_1_5_load [4/4] 2.61ns
_ifconv239:55  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr, align 4

ST_18: WBRAM_9_2_5_addr [1/1] 0.00ns
_ifconv239:56  %WBRAM_9_2_5_addr = getelementptr [1024 x float]* @WBRAM_9_2_5, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_2_5_load [4/4] 2.61ns
_ifconv239:57  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr, align 4

ST_18: WBRAM_9_0_6_addr [1/1] 0.00ns
_ifconv239:60  %WBRAM_9_0_6_addr = getelementptr [1024 x float]* @WBRAM_9_0_6, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_0_6_load [4/4] 2.61ns
_ifconv239:61  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr, align 4

ST_18: WBRAM_9_1_6_addr [1/1] 0.00ns
_ifconv239:62  %WBRAM_9_1_6_addr = getelementptr [1024 x float]* @WBRAM_9_1_6, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_1_6_load [4/4] 2.61ns
_ifconv239:63  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr, align 4

ST_18: WBRAM_9_2_6_addr [1/1] 0.00ns
_ifconv239:64  %WBRAM_9_2_6_addr = getelementptr [1024 x float]* @WBRAM_9_2_6, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_2_6_load [4/4] 2.61ns
_ifconv239:65  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr, align 4

ST_18: WBRAM_9_0_7_load [2/4] 2.61ns
_ifconv239:69  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr, align 4

ST_18: WBRAM_9_1_7_load [2/4] 2.61ns
_ifconv239:71  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr, align 4

ST_18: WBRAM_9_2_7_load [2/4] 2.61ns
_ifconv239:73  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr, align 4

ST_18: WBRAM_9_0_8_addr [1/1] 0.00ns
_ifconv239:76  %WBRAM_9_0_8_addr = getelementptr [1024 x float]* @WBRAM_9_0_8, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_0_8_load [4/4] 2.61ns
_ifconv239:77  %WBRAM_9_0_8_load = load float* %WBRAM_9_0_8_addr, align 4

ST_18: WBRAM_9_1_8_addr [1/1] 0.00ns
_ifconv239:78  %WBRAM_9_1_8_addr = getelementptr [1024 x float]* @WBRAM_9_1_8, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_1_8_load [4/4] 2.61ns
_ifconv239:79  %WBRAM_9_1_8_load = load float* %WBRAM_9_1_8_addr, align 4

ST_18: WBRAM_9_2_8_addr [1/1] 0.00ns
_ifconv239:80  %WBRAM_9_2_8_addr = getelementptr [1024 x float]* @WBRAM_9_2_8, i64 0, i64 %tmp_157_9_i

ST_18: WBRAM_9_2_8_load [4/4] 2.61ns
_ifconv239:81  %WBRAM_9_2_8_load = load float* %WBRAM_9_2_8_addr, align 4

ST_18: tmp_166_9_2_i [2/4] 5.70ns
_ifconv239:108  %tmp_166_9_2_i = fmul float %p_74_i, %p_read_7

ST_18: accumulator_9_1_i [2/5] 7.26ns
_ifconv239:116  %accumulator_9_1_i = fadd float %accumulator_9_i, %tmp_166_9_1_i

ST_18: WBRAM_10_0_3_load [3/4] 2.61ns
_ifconv266:38  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr, align 4

ST_18: WBRAM_10_1_3_load [3/4] 2.61ns
_ifconv266:40  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr, align 4

ST_18: WBRAM_10_2_3_load [3/4] 2.61ns
_ifconv266:42  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr, align 4

ST_18: WBRAM_10_0_4_load [2/4] 2.61ns
_ifconv266:46  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr, align 4

ST_18: WBRAM_10_1_4_load [2/4] 2.61ns
_ifconv266:48  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr, align 4

ST_18: WBRAM_10_2_4_load [2/4] 2.61ns
_ifconv266:50  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr, align 4

ST_18: WBRAM_10_0_5_addr [1/1] 0.00ns
_ifconv266:52  %WBRAM_10_0_5_addr = getelementptr [1024 x float]* @WBRAM_10_0_5, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_0_5_load [4/4] 2.61ns
_ifconv266:53  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr, align 4

ST_18: WBRAM_10_1_5_addr [1/1] 0.00ns
_ifconv266:54  %WBRAM_10_1_5_addr = getelementptr [1024 x float]* @WBRAM_10_1_5, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_1_5_load [4/4] 2.61ns
_ifconv266:55  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr, align 4

ST_18: WBRAM_10_2_5_addr [1/1] 0.00ns
_ifconv266:56  %WBRAM_10_2_5_addr = getelementptr [1024 x float]* @WBRAM_10_2_5, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_2_5_load [4/4] 2.61ns
_ifconv266:57  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr, align 4

ST_18: WBRAM_10_0_6_addr [1/1] 0.00ns
_ifconv266:60  %WBRAM_10_0_6_addr = getelementptr [1024 x float]* @WBRAM_10_0_6, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_0_6_load [4/4] 2.61ns
_ifconv266:61  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr, align 4

ST_18: WBRAM_10_1_6_addr [1/1] 0.00ns
_ifconv266:62  %WBRAM_10_1_6_addr = getelementptr [1024 x float]* @WBRAM_10_1_6, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_1_6_load [4/4] 2.61ns
_ifconv266:63  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr, align 4

ST_18: WBRAM_10_2_6_addr [1/1] 0.00ns
_ifconv266:64  %WBRAM_10_2_6_addr = getelementptr [1024 x float]* @WBRAM_10_2_6, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_2_6_load [4/4] 2.61ns
_ifconv266:65  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr, align 4

ST_18: WBRAM_10_0_7_load [2/4] 2.61ns
_ifconv266:69  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr, align 4

ST_18: WBRAM_10_1_7_load [2/4] 2.61ns
_ifconv266:71  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr, align 4

ST_18: WBRAM_10_2_7_load [2/4] 2.61ns
_ifconv266:73  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr, align 4

ST_18: WBRAM_10_0_8_addr [1/1] 0.00ns
_ifconv266:76  %WBRAM_10_0_8_addr = getelementptr [1024 x float]* @WBRAM_10_0_8, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_0_8_load [4/4] 2.61ns
_ifconv266:77  %WBRAM_10_0_8_load = load float* %WBRAM_10_0_8_addr, align 4

ST_18: WBRAM_10_1_8_addr [1/1] 0.00ns
_ifconv266:78  %WBRAM_10_1_8_addr = getelementptr [1024 x float]* @WBRAM_10_1_8, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_1_8_load [4/4] 2.61ns
_ifconv266:79  %WBRAM_10_1_8_load = load float* %WBRAM_10_1_8_addr, align 4

ST_18: WBRAM_10_2_8_addr [1/1] 0.00ns
_ifconv266:80  %WBRAM_10_2_8_addr = getelementptr [1024 x float]* @WBRAM_10_2_8, i64 0, i64 %tmp_157_i_29

ST_18: WBRAM_10_2_8_load [4/4] 2.61ns
_ifconv266:81  %WBRAM_10_2_8_load = load float* %WBRAM_10_2_8_addr, align 4

ST_18: tmp_166_10_2_i [2/4] 5.70ns
_ifconv266:108  %tmp_166_10_2_i = fmul float %p_82_i, %p_read_7

ST_18: accumulator_10_1_i [2/5] 7.26ns
_ifconv266:116  %accumulator_10_1_i = fadd float %accumulator_10_i, %tmp_166_10_1_i

ST_18: WBRAM_11_0_3_load [3/4] 2.61ns
_ifconv293:38  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr, align 4

ST_18: WBRAM_11_1_3_load [3/4] 2.61ns
_ifconv293:40  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr, align 4

ST_18: WBRAM_11_2_3_load [3/4] 2.61ns
_ifconv293:42  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr, align 4

ST_18: WBRAM_11_0_4_load [2/4] 2.61ns
_ifconv293:46  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr, align 4

ST_18: WBRAM_11_1_4_load [2/4] 2.61ns
_ifconv293:48  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr, align 4

ST_18: WBRAM_11_2_4_load [2/4] 2.61ns
_ifconv293:50  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr, align 4

ST_18: WBRAM_11_0_5_addr [1/1] 0.00ns
_ifconv293:52  %WBRAM_11_0_5_addr = getelementptr [1024 x float]* @WBRAM_11_0_5, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_0_5_load [4/4] 2.61ns
_ifconv293:53  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr, align 4

ST_18: WBRAM_11_1_5_addr [1/1] 0.00ns
_ifconv293:54  %WBRAM_11_1_5_addr = getelementptr [1024 x float]* @WBRAM_11_1_5, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_1_5_load [4/4] 2.61ns
_ifconv293:55  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr, align 4

ST_18: WBRAM_11_2_5_addr [1/1] 0.00ns
_ifconv293:56  %WBRAM_11_2_5_addr = getelementptr [1024 x float]* @WBRAM_11_2_5, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_2_5_load [4/4] 2.61ns
_ifconv293:57  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr, align 4

ST_18: WBRAM_11_0_6_addr [1/1] 0.00ns
_ifconv293:60  %WBRAM_11_0_6_addr = getelementptr [1024 x float]* @WBRAM_11_0_6, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_0_6_load [4/4] 2.61ns
_ifconv293:61  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr, align 4

ST_18: WBRAM_11_1_6_addr [1/1] 0.00ns
_ifconv293:62  %WBRAM_11_1_6_addr = getelementptr [1024 x float]* @WBRAM_11_1_6, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_1_6_load [4/4] 2.61ns
_ifconv293:63  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr, align 4

ST_18: WBRAM_11_2_6_addr [1/1] 0.00ns
_ifconv293:64  %WBRAM_11_2_6_addr = getelementptr [1024 x float]* @WBRAM_11_2_6, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_2_6_load [4/4] 2.61ns
_ifconv293:65  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr, align 4

ST_18: WBRAM_11_0_7_load [2/4] 2.61ns
_ifconv293:69  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr, align 4

ST_18: WBRAM_11_1_7_load [2/4] 2.61ns
_ifconv293:71  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr, align 4

ST_18: WBRAM_11_2_7_load [2/4] 2.61ns
_ifconv293:73  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr, align 4

ST_18: WBRAM_11_0_8_addr [1/1] 0.00ns
_ifconv293:76  %WBRAM_11_0_8_addr = getelementptr [1024 x float]* @WBRAM_11_0_8, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_0_8_load [4/4] 2.61ns
_ifconv293:77  %WBRAM_11_0_8_load = load float* %WBRAM_11_0_8_addr, align 4

ST_18: WBRAM_11_1_8_addr [1/1] 0.00ns
_ifconv293:78  %WBRAM_11_1_8_addr = getelementptr [1024 x float]* @WBRAM_11_1_8, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_1_8_load [4/4] 2.61ns
_ifconv293:79  %WBRAM_11_1_8_load = load float* %WBRAM_11_1_8_addr, align 4

ST_18: WBRAM_11_2_8_addr [1/1] 0.00ns
_ifconv293:80  %WBRAM_11_2_8_addr = getelementptr [1024 x float]* @WBRAM_11_2_8, i64 0, i64 %tmp_157_10_i

ST_18: WBRAM_11_2_8_load [4/4] 2.61ns
_ifconv293:81  %WBRAM_11_2_8_load = load float* %WBRAM_11_2_8_addr, align 4

ST_18: tmp_166_11_2_i [2/4] 5.70ns
_ifconv293:108  %tmp_166_11_2_i = fmul float %p_90_i, %p_read_7

ST_18: accumulator_11_1_i [2/5] 7.26ns
_ifconv293:116  %accumulator_11_1_i = fadd float %accumulator_11_i, %tmp_166_11_1_i

ST_18: WBRAM_12_0_3_load [3/4] 2.61ns
_ifconv320:38  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr, align 4

ST_18: WBRAM_12_1_3_load [3/4] 2.61ns
_ifconv320:40  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr, align 4

ST_18: WBRAM_12_2_3_load [3/4] 2.61ns
_ifconv320:42  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr, align 4

ST_18: WBRAM_12_0_4_load [2/4] 2.61ns
_ifconv320:46  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr, align 4

ST_18: WBRAM_12_1_4_load [2/4] 2.61ns
_ifconv320:48  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr, align 4

ST_18: WBRAM_12_2_4_load [2/4] 2.61ns
_ifconv320:50  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr, align 4

ST_18: WBRAM_12_0_5_addr [1/1] 0.00ns
_ifconv320:52  %WBRAM_12_0_5_addr = getelementptr [1024 x float]* @WBRAM_12_0_5, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_0_5_load [4/4] 2.61ns
_ifconv320:53  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr, align 4

ST_18: WBRAM_12_1_5_addr [1/1] 0.00ns
_ifconv320:54  %WBRAM_12_1_5_addr = getelementptr [1024 x float]* @WBRAM_12_1_5, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_1_5_load [4/4] 2.61ns
_ifconv320:55  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr, align 4

ST_18: WBRAM_12_2_5_addr [1/1] 0.00ns
_ifconv320:56  %WBRAM_12_2_5_addr = getelementptr [1024 x float]* @WBRAM_12_2_5, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_2_5_load [4/4] 2.61ns
_ifconv320:57  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr, align 4

ST_18: WBRAM_12_0_6_addr [1/1] 0.00ns
_ifconv320:60  %WBRAM_12_0_6_addr = getelementptr [1024 x float]* @WBRAM_12_0_6, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_0_6_load [4/4] 2.61ns
_ifconv320:61  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr, align 4

ST_18: WBRAM_12_1_6_addr [1/1] 0.00ns
_ifconv320:62  %WBRAM_12_1_6_addr = getelementptr [1024 x float]* @WBRAM_12_1_6, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_1_6_load [4/4] 2.61ns
_ifconv320:63  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr, align 4

ST_18: WBRAM_12_2_6_addr [1/1] 0.00ns
_ifconv320:64  %WBRAM_12_2_6_addr = getelementptr [1024 x float]* @WBRAM_12_2_6, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_2_6_load [4/4] 2.61ns
_ifconv320:65  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr, align 4

ST_18: WBRAM_12_0_7_load [2/4] 2.61ns
_ifconv320:69  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr, align 4

ST_18: WBRAM_12_1_7_load [2/4] 2.61ns
_ifconv320:71  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr, align 4

ST_18: WBRAM_12_2_7_load [2/4] 2.61ns
_ifconv320:73  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr, align 4

ST_18: WBRAM_12_0_8_addr [1/1] 0.00ns
_ifconv320:76  %WBRAM_12_0_8_addr = getelementptr [1024 x float]* @WBRAM_12_0_8, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_0_8_load [4/4] 2.61ns
_ifconv320:77  %WBRAM_12_0_8_load = load float* %WBRAM_12_0_8_addr, align 4

ST_18: WBRAM_12_1_8_addr [1/1] 0.00ns
_ifconv320:78  %WBRAM_12_1_8_addr = getelementptr [1024 x float]* @WBRAM_12_1_8, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_1_8_load [4/4] 2.61ns
_ifconv320:79  %WBRAM_12_1_8_load = load float* %WBRAM_12_1_8_addr, align 4

ST_18: WBRAM_12_2_8_addr [1/1] 0.00ns
_ifconv320:80  %WBRAM_12_2_8_addr = getelementptr [1024 x float]* @WBRAM_12_2_8, i64 0, i64 %tmp_157_11_i

ST_18: WBRAM_12_2_8_load [4/4] 2.61ns
_ifconv320:81  %WBRAM_12_2_8_load = load float* %WBRAM_12_2_8_addr, align 4

ST_18: tmp_166_12_2_i [2/4] 5.70ns
_ifconv320:108  %tmp_166_12_2_i = fmul float %p_98_i, %p_read_7

ST_18: accumulator_12_1_i [2/5] 7.26ns
_ifconv320:116  %accumulator_12_1_i = fadd float %accumulator_12_i, %tmp_166_12_1_i

ST_18: WBRAM_13_0_3_load [3/4] 2.61ns
_ifconv347:38  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr, align 4

ST_18: WBRAM_13_1_3_load [3/4] 2.61ns
_ifconv347:40  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr, align 4

ST_18: WBRAM_13_2_3_load [3/4] 2.61ns
_ifconv347:42  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr, align 4

ST_18: WBRAM_13_0_4_load [2/4] 2.61ns
_ifconv347:46  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr, align 4

ST_18: WBRAM_13_1_4_load [2/4] 2.61ns
_ifconv347:48  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr, align 4

ST_18: WBRAM_13_2_4_load [2/4] 2.61ns
_ifconv347:50  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr, align 4

ST_18: WBRAM_13_0_5_addr [1/1] 0.00ns
_ifconv347:52  %WBRAM_13_0_5_addr = getelementptr [1024 x float]* @WBRAM_13_0_5, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_0_5_load [4/4] 2.61ns
_ifconv347:53  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr, align 4

ST_18: WBRAM_13_1_5_addr [1/1] 0.00ns
_ifconv347:54  %WBRAM_13_1_5_addr = getelementptr [1024 x float]* @WBRAM_13_1_5, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_1_5_load [4/4] 2.61ns
_ifconv347:55  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr, align 4

ST_18: WBRAM_13_2_5_addr [1/1] 0.00ns
_ifconv347:56  %WBRAM_13_2_5_addr = getelementptr [1024 x float]* @WBRAM_13_2_5, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_2_5_load [4/4] 2.61ns
_ifconv347:57  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr, align 4

ST_18: WBRAM_13_0_6_addr [1/1] 0.00ns
_ifconv347:60  %WBRAM_13_0_6_addr = getelementptr [1024 x float]* @WBRAM_13_0_6, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_0_6_load [4/4] 2.61ns
_ifconv347:61  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr, align 4

ST_18: WBRAM_13_1_6_addr [1/1] 0.00ns
_ifconv347:62  %WBRAM_13_1_6_addr = getelementptr [1024 x float]* @WBRAM_13_1_6, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_1_6_load [4/4] 2.61ns
_ifconv347:63  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr, align 4

ST_18: WBRAM_13_2_6_addr [1/1] 0.00ns
_ifconv347:64  %WBRAM_13_2_6_addr = getelementptr [1024 x float]* @WBRAM_13_2_6, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_2_6_load [4/4] 2.61ns
_ifconv347:65  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr, align 4

ST_18: WBRAM_13_0_7_load [2/4] 2.61ns
_ifconv347:69  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr, align 4

ST_18: WBRAM_13_1_7_load [2/4] 2.61ns
_ifconv347:71  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr, align 4

ST_18: WBRAM_13_2_7_load [2/4] 2.61ns
_ifconv347:73  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr, align 4

ST_18: WBRAM_13_0_8_addr [1/1] 0.00ns
_ifconv347:76  %WBRAM_13_0_8_addr = getelementptr [1024 x float]* @WBRAM_13_0_8, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_0_8_load [4/4] 2.61ns
_ifconv347:77  %WBRAM_13_0_8_load = load float* %WBRAM_13_0_8_addr, align 4

ST_18: WBRAM_13_1_8_addr [1/1] 0.00ns
_ifconv347:78  %WBRAM_13_1_8_addr = getelementptr [1024 x float]* @WBRAM_13_1_8, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_1_8_load [4/4] 2.61ns
_ifconv347:79  %WBRAM_13_1_8_load = load float* %WBRAM_13_1_8_addr, align 4

ST_18: WBRAM_13_2_8_addr [1/1] 0.00ns
_ifconv347:80  %WBRAM_13_2_8_addr = getelementptr [1024 x float]* @WBRAM_13_2_8, i64 0, i64 %tmp_157_12_i

ST_18: WBRAM_13_2_8_load [4/4] 2.61ns
_ifconv347:81  %WBRAM_13_2_8_load = load float* %WBRAM_13_2_8_addr, align 4

ST_18: tmp_166_13_2_i [2/4] 5.70ns
_ifconv347:108  %tmp_166_13_2_i = fmul float %p_106_i, %p_read_7

ST_18: accumulator_13_1_i [2/5] 7.26ns
_ifconv347:116  %accumulator_13_1_i = fadd float %accumulator_13_i, %tmp_166_13_1_i

ST_18: WBRAM_14_0_3_load [3/4] 2.61ns
_ifconv374:38  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr, align 4

ST_18: WBRAM_14_1_3_load [3/4] 2.61ns
_ifconv374:40  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr, align 4

ST_18: WBRAM_14_2_3_load [3/4] 2.61ns
_ifconv374:42  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr, align 4

ST_18: WBRAM_14_0_4_load [2/4] 2.61ns
_ifconv374:46  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr, align 4

ST_18: WBRAM_14_1_4_load [2/4] 2.61ns
_ifconv374:48  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr, align 4

ST_18: WBRAM_14_2_4_load [2/4] 2.61ns
_ifconv374:50  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr, align 4

ST_18: WBRAM_14_0_5_addr [1/1] 0.00ns
_ifconv374:52  %WBRAM_14_0_5_addr = getelementptr [1024 x float]* @WBRAM_14_0_5, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_0_5_load [4/4] 2.61ns
_ifconv374:53  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr, align 4

ST_18: WBRAM_14_1_5_addr [1/1] 0.00ns
_ifconv374:54  %WBRAM_14_1_5_addr = getelementptr [1024 x float]* @WBRAM_14_1_5, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_1_5_load [4/4] 2.61ns
_ifconv374:55  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr, align 4

ST_18: WBRAM_14_2_5_addr [1/1] 0.00ns
_ifconv374:56  %WBRAM_14_2_5_addr = getelementptr [1024 x float]* @WBRAM_14_2_5, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_2_5_load [4/4] 2.61ns
_ifconv374:57  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr, align 4

ST_18: WBRAM_14_0_6_addr [1/1] 0.00ns
_ifconv374:60  %WBRAM_14_0_6_addr = getelementptr [1024 x float]* @WBRAM_14_0_6, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_0_6_load [4/4] 2.61ns
_ifconv374:61  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr, align 4

ST_18: WBRAM_14_1_6_addr [1/1] 0.00ns
_ifconv374:62  %WBRAM_14_1_6_addr = getelementptr [1024 x float]* @WBRAM_14_1_6, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_1_6_load [4/4] 2.61ns
_ifconv374:63  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr, align 4

ST_18: WBRAM_14_2_6_addr [1/1] 0.00ns
_ifconv374:64  %WBRAM_14_2_6_addr = getelementptr [1024 x float]* @WBRAM_14_2_6, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_2_6_load [4/4] 2.61ns
_ifconv374:65  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr, align 4

ST_18: WBRAM_14_0_7_load [2/4] 2.61ns
_ifconv374:69  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr, align 4

ST_18: WBRAM_14_1_7_load [2/4] 2.61ns
_ifconv374:71  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr, align 4

ST_18: WBRAM_14_2_7_load [2/4] 2.61ns
_ifconv374:73  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr, align 4

ST_18: WBRAM_14_0_8_addr [1/1] 0.00ns
_ifconv374:76  %WBRAM_14_0_8_addr = getelementptr [1024 x float]* @WBRAM_14_0_8, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_0_8_load [4/4] 2.61ns
_ifconv374:77  %WBRAM_14_0_8_load = load float* %WBRAM_14_0_8_addr, align 4

ST_18: WBRAM_14_1_8_addr [1/1] 0.00ns
_ifconv374:78  %WBRAM_14_1_8_addr = getelementptr [1024 x float]* @WBRAM_14_1_8, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_1_8_load [4/4] 2.61ns
_ifconv374:79  %WBRAM_14_1_8_load = load float* %WBRAM_14_1_8_addr, align 4

ST_18: WBRAM_14_2_8_addr [1/1] 0.00ns
_ifconv374:80  %WBRAM_14_2_8_addr = getelementptr [1024 x float]* @WBRAM_14_2_8, i64 0, i64 %tmp_157_13_i

ST_18: WBRAM_14_2_8_load [4/4] 2.61ns
_ifconv374:81  %WBRAM_14_2_8_load = load float* %WBRAM_14_2_8_addr, align 4

ST_18: tmp_166_14_2_i [2/4] 5.70ns
_ifconv374:108  %tmp_166_14_2_i = fmul float %p_114_i, %p_read_7

ST_18: accumulator_14_1_i [2/5] 7.26ns
_ifconv374:116  %accumulator_14_1_i = fadd float %accumulator_14_i, %tmp_166_14_1_i

ST_18: WBRAM_15_0_3_load [3/4] 2.61ns
_ifconv401:38  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr, align 4

ST_18: WBRAM_15_1_3_load [3/4] 2.61ns
_ifconv401:40  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr, align 4

ST_18: WBRAM_15_2_3_load [3/4] 2.61ns
_ifconv401:42  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr, align 4

ST_18: WBRAM_15_0_4_load [2/4] 2.61ns
_ifconv401:46  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr, align 4

ST_18: WBRAM_15_1_4_load [2/4] 2.61ns
_ifconv401:48  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr, align 4

ST_18: WBRAM_15_2_4_load [2/4] 2.61ns
_ifconv401:50  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr, align 4

ST_18: WBRAM_15_0_5_addr [1/1] 0.00ns
_ifconv401:52  %WBRAM_15_0_5_addr = getelementptr [1024 x float]* @WBRAM_15_0_5, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_0_5_load [4/4] 2.61ns
_ifconv401:53  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr, align 4

ST_18: WBRAM_15_1_5_addr [1/1] 0.00ns
_ifconv401:54  %WBRAM_15_1_5_addr = getelementptr [1024 x float]* @WBRAM_15_1_5, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_1_5_load [4/4] 2.61ns
_ifconv401:55  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr, align 4

ST_18: WBRAM_15_2_5_addr [1/1] 0.00ns
_ifconv401:56  %WBRAM_15_2_5_addr = getelementptr [1024 x float]* @WBRAM_15_2_5, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_2_5_load [4/4] 2.61ns
_ifconv401:57  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr, align 4

ST_18: WBRAM_15_0_6_addr [1/1] 0.00ns
_ifconv401:60  %WBRAM_15_0_6_addr = getelementptr [1024 x float]* @WBRAM_15_0_6, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_0_6_load [4/4] 2.61ns
_ifconv401:61  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr, align 4

ST_18: WBRAM_15_1_6_addr [1/1] 0.00ns
_ifconv401:62  %WBRAM_15_1_6_addr = getelementptr [1024 x float]* @WBRAM_15_1_6, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_1_6_load [4/4] 2.61ns
_ifconv401:63  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr, align 4

ST_18: WBRAM_15_2_6_addr [1/1] 0.00ns
_ifconv401:64  %WBRAM_15_2_6_addr = getelementptr [1024 x float]* @WBRAM_15_2_6, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_2_6_load [4/4] 2.61ns
_ifconv401:65  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr, align 4

ST_18: WBRAM_15_0_7_load [2/4] 2.61ns
_ifconv401:69  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr, align 4

ST_18: WBRAM_15_1_7_load [2/4] 2.61ns
_ifconv401:71  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr, align 4

ST_18: WBRAM_15_2_7_load [2/4] 2.61ns
_ifconv401:73  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr, align 4

ST_18: WBRAM_15_0_8_addr [1/1] 0.00ns
_ifconv401:76  %WBRAM_15_0_8_addr = getelementptr [1024 x float]* @WBRAM_15_0_8, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_0_8_load [4/4] 2.61ns
_ifconv401:77  %WBRAM_15_0_8_load = load float* %WBRAM_15_0_8_addr, align 4

ST_18: WBRAM_15_1_8_addr [1/1] 0.00ns
_ifconv401:78  %WBRAM_15_1_8_addr = getelementptr [1024 x float]* @WBRAM_15_1_8, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_1_8_load [4/4] 2.61ns
_ifconv401:79  %WBRAM_15_1_8_load = load float* %WBRAM_15_1_8_addr, align 4

ST_18: WBRAM_15_2_8_addr [1/1] 0.00ns
_ifconv401:80  %WBRAM_15_2_8_addr = getelementptr [1024 x float]* @WBRAM_15_2_8, i64 0, i64 %tmp_157_14_i

ST_18: WBRAM_15_2_8_load [4/4] 2.61ns
_ifconv401:81  %WBRAM_15_2_8_load = load float* %WBRAM_15_2_8_addr, align 4

ST_18: tmp_166_15_2_i [2/4] 5.70ns
_ifconv401:108  %tmp_166_15_2_i = fmul float %p_122_i, %p_read_7

ST_18: accumulator_15_1_i [2/5] 7.26ns
_ifconv401:116  %accumulator_15_1_i = fadd float %accumulator_15_i, %tmp_166_15_1_i


 <State 19>: 8.29ns
ST_19: WBRAM_0_0_3_load [2/4] 2.61ns
_ifconv:44  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr, align 4

ST_19: WBRAM_0_1_3_load [2/4] 2.61ns
_ifconv:46  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr, align 4

ST_19: WBRAM_0_2_3_load [2/4] 2.61ns
_ifconv:48  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr, align 4

ST_19: WBRAM_0_0_4_load [1/4] 2.61ns
_ifconv:52  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr, align 4

ST_19: WBRAM_0_1_4_load [1/4] 2.61ns
_ifconv:54  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr, align 4

ST_19: WBRAM_0_2_4_load [1/4] 2.61ns
_ifconv:56  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr, align 4

ST_19: weights_temp_4 [1/1] 1.57ns
_ifconv:57  %weights_temp_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_4_load, float %WBRAM_0_1_4_load, float %WBRAM_0_2_4_load, i2 %tmp_5)

ST_19: WBRAM_0_0_5_load [3/4] 2.61ns
_ifconv:59  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr, align 4

ST_19: WBRAM_0_1_5_load [3/4] 2.61ns
_ifconv:61  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr, align 4

ST_19: WBRAM_0_2_5_load [3/4] 2.61ns
_ifconv:63  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr, align 4

ST_19: WBRAM_0_0_6_load [3/4] 2.61ns
_ifconv:67  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr, align 4

ST_19: WBRAM_0_1_6_load [3/4] 2.61ns
_ifconv:69  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr, align 4

ST_19: WBRAM_0_2_6_load [3/4] 2.61ns
_ifconv:71  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr, align 4

ST_19: WBRAM_0_0_7_load [1/4] 2.61ns
_ifconv:75  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr, align 4

ST_19: WBRAM_0_1_7_load [1/4] 2.61ns
_ifconv:77  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr, align 4

ST_19: WBRAM_0_2_7_load [1/4] 2.61ns
_ifconv:79  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr, align 4

ST_19: weights_temp_7 [1/1] 1.57ns
_ifconv:80  %weights_temp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_7_load, float %WBRAM_0_1_7_load, float %WBRAM_0_2_7_load, i2 %tmp_5)

ST_19: WBRAM_0_0_8_load [3/4] 2.61ns
_ifconv:83  %WBRAM_0_0_8_load = load float* %WBRAM_0_0_8_addr, align 4

ST_19: WBRAM_0_1_8_load [3/4] 2.61ns
_ifconv:85  %WBRAM_0_1_8_load = load float* %WBRAM_0_1_8_addr, align 4

ST_19: WBRAM_0_2_8_load [3/4] 2.61ns
_ifconv:87  %WBRAM_0_2_8_load = load float* %WBRAM_0_2_8_addr, align 4

ST_19: sel_tmp1 [1/1] 1.37ns
_ifconv:90  %sel_tmp1 = select i1 %tmp_162_0_i, float %weights_temp_7, float %weights_temp_4

ST_19: sel_tmp2 [1/1] 1.62ns
_ifconv:91  %sel_tmp2 = icmp eq i3 %weightID_i, 1

ST_19: sel_tmp3 [1/1] 1.37ns
_ifconv:92  %sel_tmp3 = and i1 %tmp_162_0_i, %sel_tmp2

ST_19: sel_tmp4 [1/1] 1.37ns
_ifconv:93  %sel_tmp4 = select i1 %sel_tmp3, float %weights_temp_1, float %sel_tmp1

ST_19: sel_tmp5 [1/1] 1.62ns
_ifconv:94  %sel_tmp5 = icmp eq i3 %weightID_i, 2

ST_19: sel_tmp6 [1/1] 1.37ns
_ifconv:95  %sel_tmp6 = and i1 %tmp_162_0_i, %sel_tmp5

ST_19: sel_tmp7 [1/1] 1.37ns
_ifconv:96  %sel_tmp7 = select i1 %sel_tmp6, float %weights_temp_2, float %sel_tmp4

ST_19: tmp_166_0_2_i [1/4] 5.70ns
_ifconv:114  %tmp_166_0_2_i = fmul float %p_2_i, %p_read_7

ST_19: accumulator_0_1_i [1/5] 7.26ns
_ifconv:122  %accumulator_0_1_i = fadd float %accumulator_0_i, %tmp_166_0_1_i

ST_19: WBRAM_1_0_3_load [2/4] 2.61ns
_ifconv23:38  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr, align 4

ST_19: WBRAM_1_1_3_load [2/4] 2.61ns
_ifconv23:40  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr, align 4

ST_19: WBRAM_1_2_3_load [2/4] 2.61ns
_ifconv23:42  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr, align 4

ST_19: WBRAM_1_0_4_load [1/4] 2.61ns
_ifconv23:46  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr, align 4

ST_19: WBRAM_1_1_4_load [1/4] 2.61ns
_ifconv23:48  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr, align 4

ST_19: WBRAM_1_2_4_load [1/4] 2.61ns
_ifconv23:50  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr, align 4

ST_19: weights_temp_4_1 [1/1] 1.57ns
_ifconv23:51  %weights_temp_4_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_4_load, float %WBRAM_1_1_4_load, float %WBRAM_1_2_4_load, i2 %tmp_11)

ST_19: WBRAM_1_0_5_load [3/4] 2.61ns
_ifconv23:53  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr, align 4

ST_19: WBRAM_1_1_5_load [3/4] 2.61ns
_ifconv23:55  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr, align 4

ST_19: WBRAM_1_2_5_load [3/4] 2.61ns
_ifconv23:57  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr, align 4

ST_19: WBRAM_1_0_6_load [3/4] 2.61ns
_ifconv23:61  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr, align 4

ST_19: WBRAM_1_1_6_load [3/4] 2.61ns
_ifconv23:63  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr, align 4

ST_19: WBRAM_1_2_6_load [3/4] 2.61ns
_ifconv23:65  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr, align 4

ST_19: WBRAM_1_0_7_load [1/4] 2.61ns
_ifconv23:69  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr, align 4

ST_19: WBRAM_1_1_7_load [1/4] 2.61ns
_ifconv23:71  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr, align 4

ST_19: WBRAM_1_2_7_load [1/4] 2.61ns
_ifconv23:73  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr, align 4

ST_19: weights_temp_7_1 [1/1] 1.57ns
_ifconv23:74  %weights_temp_7_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_7_load, float %WBRAM_1_1_7_load, float %WBRAM_1_2_7_load, i2 %tmp_11)

ST_19: WBRAM_1_0_8_load [3/4] 2.61ns
_ifconv23:77  %WBRAM_1_0_8_load = load float* %WBRAM_1_0_8_addr, align 4

ST_19: WBRAM_1_1_8_load [3/4] 2.61ns
_ifconv23:79  %WBRAM_1_1_8_load = load float* %WBRAM_1_1_8_addr, align 4

ST_19: WBRAM_1_2_8_load [3/4] 2.61ns
_ifconv23:81  %WBRAM_1_2_8_load = load float* %WBRAM_1_2_8_addr, align 4

ST_19: sel_tmp21 [1/1] 1.37ns
_ifconv23:84  %sel_tmp21 = select i1 %tmp_162_0_i, float %weights_temp_7_1, float %weights_temp_4_1

ST_19: sel_tmp22 [1/1] 1.62ns
_ifconv23:85  %sel_tmp22 = icmp eq i3 %weightID_1_i, 1

ST_19: sel_tmp23 [1/1] 1.37ns
_ifconv23:86  %sel_tmp23 = and i1 %tmp_162_0_i, %sel_tmp22

ST_19: sel_tmp24 [1/1] 1.37ns
_ifconv23:87  %sel_tmp24 = select i1 %sel_tmp23, float %weights_temp_1_1, float %sel_tmp21

ST_19: sel_tmp25 [1/1] 1.62ns
_ifconv23:88  %sel_tmp25 = icmp eq i3 %weightID_1_i, 2

ST_19: sel_tmp26 [1/1] 1.37ns
_ifconv23:89  %sel_tmp26 = and i1 %tmp_162_0_i, %sel_tmp25

ST_19: sel_tmp27 [1/1] 1.37ns
_ifconv23:90  %sel_tmp27 = select i1 %sel_tmp26, float %weights_temp_2_1, float %sel_tmp24

ST_19: tmp_166_1_2_i [1/4] 5.70ns
_ifconv23:108  %tmp_166_1_2_i = fmul float %p_10_i, %p_read_7

ST_19: accumulator_1_1_i [1/5] 7.26ns
_ifconv23:116  %accumulator_1_1_i = fadd float %accumulator_1_i, %tmp_166_1_1_i

ST_19: WBRAM_2_0_3_load [2/4] 2.61ns
_ifconv50:38  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr, align 4

ST_19: WBRAM_2_1_3_load [2/4] 2.61ns
_ifconv50:40  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr, align 4

ST_19: WBRAM_2_2_3_load [2/4] 2.61ns
_ifconv50:42  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr, align 4

ST_19: WBRAM_2_0_4_load [1/4] 2.61ns
_ifconv50:46  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr, align 4

ST_19: WBRAM_2_1_4_load [1/4] 2.61ns
_ifconv50:48  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr, align 4

ST_19: WBRAM_2_2_4_load [1/4] 2.61ns
_ifconv50:50  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr, align 4

ST_19: weights_temp_4_2 [1/1] 1.57ns
_ifconv50:51  %weights_temp_4_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_4_load, float %WBRAM_2_1_4_load, float %WBRAM_2_2_4_load, i2 %tmp_18)

ST_19: WBRAM_2_0_5_load [3/4] 2.61ns
_ifconv50:53  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr, align 4

ST_19: WBRAM_2_1_5_load [3/4] 2.61ns
_ifconv50:55  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr, align 4

ST_19: WBRAM_2_2_5_load [3/4] 2.61ns
_ifconv50:57  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr, align 4

ST_19: WBRAM_2_0_6_load [3/4] 2.61ns
_ifconv50:61  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr, align 4

ST_19: WBRAM_2_1_6_load [3/4] 2.61ns
_ifconv50:63  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr, align 4

ST_19: WBRAM_2_2_6_load [3/4] 2.61ns
_ifconv50:65  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr, align 4

ST_19: WBRAM_2_0_7_load [1/4] 2.61ns
_ifconv50:69  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr, align 4

ST_19: WBRAM_2_1_7_load [1/4] 2.61ns
_ifconv50:71  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr, align 4

ST_19: WBRAM_2_2_7_load [1/4] 2.61ns
_ifconv50:73  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr, align 4

ST_19: weights_temp_7_2 [1/1] 1.57ns
_ifconv50:74  %weights_temp_7_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_7_load, float %WBRAM_2_1_7_load, float %WBRAM_2_2_7_load, i2 %tmp_18)

ST_19: WBRAM_2_0_8_load [3/4] 2.61ns
_ifconv50:77  %WBRAM_2_0_8_load = load float* %WBRAM_2_0_8_addr, align 4

ST_19: WBRAM_2_1_8_load [3/4] 2.61ns
_ifconv50:79  %WBRAM_2_1_8_load = load float* %WBRAM_2_1_8_addr, align 4

ST_19: WBRAM_2_2_8_load [3/4] 2.61ns
_ifconv50:81  %WBRAM_2_2_8_load = load float* %WBRAM_2_2_8_addr, align 4

ST_19: sel_tmp42 [1/1] 1.37ns
_ifconv50:84  %sel_tmp42 = select i1 %tmp_162_0_i, float %weights_temp_7_2, float %weights_temp_4_2

ST_19: sel_tmp43 [1/1] 1.62ns
_ifconv50:85  %sel_tmp43 = icmp eq i3 %weightID_2_i, 1

ST_19: sel_tmp44 [1/1] 1.37ns
_ifconv50:86  %sel_tmp44 = and i1 %tmp_162_0_i, %sel_tmp43

ST_19: sel_tmp45 [1/1] 1.37ns
_ifconv50:87  %sel_tmp45 = select i1 %sel_tmp44, float %weights_temp_1_2, float %sel_tmp42

ST_19: sel_tmp46 [1/1] 1.62ns
_ifconv50:88  %sel_tmp46 = icmp eq i3 %weightID_2_i, 2

ST_19: sel_tmp47 [1/1] 1.37ns
_ifconv50:89  %sel_tmp47 = and i1 %tmp_162_0_i, %sel_tmp46

ST_19: sel_tmp48 [1/1] 1.37ns
_ifconv50:90  %sel_tmp48 = select i1 %sel_tmp47, float %weights_temp_2_2, float %sel_tmp45

ST_19: tmp_166_2_2_i [1/4] 5.70ns
_ifconv50:108  %tmp_166_2_2_i = fmul float %p_18_i, %p_read_7

ST_19: accumulator_2_1_i [1/5] 7.26ns
_ifconv50:116  %accumulator_2_1_i = fadd float %accumulator_2_i, %tmp_166_2_1_i

ST_19: WBRAM_3_0_3_load [2/4] 2.61ns
_ifconv77:38  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr, align 4

ST_19: WBRAM_3_1_3_load [2/4] 2.61ns
_ifconv77:40  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr, align 4

ST_19: WBRAM_3_2_3_load [2/4] 2.61ns
_ifconv77:42  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr, align 4

ST_19: WBRAM_3_0_4_load [1/4] 2.61ns
_ifconv77:46  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr, align 4

ST_19: WBRAM_3_1_4_load [1/4] 2.61ns
_ifconv77:48  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr, align 4

ST_19: WBRAM_3_2_4_load [1/4] 2.61ns
_ifconv77:50  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr, align 4

ST_19: weights_temp_4_3 [1/1] 1.57ns
_ifconv77:51  %weights_temp_4_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_4_load, float %WBRAM_3_1_4_load, float %WBRAM_3_2_4_load, i2 %tmp_25)

ST_19: WBRAM_3_0_5_load [3/4] 2.61ns
_ifconv77:53  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr, align 4

ST_19: WBRAM_3_1_5_load [3/4] 2.61ns
_ifconv77:55  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr, align 4

ST_19: WBRAM_3_2_5_load [3/4] 2.61ns
_ifconv77:57  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr, align 4

ST_19: WBRAM_3_0_6_load [3/4] 2.61ns
_ifconv77:61  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr, align 4

ST_19: WBRAM_3_1_6_load [3/4] 2.61ns
_ifconv77:63  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr, align 4

ST_19: WBRAM_3_2_6_load [3/4] 2.61ns
_ifconv77:65  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr, align 4

ST_19: WBRAM_3_0_7_load [1/4] 2.61ns
_ifconv77:69  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr, align 4

ST_19: WBRAM_3_1_7_load [1/4] 2.61ns
_ifconv77:71  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr, align 4

ST_19: WBRAM_3_2_7_load [1/4] 2.61ns
_ifconv77:73  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr, align 4

ST_19: weights_temp_7_3 [1/1] 1.57ns
_ifconv77:74  %weights_temp_7_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_7_load, float %WBRAM_3_1_7_load, float %WBRAM_3_2_7_load, i2 %tmp_25)

ST_19: WBRAM_3_0_8_load [3/4] 2.61ns
_ifconv77:77  %WBRAM_3_0_8_load = load float* %WBRAM_3_0_8_addr, align 4

ST_19: WBRAM_3_1_8_load [3/4] 2.61ns
_ifconv77:79  %WBRAM_3_1_8_load = load float* %WBRAM_3_1_8_addr, align 4

ST_19: WBRAM_3_2_8_load [3/4] 2.61ns
_ifconv77:81  %WBRAM_3_2_8_load = load float* %WBRAM_3_2_8_addr, align 4

ST_19: sel_tmp63 [1/1] 1.37ns
_ifconv77:84  %sel_tmp63 = select i1 %tmp_162_0_i, float %weights_temp_7_3, float %weights_temp_4_3

ST_19: sel_tmp64 [1/1] 1.62ns
_ifconv77:85  %sel_tmp64 = icmp eq i3 %weightID_3_i, 1

ST_19: sel_tmp65 [1/1] 1.37ns
_ifconv77:86  %sel_tmp65 = and i1 %tmp_162_0_i, %sel_tmp64

ST_19: sel_tmp66 [1/1] 1.37ns
_ifconv77:87  %sel_tmp66 = select i1 %sel_tmp65, float %weights_temp_1_3, float %sel_tmp63

ST_19: sel_tmp67 [1/1] 1.62ns
_ifconv77:88  %sel_tmp67 = icmp eq i3 %weightID_3_i, 2

ST_19: sel_tmp68 [1/1] 1.37ns
_ifconv77:89  %sel_tmp68 = and i1 %tmp_162_0_i, %sel_tmp67

ST_19: sel_tmp69 [1/1] 1.37ns
_ifconv77:90  %sel_tmp69 = select i1 %sel_tmp68, float %weights_temp_2_3, float %sel_tmp66

ST_19: tmp_166_3_2_i [1/4] 5.70ns
_ifconv77:108  %tmp_166_3_2_i = fmul float %p_26_i, %p_read_7

ST_19: accumulator_3_1_i [1/5] 7.26ns
_ifconv77:116  %accumulator_3_1_i = fadd float %accumulator_3_i, %tmp_166_3_1_i

ST_19: WBRAM_4_0_3_load [2/4] 2.61ns
_ifconv104:38  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr, align 4

ST_19: WBRAM_4_1_3_load [2/4] 2.61ns
_ifconv104:40  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr, align 4

ST_19: WBRAM_4_2_3_load [2/4] 2.61ns
_ifconv104:42  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr, align 4

ST_19: WBRAM_4_0_4_load [1/4] 2.61ns
_ifconv104:46  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr, align 4

ST_19: WBRAM_4_1_4_load [1/4] 2.61ns
_ifconv104:48  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr, align 4

ST_19: WBRAM_4_2_4_load [1/4] 2.61ns
_ifconv104:50  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr, align 4

ST_19: weights_temp_4_4 [1/1] 1.57ns
_ifconv104:51  %weights_temp_4_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_4_load, float %WBRAM_4_1_4_load, float %WBRAM_4_2_4_load, i2 %tmp_32)

ST_19: WBRAM_4_0_5_load [3/4] 2.61ns
_ifconv104:53  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr, align 4

ST_19: WBRAM_4_1_5_load [3/4] 2.61ns
_ifconv104:55  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr, align 4

ST_19: WBRAM_4_2_5_load [3/4] 2.61ns
_ifconv104:57  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr, align 4

ST_19: WBRAM_4_0_6_load [3/4] 2.61ns
_ifconv104:61  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr, align 4

ST_19: WBRAM_4_1_6_load [3/4] 2.61ns
_ifconv104:63  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr, align 4

ST_19: WBRAM_4_2_6_load [3/4] 2.61ns
_ifconv104:65  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr, align 4

ST_19: WBRAM_4_0_7_load [1/4] 2.61ns
_ifconv104:69  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr, align 4

ST_19: WBRAM_4_1_7_load [1/4] 2.61ns
_ifconv104:71  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr, align 4

ST_19: WBRAM_4_2_7_load [1/4] 2.61ns
_ifconv104:73  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr, align 4

ST_19: weights_temp_7_4 [1/1] 1.57ns
_ifconv104:74  %weights_temp_7_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_7_load, float %WBRAM_4_1_7_load, float %WBRAM_4_2_7_load, i2 %tmp_32)

ST_19: WBRAM_4_0_8_load [3/4] 2.61ns
_ifconv104:77  %WBRAM_4_0_8_load = load float* %WBRAM_4_0_8_addr, align 4

ST_19: WBRAM_4_1_8_load [3/4] 2.61ns
_ifconv104:79  %WBRAM_4_1_8_load = load float* %WBRAM_4_1_8_addr, align 4

ST_19: WBRAM_4_2_8_load [3/4] 2.61ns
_ifconv104:81  %WBRAM_4_2_8_load = load float* %WBRAM_4_2_8_addr, align 4

ST_19: sel_tmp84 [1/1] 1.37ns
_ifconv104:84  %sel_tmp84 = select i1 %tmp_162_0_i, float %weights_temp_7_4, float %weights_temp_4_4

ST_19: sel_tmp85 [1/1] 1.62ns
_ifconv104:85  %sel_tmp85 = icmp eq i3 %weightID_4_i, 1

ST_19: sel_tmp86 [1/1] 1.37ns
_ifconv104:86  %sel_tmp86 = and i1 %tmp_162_0_i, %sel_tmp85

ST_19: sel_tmp87 [1/1] 1.37ns
_ifconv104:87  %sel_tmp87 = select i1 %sel_tmp86, float %weights_temp_1_4, float %sel_tmp84

ST_19: sel_tmp88 [1/1] 1.62ns
_ifconv104:88  %sel_tmp88 = icmp eq i3 %weightID_4_i, 2

ST_19: sel_tmp89 [1/1] 1.37ns
_ifconv104:89  %sel_tmp89 = and i1 %tmp_162_0_i, %sel_tmp88

ST_19: sel_tmp90 [1/1] 1.37ns
_ifconv104:90  %sel_tmp90 = select i1 %sel_tmp89, float %weights_temp_2_4, float %sel_tmp87

ST_19: tmp_166_4_2_i [1/4] 5.70ns
_ifconv104:108  %tmp_166_4_2_i = fmul float %p_34_i, %p_read_7

ST_19: accumulator_4_1_i [1/5] 7.26ns
_ifconv104:116  %accumulator_4_1_i = fadd float %accumulator_4_i, %tmp_166_4_1_i

ST_19: WBRAM_5_0_3_load [2/4] 2.61ns
_ifconv131:38  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr, align 4

ST_19: WBRAM_5_1_3_load [2/4] 2.61ns
_ifconv131:40  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr, align 4

ST_19: WBRAM_5_2_3_load [2/4] 2.61ns
_ifconv131:42  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr, align 4

ST_19: WBRAM_5_0_4_load [1/4] 2.61ns
_ifconv131:46  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr, align 4

ST_19: WBRAM_5_1_4_load [1/4] 2.61ns
_ifconv131:48  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr, align 4

ST_19: WBRAM_5_2_4_load [1/4] 2.61ns
_ifconv131:50  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr, align 4

ST_19: weights_temp_4_5 [1/1] 1.57ns
_ifconv131:51  %weights_temp_4_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_4_load, float %WBRAM_5_1_4_load, float %WBRAM_5_2_4_load, i2 %tmp_39)

ST_19: WBRAM_5_0_5_load [3/4] 2.61ns
_ifconv131:53  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr, align 4

ST_19: WBRAM_5_1_5_load [3/4] 2.61ns
_ifconv131:55  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr, align 4

ST_19: WBRAM_5_2_5_load [3/4] 2.61ns
_ifconv131:57  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr, align 4

ST_19: WBRAM_5_0_6_load [3/4] 2.61ns
_ifconv131:61  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr, align 4

ST_19: WBRAM_5_1_6_load [3/4] 2.61ns
_ifconv131:63  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr, align 4

ST_19: WBRAM_5_2_6_load [3/4] 2.61ns
_ifconv131:65  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr, align 4

ST_19: WBRAM_5_0_7_load [1/4] 2.61ns
_ifconv131:69  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr, align 4

ST_19: WBRAM_5_1_7_load [1/4] 2.61ns
_ifconv131:71  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr, align 4

ST_19: WBRAM_5_2_7_load [1/4] 2.61ns
_ifconv131:73  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr, align 4

ST_19: weights_temp_7_5 [1/1] 1.57ns
_ifconv131:74  %weights_temp_7_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_7_load, float %WBRAM_5_1_7_load, float %WBRAM_5_2_7_load, i2 %tmp_39)

ST_19: WBRAM_5_0_8_load [3/4] 2.61ns
_ifconv131:77  %WBRAM_5_0_8_load = load float* %WBRAM_5_0_8_addr, align 4

ST_19: WBRAM_5_1_8_load [3/4] 2.61ns
_ifconv131:79  %WBRAM_5_1_8_load = load float* %WBRAM_5_1_8_addr, align 4

ST_19: WBRAM_5_2_8_load [3/4] 2.61ns
_ifconv131:81  %WBRAM_5_2_8_load = load float* %WBRAM_5_2_8_addr, align 4

ST_19: sel_tmp105 [1/1] 1.37ns
_ifconv131:84  %sel_tmp105 = select i1 %tmp_162_0_i, float %weights_temp_7_5, float %weights_temp_4_5

ST_19: sel_tmp106 [1/1] 1.62ns
_ifconv131:85  %sel_tmp106 = icmp eq i3 %weightID_5_i, 1

ST_19: sel_tmp107 [1/1] 1.37ns
_ifconv131:86  %sel_tmp107 = and i1 %tmp_162_0_i, %sel_tmp106

ST_19: sel_tmp108 [1/1] 1.37ns
_ifconv131:87  %sel_tmp108 = select i1 %sel_tmp107, float %weights_temp_1_5, float %sel_tmp105

ST_19: sel_tmp109 [1/1] 1.62ns
_ifconv131:88  %sel_tmp109 = icmp eq i3 %weightID_5_i, 2

ST_19: sel_tmp110 [1/1] 1.37ns
_ifconv131:89  %sel_tmp110 = and i1 %tmp_162_0_i, %sel_tmp109

ST_19: sel_tmp111 [1/1] 1.37ns
_ifconv131:90  %sel_tmp111 = select i1 %sel_tmp110, float %weights_temp_2_5, float %sel_tmp108

ST_19: tmp_166_5_2_i [1/4] 5.70ns
_ifconv131:108  %tmp_166_5_2_i = fmul float %p_42_i, %p_read_7

ST_19: accumulator_5_1_i [1/5] 7.26ns
_ifconv131:116  %accumulator_5_1_i = fadd float %accumulator_5_i, %tmp_166_5_1_i

ST_19: WBRAM_6_0_3_load [2/4] 2.61ns
_ifconv158:38  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr, align 4

ST_19: WBRAM_6_1_3_load [2/4] 2.61ns
_ifconv158:40  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr, align 4

ST_19: WBRAM_6_2_3_load [2/4] 2.61ns
_ifconv158:42  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr, align 4

ST_19: WBRAM_6_0_4_load [1/4] 2.61ns
_ifconv158:46  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr, align 4

ST_19: WBRAM_6_1_4_load [1/4] 2.61ns
_ifconv158:48  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr, align 4

ST_19: WBRAM_6_2_4_load [1/4] 2.61ns
_ifconv158:50  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr, align 4

ST_19: weights_temp_4_6 [1/1] 1.57ns
_ifconv158:51  %weights_temp_4_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_4_load, float %WBRAM_6_1_4_load, float %WBRAM_6_2_4_load, i2 %tmp_46)

ST_19: WBRAM_6_0_5_load [3/4] 2.61ns
_ifconv158:53  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr, align 4

ST_19: WBRAM_6_1_5_load [3/4] 2.61ns
_ifconv158:55  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr, align 4

ST_19: WBRAM_6_2_5_load [3/4] 2.61ns
_ifconv158:57  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr, align 4

ST_19: WBRAM_6_0_6_load [3/4] 2.61ns
_ifconv158:61  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr, align 4

ST_19: WBRAM_6_1_6_load [3/4] 2.61ns
_ifconv158:63  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr, align 4

ST_19: WBRAM_6_2_6_load [3/4] 2.61ns
_ifconv158:65  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr, align 4

ST_19: WBRAM_6_0_7_load [1/4] 2.61ns
_ifconv158:69  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr, align 4

ST_19: WBRAM_6_1_7_load [1/4] 2.61ns
_ifconv158:71  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr, align 4

ST_19: WBRAM_6_2_7_load [1/4] 2.61ns
_ifconv158:73  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr, align 4

ST_19: weights_temp_7_6 [1/1] 1.57ns
_ifconv158:74  %weights_temp_7_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_7_load, float %WBRAM_6_1_7_load, float %WBRAM_6_2_7_load, i2 %tmp_46)

ST_19: WBRAM_6_0_8_load [3/4] 2.61ns
_ifconv158:77  %WBRAM_6_0_8_load = load float* %WBRAM_6_0_8_addr, align 4

ST_19: WBRAM_6_1_8_load [3/4] 2.61ns
_ifconv158:79  %WBRAM_6_1_8_load = load float* %WBRAM_6_1_8_addr, align 4

ST_19: WBRAM_6_2_8_load [3/4] 2.61ns
_ifconv158:81  %WBRAM_6_2_8_load = load float* %WBRAM_6_2_8_addr, align 4

ST_19: sel_tmp126 [1/1] 1.37ns
_ifconv158:84  %sel_tmp126 = select i1 %tmp_162_0_i, float %weights_temp_7_6, float %weights_temp_4_6

ST_19: sel_tmp127 [1/1] 1.62ns
_ifconv158:85  %sel_tmp127 = icmp eq i3 %weightID_6_i, 1

ST_19: sel_tmp128 [1/1] 1.37ns
_ifconv158:86  %sel_tmp128 = and i1 %tmp_162_0_i, %sel_tmp127

ST_19: sel_tmp129 [1/1] 1.37ns
_ifconv158:87  %sel_tmp129 = select i1 %sel_tmp128, float %weights_temp_1_6, float %sel_tmp126

ST_19: sel_tmp130 [1/1] 1.62ns
_ifconv158:88  %sel_tmp130 = icmp eq i3 %weightID_6_i, 2

ST_19: sel_tmp131 [1/1] 1.37ns
_ifconv158:89  %sel_tmp131 = and i1 %tmp_162_0_i, %sel_tmp130

ST_19: sel_tmp132 [1/1] 1.37ns
_ifconv158:90  %sel_tmp132 = select i1 %sel_tmp131, float %weights_temp_2_6, float %sel_tmp129

ST_19: tmp_166_6_2_i [1/4] 5.70ns
_ifconv158:108  %tmp_166_6_2_i = fmul float %p_50_i, %p_read_7

ST_19: accumulator_6_1_i [1/5] 7.26ns
_ifconv158:116  %accumulator_6_1_i = fadd float %accumulator_6_i, %tmp_166_6_1_i

ST_19: WBRAM_7_0_3_load [2/4] 2.61ns
_ifconv185:38  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr, align 4

ST_19: WBRAM_7_1_3_load [2/4] 2.61ns
_ifconv185:40  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr, align 4

ST_19: WBRAM_7_2_3_load [2/4] 2.61ns
_ifconv185:42  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr, align 4

ST_19: WBRAM_7_0_4_load [1/4] 2.61ns
_ifconv185:46  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr, align 4

ST_19: WBRAM_7_1_4_load [1/4] 2.61ns
_ifconv185:48  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr, align 4

ST_19: WBRAM_7_2_4_load [1/4] 2.61ns
_ifconv185:50  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr, align 4

ST_19: weights_temp_4_7 [1/1] 1.57ns
_ifconv185:51  %weights_temp_4_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_4_load, float %WBRAM_7_1_4_load, float %WBRAM_7_2_4_load, i2 %tmp_53)

ST_19: WBRAM_7_0_5_load [3/4] 2.61ns
_ifconv185:53  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr, align 4

ST_19: WBRAM_7_1_5_load [3/4] 2.61ns
_ifconv185:55  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr, align 4

ST_19: WBRAM_7_2_5_load [3/4] 2.61ns
_ifconv185:57  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr, align 4

ST_19: WBRAM_7_0_6_load [3/4] 2.61ns
_ifconv185:61  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr, align 4

ST_19: WBRAM_7_1_6_load [3/4] 2.61ns
_ifconv185:63  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr, align 4

ST_19: WBRAM_7_2_6_load [3/4] 2.61ns
_ifconv185:65  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr, align 4

ST_19: WBRAM_7_0_7_load [1/4] 2.61ns
_ifconv185:69  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr, align 4

ST_19: WBRAM_7_1_7_load [1/4] 2.61ns
_ifconv185:71  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr, align 4

ST_19: WBRAM_7_2_7_load [1/4] 2.61ns
_ifconv185:73  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr, align 4

ST_19: weights_temp_7_7 [1/1] 1.57ns
_ifconv185:74  %weights_temp_7_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_7_load, float %WBRAM_7_1_7_load, float %WBRAM_7_2_7_load, i2 %tmp_53)

ST_19: WBRAM_7_0_8_load [3/4] 2.61ns
_ifconv185:77  %WBRAM_7_0_8_load = load float* %WBRAM_7_0_8_addr, align 4

ST_19: WBRAM_7_1_8_load [3/4] 2.61ns
_ifconv185:79  %WBRAM_7_1_8_load = load float* %WBRAM_7_1_8_addr, align 4

ST_19: WBRAM_7_2_8_load [3/4] 2.61ns
_ifconv185:81  %WBRAM_7_2_8_load = load float* %WBRAM_7_2_8_addr, align 4

ST_19: sel_tmp147 [1/1] 1.37ns
_ifconv185:84  %sel_tmp147 = select i1 %tmp_162_0_i, float %weights_temp_7_7, float %weights_temp_4_7

ST_19: sel_tmp148 [1/1] 1.62ns
_ifconv185:85  %sel_tmp148 = icmp eq i3 %weightID_7_i, 1

ST_19: sel_tmp149 [1/1] 1.37ns
_ifconv185:86  %sel_tmp149 = and i1 %tmp_162_0_i, %sel_tmp148

ST_19: sel_tmp150 [1/1] 1.37ns
_ifconv185:87  %sel_tmp150 = select i1 %sel_tmp149, float %weights_temp_1_7, float %sel_tmp147

ST_19: sel_tmp151 [1/1] 1.62ns
_ifconv185:88  %sel_tmp151 = icmp eq i3 %weightID_7_i, 2

ST_19: sel_tmp152 [1/1] 1.37ns
_ifconv185:89  %sel_tmp152 = and i1 %tmp_162_0_i, %sel_tmp151

ST_19: sel_tmp153 [1/1] 1.37ns
_ifconv185:90  %sel_tmp153 = select i1 %sel_tmp152, float %weights_temp_2_7, float %sel_tmp150

ST_19: tmp_166_7_2_i [1/4] 5.70ns
_ifconv185:108  %tmp_166_7_2_i = fmul float %p_58_i, %p_read_7

ST_19: accumulator_7_1_i [1/5] 7.26ns
_ifconv185:116  %accumulator_7_1_i = fadd float %accumulator_7_i, %tmp_166_7_1_i

ST_19: WBRAM_8_0_3_load [2/4] 2.61ns
_ifconv212:38  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr, align 4

ST_19: WBRAM_8_1_3_load [2/4] 2.61ns
_ifconv212:40  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr, align 4

ST_19: WBRAM_8_2_3_load [2/4] 2.61ns
_ifconv212:42  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr, align 4

ST_19: WBRAM_8_0_4_load [1/4] 2.61ns
_ifconv212:46  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr, align 4

ST_19: WBRAM_8_1_4_load [1/4] 2.61ns
_ifconv212:48  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr, align 4

ST_19: WBRAM_8_2_4_load [1/4] 2.61ns
_ifconv212:50  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr, align 4

ST_19: weights_temp_4_8 [1/1] 1.57ns
_ifconv212:51  %weights_temp_4_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_4_load, float %WBRAM_8_1_4_load, float %WBRAM_8_2_4_load, i2 %tmp_60)

ST_19: WBRAM_8_0_5_load [3/4] 2.61ns
_ifconv212:53  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr, align 4

ST_19: WBRAM_8_1_5_load [3/4] 2.61ns
_ifconv212:55  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr, align 4

ST_19: WBRAM_8_2_5_load [3/4] 2.61ns
_ifconv212:57  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr, align 4

ST_19: WBRAM_8_0_6_load [3/4] 2.61ns
_ifconv212:61  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr, align 4

ST_19: WBRAM_8_1_6_load [3/4] 2.61ns
_ifconv212:63  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr, align 4

ST_19: WBRAM_8_2_6_load [3/4] 2.61ns
_ifconv212:65  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr, align 4

ST_19: WBRAM_8_0_7_load [1/4] 2.61ns
_ifconv212:69  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr, align 4

ST_19: WBRAM_8_1_7_load [1/4] 2.61ns
_ifconv212:71  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr, align 4

ST_19: WBRAM_8_2_7_load [1/4] 2.61ns
_ifconv212:73  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr, align 4

ST_19: weights_temp_7_8 [1/1] 1.57ns
_ifconv212:74  %weights_temp_7_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_7_load, float %WBRAM_8_1_7_load, float %WBRAM_8_2_7_load, i2 %tmp_60)

ST_19: WBRAM_8_0_8_load [3/4] 2.61ns
_ifconv212:77  %WBRAM_8_0_8_load = load float* %WBRAM_8_0_8_addr, align 4

ST_19: WBRAM_8_1_8_load [3/4] 2.61ns
_ifconv212:79  %WBRAM_8_1_8_load = load float* %WBRAM_8_1_8_addr, align 4

ST_19: WBRAM_8_2_8_load [3/4] 2.61ns
_ifconv212:81  %WBRAM_8_2_8_load = load float* %WBRAM_8_2_8_addr, align 4

ST_19: sel_tmp168 [1/1] 1.37ns
_ifconv212:84  %sel_tmp168 = select i1 %tmp_162_0_i, float %weights_temp_7_8, float %weights_temp_4_8

ST_19: sel_tmp169 [1/1] 1.62ns
_ifconv212:85  %sel_tmp169 = icmp eq i3 %weightID_8_i, 1

ST_19: sel_tmp170 [1/1] 1.37ns
_ifconv212:86  %sel_tmp170 = and i1 %tmp_162_0_i, %sel_tmp169

ST_19: sel_tmp171 [1/1] 1.37ns
_ifconv212:87  %sel_tmp171 = select i1 %sel_tmp170, float %weights_temp_1_8, float %sel_tmp168

ST_19: sel_tmp172 [1/1] 1.62ns
_ifconv212:88  %sel_tmp172 = icmp eq i3 %weightID_8_i, 2

ST_19: sel_tmp173 [1/1] 1.37ns
_ifconv212:89  %sel_tmp173 = and i1 %tmp_162_0_i, %sel_tmp172

ST_19: sel_tmp174 [1/1] 1.37ns
_ifconv212:90  %sel_tmp174 = select i1 %sel_tmp173, float %weights_temp_2_8, float %sel_tmp171

ST_19: tmp_166_8_2_i [1/4] 5.70ns
_ifconv212:108  %tmp_166_8_2_i = fmul float %p_66_i, %p_read_7

ST_19: accumulator_8_1_i [1/5] 7.26ns
_ifconv212:116  %accumulator_8_1_i = fadd float %accumulator_8_i, %tmp_166_8_1_i

ST_19: WBRAM_9_0_3_load [2/4] 2.61ns
_ifconv239:38  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr, align 4

ST_19: WBRAM_9_1_3_load [2/4] 2.61ns
_ifconv239:40  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr, align 4

ST_19: WBRAM_9_2_3_load [2/4] 2.61ns
_ifconv239:42  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr, align 4

ST_19: WBRAM_9_0_4_load [1/4] 2.61ns
_ifconv239:46  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr, align 4

ST_19: WBRAM_9_1_4_load [1/4] 2.61ns
_ifconv239:48  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr, align 4

ST_19: WBRAM_9_2_4_load [1/4] 2.61ns
_ifconv239:50  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr, align 4

ST_19: weights_temp_4_9 [1/1] 1.57ns
_ifconv239:51  %weights_temp_4_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_4_load, float %WBRAM_9_1_4_load, float %WBRAM_9_2_4_load, i2 %tmp_67)

ST_19: WBRAM_9_0_5_load [3/4] 2.61ns
_ifconv239:53  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr, align 4

ST_19: WBRAM_9_1_5_load [3/4] 2.61ns
_ifconv239:55  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr, align 4

ST_19: WBRAM_9_2_5_load [3/4] 2.61ns
_ifconv239:57  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr, align 4

ST_19: WBRAM_9_0_6_load [3/4] 2.61ns
_ifconv239:61  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr, align 4

ST_19: WBRAM_9_1_6_load [3/4] 2.61ns
_ifconv239:63  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr, align 4

ST_19: WBRAM_9_2_6_load [3/4] 2.61ns
_ifconv239:65  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr, align 4

ST_19: WBRAM_9_0_7_load [1/4] 2.61ns
_ifconv239:69  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr, align 4

ST_19: WBRAM_9_1_7_load [1/4] 2.61ns
_ifconv239:71  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr, align 4

ST_19: WBRAM_9_2_7_load [1/4] 2.61ns
_ifconv239:73  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr, align 4

ST_19: weights_temp_7_9 [1/1] 1.57ns
_ifconv239:74  %weights_temp_7_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_7_load, float %WBRAM_9_1_7_load, float %WBRAM_9_2_7_load, i2 %tmp_67)

ST_19: WBRAM_9_0_8_load [3/4] 2.61ns
_ifconv239:77  %WBRAM_9_0_8_load = load float* %WBRAM_9_0_8_addr, align 4

ST_19: WBRAM_9_1_8_load [3/4] 2.61ns
_ifconv239:79  %WBRAM_9_1_8_load = load float* %WBRAM_9_1_8_addr, align 4

ST_19: WBRAM_9_2_8_load [3/4] 2.61ns
_ifconv239:81  %WBRAM_9_2_8_load = load float* %WBRAM_9_2_8_addr, align 4

ST_19: sel_tmp189 [1/1] 1.37ns
_ifconv239:84  %sel_tmp189 = select i1 %tmp_162_0_i, float %weights_temp_7_9, float %weights_temp_4_9

ST_19: sel_tmp190 [1/1] 1.62ns
_ifconv239:85  %sel_tmp190 = icmp eq i3 %weightID_9_i, 1

ST_19: sel_tmp191 [1/1] 1.37ns
_ifconv239:86  %sel_tmp191 = and i1 %tmp_162_0_i, %sel_tmp190

ST_19: sel_tmp192 [1/1] 1.37ns
_ifconv239:87  %sel_tmp192 = select i1 %sel_tmp191, float %weights_temp_1_9, float %sel_tmp189

ST_19: sel_tmp193 [1/1] 1.62ns
_ifconv239:88  %sel_tmp193 = icmp eq i3 %weightID_9_i, 2

ST_19: sel_tmp194 [1/1] 1.37ns
_ifconv239:89  %sel_tmp194 = and i1 %tmp_162_0_i, %sel_tmp193

ST_19: sel_tmp195 [1/1] 1.37ns
_ifconv239:90  %sel_tmp195 = select i1 %sel_tmp194, float %weights_temp_2_9, float %sel_tmp192

ST_19: tmp_166_9_2_i [1/4] 5.70ns
_ifconv239:108  %tmp_166_9_2_i = fmul float %p_74_i, %p_read_7

ST_19: accumulator_9_1_i [1/5] 7.26ns
_ifconv239:116  %accumulator_9_1_i = fadd float %accumulator_9_i, %tmp_166_9_1_i

ST_19: WBRAM_10_0_3_load [2/4] 2.61ns
_ifconv266:38  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr, align 4

ST_19: WBRAM_10_1_3_load [2/4] 2.61ns
_ifconv266:40  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr, align 4

ST_19: WBRAM_10_2_3_load [2/4] 2.61ns
_ifconv266:42  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr, align 4

ST_19: WBRAM_10_0_4_load [1/4] 2.61ns
_ifconv266:46  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr, align 4

ST_19: WBRAM_10_1_4_load [1/4] 2.61ns
_ifconv266:48  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr, align 4

ST_19: WBRAM_10_2_4_load [1/4] 2.61ns
_ifconv266:50  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr, align 4

ST_19: weights_temp_4_10 [1/1] 1.57ns
_ifconv266:51  %weights_temp_4_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_4_load, float %WBRAM_10_1_4_load, float %WBRAM_10_2_4_load, i2 %tmp_74)

ST_19: WBRAM_10_0_5_load [3/4] 2.61ns
_ifconv266:53  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr, align 4

ST_19: WBRAM_10_1_5_load [3/4] 2.61ns
_ifconv266:55  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr, align 4

ST_19: WBRAM_10_2_5_load [3/4] 2.61ns
_ifconv266:57  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr, align 4

ST_19: WBRAM_10_0_6_load [3/4] 2.61ns
_ifconv266:61  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr, align 4

ST_19: WBRAM_10_1_6_load [3/4] 2.61ns
_ifconv266:63  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr, align 4

ST_19: WBRAM_10_2_6_load [3/4] 2.61ns
_ifconv266:65  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr, align 4

ST_19: WBRAM_10_0_7_load [1/4] 2.61ns
_ifconv266:69  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr, align 4

ST_19: WBRAM_10_1_7_load [1/4] 2.61ns
_ifconv266:71  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr, align 4

ST_19: WBRAM_10_2_7_load [1/4] 2.61ns
_ifconv266:73  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr, align 4

ST_19: weights_temp_7_10 [1/1] 1.57ns
_ifconv266:74  %weights_temp_7_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_7_load, float %WBRAM_10_1_7_load, float %WBRAM_10_2_7_load, i2 %tmp_74)

ST_19: WBRAM_10_0_8_load [3/4] 2.61ns
_ifconv266:77  %WBRAM_10_0_8_load = load float* %WBRAM_10_0_8_addr, align 4

ST_19: WBRAM_10_1_8_load [3/4] 2.61ns
_ifconv266:79  %WBRAM_10_1_8_load = load float* %WBRAM_10_1_8_addr, align 4

ST_19: WBRAM_10_2_8_load [3/4] 2.61ns
_ifconv266:81  %WBRAM_10_2_8_load = load float* %WBRAM_10_2_8_addr, align 4

ST_19: sel_tmp210 [1/1] 1.37ns
_ifconv266:84  %sel_tmp210 = select i1 %tmp_162_0_i, float %weights_temp_7_10, float %weights_temp_4_10

ST_19: sel_tmp211 [1/1] 1.62ns
_ifconv266:85  %sel_tmp211 = icmp eq i3 %weightID_i_28, 1

ST_19: sel_tmp212 [1/1] 1.37ns
_ifconv266:86  %sel_tmp212 = and i1 %tmp_162_0_i, %sel_tmp211

ST_19: sel_tmp213 [1/1] 1.37ns
_ifconv266:87  %sel_tmp213 = select i1 %sel_tmp212, float %weights_temp_1_10, float %sel_tmp210

ST_19: sel_tmp214 [1/1] 1.62ns
_ifconv266:88  %sel_tmp214 = icmp eq i3 %weightID_i_28, 2

ST_19: sel_tmp215 [1/1] 1.37ns
_ifconv266:89  %sel_tmp215 = and i1 %tmp_162_0_i, %sel_tmp214

ST_19: sel_tmp216 [1/1] 1.37ns
_ifconv266:90  %sel_tmp216 = select i1 %sel_tmp215, float %weights_temp_2_10, float %sel_tmp213

ST_19: tmp_166_10_2_i [1/4] 5.70ns
_ifconv266:108  %tmp_166_10_2_i = fmul float %p_82_i, %p_read_7

ST_19: accumulator_10_1_i [1/5] 7.26ns
_ifconv266:116  %accumulator_10_1_i = fadd float %accumulator_10_i, %tmp_166_10_1_i

ST_19: WBRAM_11_0_3_load [2/4] 2.61ns
_ifconv293:38  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr, align 4

ST_19: WBRAM_11_1_3_load [2/4] 2.61ns
_ifconv293:40  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr, align 4

ST_19: WBRAM_11_2_3_load [2/4] 2.61ns
_ifconv293:42  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr, align 4

ST_19: WBRAM_11_0_4_load [1/4] 2.61ns
_ifconv293:46  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr, align 4

ST_19: WBRAM_11_1_4_load [1/4] 2.61ns
_ifconv293:48  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr, align 4

ST_19: WBRAM_11_2_4_load [1/4] 2.61ns
_ifconv293:50  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr, align 4

ST_19: weights_temp_4_11 [1/1] 1.57ns
_ifconv293:51  %weights_temp_4_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_4_load, float %WBRAM_11_1_4_load, float %WBRAM_11_2_4_load, i2 %tmp_81)

ST_19: WBRAM_11_0_5_load [3/4] 2.61ns
_ifconv293:53  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr, align 4

ST_19: WBRAM_11_1_5_load [3/4] 2.61ns
_ifconv293:55  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr, align 4

ST_19: WBRAM_11_2_5_load [3/4] 2.61ns
_ifconv293:57  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr, align 4

ST_19: WBRAM_11_0_6_load [3/4] 2.61ns
_ifconv293:61  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr, align 4

ST_19: WBRAM_11_1_6_load [3/4] 2.61ns
_ifconv293:63  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr, align 4

ST_19: WBRAM_11_2_6_load [3/4] 2.61ns
_ifconv293:65  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr, align 4

ST_19: WBRAM_11_0_7_load [1/4] 2.61ns
_ifconv293:69  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr, align 4

ST_19: WBRAM_11_1_7_load [1/4] 2.61ns
_ifconv293:71  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr, align 4

ST_19: WBRAM_11_2_7_load [1/4] 2.61ns
_ifconv293:73  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr, align 4

ST_19: weights_temp_7_11 [1/1] 1.57ns
_ifconv293:74  %weights_temp_7_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_7_load, float %WBRAM_11_1_7_load, float %WBRAM_11_2_7_load, i2 %tmp_81)

ST_19: WBRAM_11_0_8_load [3/4] 2.61ns
_ifconv293:77  %WBRAM_11_0_8_load = load float* %WBRAM_11_0_8_addr, align 4

ST_19: WBRAM_11_1_8_load [3/4] 2.61ns
_ifconv293:79  %WBRAM_11_1_8_load = load float* %WBRAM_11_1_8_addr, align 4

ST_19: WBRAM_11_2_8_load [3/4] 2.61ns
_ifconv293:81  %WBRAM_11_2_8_load = load float* %WBRAM_11_2_8_addr, align 4

ST_19: sel_tmp231 [1/1] 1.37ns
_ifconv293:84  %sel_tmp231 = select i1 %tmp_162_0_i, float %weights_temp_7_11, float %weights_temp_4_11

ST_19: sel_tmp232 [1/1] 1.62ns
_ifconv293:85  %sel_tmp232 = icmp eq i3 %weightID_10_i, 1

ST_19: sel_tmp233 [1/1] 1.37ns
_ifconv293:86  %sel_tmp233 = and i1 %tmp_162_0_i, %sel_tmp232

ST_19: sel_tmp234 [1/1] 1.37ns
_ifconv293:87  %sel_tmp234 = select i1 %sel_tmp233, float %weights_temp_1_11, float %sel_tmp231

ST_19: sel_tmp235 [1/1] 1.62ns
_ifconv293:88  %sel_tmp235 = icmp eq i3 %weightID_10_i, 2

ST_19: sel_tmp236 [1/1] 1.37ns
_ifconv293:89  %sel_tmp236 = and i1 %tmp_162_0_i, %sel_tmp235

ST_19: sel_tmp237 [1/1] 1.37ns
_ifconv293:90  %sel_tmp237 = select i1 %sel_tmp236, float %weights_temp_2_11, float %sel_tmp234

ST_19: tmp_166_11_2_i [1/4] 5.70ns
_ifconv293:108  %tmp_166_11_2_i = fmul float %p_90_i, %p_read_7

ST_19: accumulator_11_1_i [1/5] 7.26ns
_ifconv293:116  %accumulator_11_1_i = fadd float %accumulator_11_i, %tmp_166_11_1_i

ST_19: WBRAM_12_0_3_load [2/4] 2.61ns
_ifconv320:38  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr, align 4

ST_19: WBRAM_12_1_3_load [2/4] 2.61ns
_ifconv320:40  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr, align 4

ST_19: WBRAM_12_2_3_load [2/4] 2.61ns
_ifconv320:42  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr, align 4

ST_19: WBRAM_12_0_4_load [1/4] 2.61ns
_ifconv320:46  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr, align 4

ST_19: WBRAM_12_1_4_load [1/4] 2.61ns
_ifconv320:48  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr, align 4

ST_19: WBRAM_12_2_4_load [1/4] 2.61ns
_ifconv320:50  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr, align 4

ST_19: weights_temp_4_12 [1/1] 1.57ns
_ifconv320:51  %weights_temp_4_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_4_load, float %WBRAM_12_1_4_load, float %WBRAM_12_2_4_load, i2 %tmp_88)

ST_19: WBRAM_12_0_5_load [3/4] 2.61ns
_ifconv320:53  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr, align 4

ST_19: WBRAM_12_1_5_load [3/4] 2.61ns
_ifconv320:55  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr, align 4

ST_19: WBRAM_12_2_5_load [3/4] 2.61ns
_ifconv320:57  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr, align 4

ST_19: WBRAM_12_0_6_load [3/4] 2.61ns
_ifconv320:61  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr, align 4

ST_19: WBRAM_12_1_6_load [3/4] 2.61ns
_ifconv320:63  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr, align 4

ST_19: WBRAM_12_2_6_load [3/4] 2.61ns
_ifconv320:65  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr, align 4

ST_19: WBRAM_12_0_7_load [1/4] 2.61ns
_ifconv320:69  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr, align 4

ST_19: WBRAM_12_1_7_load [1/4] 2.61ns
_ifconv320:71  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr, align 4

ST_19: WBRAM_12_2_7_load [1/4] 2.61ns
_ifconv320:73  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr, align 4

ST_19: weights_temp_7_12 [1/1] 1.57ns
_ifconv320:74  %weights_temp_7_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_7_load, float %WBRAM_12_1_7_load, float %WBRAM_12_2_7_load, i2 %tmp_88)

ST_19: WBRAM_12_0_8_load [3/4] 2.61ns
_ifconv320:77  %WBRAM_12_0_8_load = load float* %WBRAM_12_0_8_addr, align 4

ST_19: WBRAM_12_1_8_load [3/4] 2.61ns
_ifconv320:79  %WBRAM_12_1_8_load = load float* %WBRAM_12_1_8_addr, align 4

ST_19: WBRAM_12_2_8_load [3/4] 2.61ns
_ifconv320:81  %WBRAM_12_2_8_load = load float* %WBRAM_12_2_8_addr, align 4

ST_19: sel_tmp252 [1/1] 1.37ns
_ifconv320:84  %sel_tmp252 = select i1 %tmp_162_0_i, float %weights_temp_7_12, float %weights_temp_4_12

ST_19: sel_tmp253 [1/1] 1.62ns
_ifconv320:85  %sel_tmp253 = icmp eq i3 %weightID_11_i, 1

ST_19: sel_tmp254 [1/1] 1.37ns
_ifconv320:86  %sel_tmp254 = and i1 %tmp_162_0_i, %sel_tmp253

ST_19: sel_tmp255 [1/1] 1.37ns
_ifconv320:87  %sel_tmp255 = select i1 %sel_tmp254, float %weights_temp_1_12, float %sel_tmp252

ST_19: sel_tmp256 [1/1] 1.62ns
_ifconv320:88  %sel_tmp256 = icmp eq i3 %weightID_11_i, 2

ST_19: sel_tmp257 [1/1] 1.37ns
_ifconv320:89  %sel_tmp257 = and i1 %tmp_162_0_i, %sel_tmp256

ST_19: sel_tmp258 [1/1] 1.37ns
_ifconv320:90  %sel_tmp258 = select i1 %sel_tmp257, float %weights_temp_2_12, float %sel_tmp255

ST_19: tmp_166_12_2_i [1/4] 5.70ns
_ifconv320:108  %tmp_166_12_2_i = fmul float %p_98_i, %p_read_7

ST_19: accumulator_12_1_i [1/5] 7.26ns
_ifconv320:116  %accumulator_12_1_i = fadd float %accumulator_12_i, %tmp_166_12_1_i

ST_19: WBRAM_13_0_3_load [2/4] 2.61ns
_ifconv347:38  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr, align 4

ST_19: WBRAM_13_1_3_load [2/4] 2.61ns
_ifconv347:40  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr, align 4

ST_19: WBRAM_13_2_3_load [2/4] 2.61ns
_ifconv347:42  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr, align 4

ST_19: WBRAM_13_0_4_load [1/4] 2.61ns
_ifconv347:46  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr, align 4

ST_19: WBRAM_13_1_4_load [1/4] 2.61ns
_ifconv347:48  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr, align 4

ST_19: WBRAM_13_2_4_load [1/4] 2.61ns
_ifconv347:50  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr, align 4

ST_19: weights_temp_4_13 [1/1] 1.57ns
_ifconv347:51  %weights_temp_4_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_4_load, float %WBRAM_13_1_4_load, float %WBRAM_13_2_4_load, i2 %tmp_95)

ST_19: WBRAM_13_0_5_load [3/4] 2.61ns
_ifconv347:53  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr, align 4

ST_19: WBRAM_13_1_5_load [3/4] 2.61ns
_ifconv347:55  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr, align 4

ST_19: WBRAM_13_2_5_load [3/4] 2.61ns
_ifconv347:57  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr, align 4

ST_19: WBRAM_13_0_6_load [3/4] 2.61ns
_ifconv347:61  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr, align 4

ST_19: WBRAM_13_1_6_load [3/4] 2.61ns
_ifconv347:63  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr, align 4

ST_19: WBRAM_13_2_6_load [3/4] 2.61ns
_ifconv347:65  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr, align 4

ST_19: WBRAM_13_0_7_load [1/4] 2.61ns
_ifconv347:69  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr, align 4

ST_19: WBRAM_13_1_7_load [1/4] 2.61ns
_ifconv347:71  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr, align 4

ST_19: WBRAM_13_2_7_load [1/4] 2.61ns
_ifconv347:73  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr, align 4

ST_19: weights_temp_7_13 [1/1] 1.57ns
_ifconv347:74  %weights_temp_7_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_7_load, float %WBRAM_13_1_7_load, float %WBRAM_13_2_7_load, i2 %tmp_95)

ST_19: WBRAM_13_0_8_load [3/4] 2.61ns
_ifconv347:77  %WBRAM_13_0_8_load = load float* %WBRAM_13_0_8_addr, align 4

ST_19: WBRAM_13_1_8_load [3/4] 2.61ns
_ifconv347:79  %WBRAM_13_1_8_load = load float* %WBRAM_13_1_8_addr, align 4

ST_19: WBRAM_13_2_8_load [3/4] 2.61ns
_ifconv347:81  %WBRAM_13_2_8_load = load float* %WBRAM_13_2_8_addr, align 4

ST_19: sel_tmp273 [1/1] 1.37ns
_ifconv347:84  %sel_tmp273 = select i1 %tmp_162_0_i, float %weights_temp_7_13, float %weights_temp_4_13

ST_19: sel_tmp274 [1/1] 1.62ns
_ifconv347:85  %sel_tmp274 = icmp eq i3 %weightID_12_i, 1

ST_19: sel_tmp275 [1/1] 1.37ns
_ifconv347:86  %sel_tmp275 = and i1 %tmp_162_0_i, %sel_tmp274

ST_19: sel_tmp276 [1/1] 1.37ns
_ifconv347:87  %sel_tmp276 = select i1 %sel_tmp275, float %weights_temp_1_13, float %sel_tmp273

ST_19: sel_tmp277 [1/1] 1.62ns
_ifconv347:88  %sel_tmp277 = icmp eq i3 %weightID_12_i, 2

ST_19: sel_tmp278 [1/1] 1.37ns
_ifconv347:89  %sel_tmp278 = and i1 %tmp_162_0_i, %sel_tmp277

ST_19: sel_tmp279 [1/1] 1.37ns
_ifconv347:90  %sel_tmp279 = select i1 %sel_tmp278, float %weights_temp_2_13, float %sel_tmp276

ST_19: tmp_166_13_2_i [1/4] 5.70ns
_ifconv347:108  %tmp_166_13_2_i = fmul float %p_106_i, %p_read_7

ST_19: accumulator_13_1_i [1/5] 7.26ns
_ifconv347:116  %accumulator_13_1_i = fadd float %accumulator_13_i, %tmp_166_13_1_i

ST_19: WBRAM_14_0_3_load [2/4] 2.61ns
_ifconv374:38  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr, align 4

ST_19: WBRAM_14_1_3_load [2/4] 2.61ns
_ifconv374:40  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr, align 4

ST_19: WBRAM_14_2_3_load [2/4] 2.61ns
_ifconv374:42  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr, align 4

ST_19: WBRAM_14_0_4_load [1/4] 2.61ns
_ifconv374:46  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr, align 4

ST_19: WBRAM_14_1_4_load [1/4] 2.61ns
_ifconv374:48  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr, align 4

ST_19: WBRAM_14_2_4_load [1/4] 2.61ns
_ifconv374:50  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr, align 4

ST_19: weights_temp_4_14 [1/1] 1.57ns
_ifconv374:51  %weights_temp_4_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_4_load, float %WBRAM_14_1_4_load, float %WBRAM_14_2_4_load, i2 %tmp_102)

ST_19: WBRAM_14_0_5_load [3/4] 2.61ns
_ifconv374:53  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr, align 4

ST_19: WBRAM_14_1_5_load [3/4] 2.61ns
_ifconv374:55  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr, align 4

ST_19: WBRAM_14_2_5_load [3/4] 2.61ns
_ifconv374:57  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr, align 4

ST_19: WBRAM_14_0_6_load [3/4] 2.61ns
_ifconv374:61  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr, align 4

ST_19: WBRAM_14_1_6_load [3/4] 2.61ns
_ifconv374:63  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr, align 4

ST_19: WBRAM_14_2_6_load [3/4] 2.61ns
_ifconv374:65  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr, align 4

ST_19: WBRAM_14_0_7_load [1/4] 2.61ns
_ifconv374:69  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr, align 4

ST_19: WBRAM_14_1_7_load [1/4] 2.61ns
_ifconv374:71  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr, align 4

ST_19: WBRAM_14_2_7_load [1/4] 2.61ns
_ifconv374:73  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr, align 4

ST_19: weights_temp_7_14 [1/1] 1.57ns
_ifconv374:74  %weights_temp_7_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_7_load, float %WBRAM_14_1_7_load, float %WBRAM_14_2_7_load, i2 %tmp_102)

ST_19: WBRAM_14_0_8_load [3/4] 2.61ns
_ifconv374:77  %WBRAM_14_0_8_load = load float* %WBRAM_14_0_8_addr, align 4

ST_19: WBRAM_14_1_8_load [3/4] 2.61ns
_ifconv374:79  %WBRAM_14_1_8_load = load float* %WBRAM_14_1_8_addr, align 4

ST_19: WBRAM_14_2_8_load [3/4] 2.61ns
_ifconv374:81  %WBRAM_14_2_8_load = load float* %WBRAM_14_2_8_addr, align 4

ST_19: sel_tmp294 [1/1] 1.37ns
_ifconv374:84  %sel_tmp294 = select i1 %tmp_162_0_i, float %weights_temp_7_14, float %weights_temp_4_14

ST_19: sel_tmp295 [1/1] 1.62ns
_ifconv374:85  %sel_tmp295 = icmp eq i3 %weightID_13_i, 1

ST_19: sel_tmp296 [1/1] 1.37ns
_ifconv374:86  %sel_tmp296 = and i1 %tmp_162_0_i, %sel_tmp295

ST_19: sel_tmp297 [1/1] 1.37ns
_ifconv374:87  %sel_tmp297 = select i1 %sel_tmp296, float %weights_temp_1_14, float %sel_tmp294

ST_19: sel_tmp298 [1/1] 1.62ns
_ifconv374:88  %sel_tmp298 = icmp eq i3 %weightID_13_i, 2

ST_19: sel_tmp299 [1/1] 1.37ns
_ifconv374:89  %sel_tmp299 = and i1 %tmp_162_0_i, %sel_tmp298

ST_19: sel_tmp300 [1/1] 1.37ns
_ifconv374:90  %sel_tmp300 = select i1 %sel_tmp299, float %weights_temp_2_14, float %sel_tmp297

ST_19: tmp_166_14_2_i [1/4] 5.70ns
_ifconv374:108  %tmp_166_14_2_i = fmul float %p_114_i, %p_read_7

ST_19: accumulator_14_1_i [1/5] 7.26ns
_ifconv374:116  %accumulator_14_1_i = fadd float %accumulator_14_i, %tmp_166_14_1_i

ST_19: WBRAM_15_0_3_load [2/4] 2.61ns
_ifconv401:38  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr, align 4

ST_19: WBRAM_15_1_3_load [2/4] 2.61ns
_ifconv401:40  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr, align 4

ST_19: WBRAM_15_2_3_load [2/4] 2.61ns
_ifconv401:42  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr, align 4

ST_19: WBRAM_15_0_4_load [1/4] 2.61ns
_ifconv401:46  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr, align 4

ST_19: WBRAM_15_1_4_load [1/4] 2.61ns
_ifconv401:48  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr, align 4

ST_19: WBRAM_15_2_4_load [1/4] 2.61ns
_ifconv401:50  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr, align 4

ST_19: weights_temp_4_15 [1/1] 1.57ns
_ifconv401:51  %weights_temp_4_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_4_load, float %WBRAM_15_1_4_load, float %WBRAM_15_2_4_load, i2 %tmp_109)

ST_19: WBRAM_15_0_5_load [3/4] 2.61ns
_ifconv401:53  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr, align 4

ST_19: WBRAM_15_1_5_load [3/4] 2.61ns
_ifconv401:55  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr, align 4

ST_19: WBRAM_15_2_5_load [3/4] 2.61ns
_ifconv401:57  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr, align 4

ST_19: WBRAM_15_0_6_load [3/4] 2.61ns
_ifconv401:61  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr, align 4

ST_19: WBRAM_15_1_6_load [3/4] 2.61ns
_ifconv401:63  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr, align 4

ST_19: WBRAM_15_2_6_load [3/4] 2.61ns
_ifconv401:65  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr, align 4

ST_19: WBRAM_15_0_7_load [1/4] 2.61ns
_ifconv401:69  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr, align 4

ST_19: WBRAM_15_1_7_load [1/4] 2.61ns
_ifconv401:71  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr, align 4

ST_19: WBRAM_15_2_7_load [1/4] 2.61ns
_ifconv401:73  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr, align 4

ST_19: weights_temp_7_15 [1/1] 1.57ns
_ifconv401:74  %weights_temp_7_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_7_load, float %WBRAM_15_1_7_load, float %WBRAM_15_2_7_load, i2 %tmp_109)

ST_19: WBRAM_15_0_8_load [3/4] 2.61ns
_ifconv401:77  %WBRAM_15_0_8_load = load float* %WBRAM_15_0_8_addr, align 4

ST_19: WBRAM_15_1_8_load [3/4] 2.61ns
_ifconv401:79  %WBRAM_15_1_8_load = load float* %WBRAM_15_1_8_addr, align 4

ST_19: WBRAM_15_2_8_load [3/4] 2.61ns
_ifconv401:81  %WBRAM_15_2_8_load = load float* %WBRAM_15_2_8_addr, align 4

ST_19: sel_tmp315 [1/1] 1.37ns
_ifconv401:84  %sel_tmp315 = select i1 %tmp_162_0_i, float %weights_temp_7_15, float %weights_temp_4_15

ST_19: sel_tmp316 [1/1] 1.62ns
_ifconv401:85  %sel_tmp316 = icmp eq i3 %weightID_14_i, 1

ST_19: sel_tmp317 [1/1] 1.37ns
_ifconv401:86  %sel_tmp317 = and i1 %tmp_162_0_i, %sel_tmp316

ST_19: sel_tmp318 [1/1] 1.37ns
_ifconv401:87  %sel_tmp318 = select i1 %sel_tmp317, float %weights_temp_1_15, float %sel_tmp315

ST_19: sel_tmp319 [1/1] 1.62ns
_ifconv401:88  %sel_tmp319 = icmp eq i3 %weightID_14_i, 2

ST_19: sel_tmp320 [1/1] 1.37ns
_ifconv401:89  %sel_tmp320 = and i1 %tmp_162_0_i, %sel_tmp319

ST_19: sel_tmp321 [1/1] 1.37ns
_ifconv401:90  %sel_tmp321 = select i1 %sel_tmp320, float %weights_temp_2_15, float %sel_tmp318

ST_19: tmp_166_15_2_i [1/4] 5.70ns
_ifconv401:108  %tmp_166_15_2_i = fmul float %p_122_i, %p_read_7

ST_19: accumulator_15_1_i [1/5] 7.26ns
_ifconv401:116  %accumulator_15_1_i = fadd float %accumulator_15_i, %tmp_166_15_1_i


 <State 20>: 7.26ns
ST_20: WBRAM_0_0_3_load [1/4] 2.61ns
_ifconv:44  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr, align 4

ST_20: WBRAM_0_1_3_load [1/4] 2.61ns
_ifconv:46  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr, align 4

ST_20: WBRAM_0_2_3_load [1/4] 2.61ns
_ifconv:48  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr, align 4

ST_20: weights_temp_3 [1/1] 1.57ns
_ifconv:49  %weights_temp_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_3_load, float %WBRAM_0_1_3_load, float %WBRAM_0_2_3_load, i2 %tmp_5)

ST_20: WBRAM_0_0_5_load [2/4] 2.61ns
_ifconv:59  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr, align 4

ST_20: WBRAM_0_1_5_load [2/4] 2.61ns
_ifconv:61  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr, align 4

ST_20: WBRAM_0_2_5_load [2/4] 2.61ns
_ifconv:63  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr, align 4

ST_20: WBRAM_0_0_6_load [2/4] 2.61ns
_ifconv:67  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr, align 4

ST_20: WBRAM_0_1_6_load [2/4] 2.61ns
_ifconv:69  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr, align 4

ST_20: WBRAM_0_2_6_load [2/4] 2.61ns
_ifconv:71  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr, align 4

ST_20: p_7_i [1/1] 1.37ns
_ifconv:81  %p_7_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7

ST_20: WBRAM_0_0_8_load [2/4] 2.61ns
_ifconv:83  %WBRAM_0_0_8_load = load float* %WBRAM_0_0_8_addr, align 4

ST_20: WBRAM_0_1_8_load [2/4] 2.61ns
_ifconv:85  %WBRAM_0_1_8_load = load float* %WBRAM_0_1_8_addr, align 4

ST_20: WBRAM_0_2_8_load [2/4] 2.61ns
_ifconv:87  %WBRAM_0_2_8_load = load float* %WBRAM_0_2_8_addr, align 4

ST_20: sel_tmp8 [1/1] 1.62ns
_ifconv:97  %sel_tmp8 = icmp eq i3 %weightID_i, 3

ST_20: sel_tmp9 [1/1] 1.37ns
_ifconv:98  %sel_tmp9 = and i1 %tmp_162_0_i, %sel_tmp8

ST_20: sel_tmp [1/1] 1.37ns
_ifconv:99  %sel_tmp = select i1 %sel_tmp9, float %weights_temp_3, float %sel_tmp7

ST_20: sel_tmp10 [1/1] 1.62ns
_ifconv:100  %sel_tmp10 = icmp eq i3 %weightID_i, -4

ST_20: sel_tmp11 [1/1] 1.37ns
_ifconv:101  %sel_tmp11 = and i1 %tmp_162_0_i, %sel_tmp10

ST_20: sel_tmp12 [1/1] 1.37ns
_ifconv:102  %sel_tmp12 = select i1 %sel_tmp11, float %weights_temp_4, float %sel_tmp

ST_20: tmp_166_0_7_i [4/4] 5.70ns
_ifconv:119  %tmp_166_0_7_i = fmul float %p_7_i, %p_read_2

ST_20: accumulator_0_2_i [5/5] 7.26ns
_ifconv:123  %accumulator_0_2_i = fadd float %accumulator_0_1_i, %tmp_166_0_2_i

ST_20: WBRAM_1_0_3_load [1/4] 2.61ns
_ifconv23:38  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr, align 4

ST_20: WBRAM_1_1_3_load [1/4] 2.61ns
_ifconv23:40  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr, align 4

ST_20: WBRAM_1_2_3_load [1/4] 2.61ns
_ifconv23:42  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr, align 4

ST_20: weights_temp_3_1 [1/1] 1.57ns
_ifconv23:43  %weights_temp_3_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_3_load, float %WBRAM_1_1_3_load, float %WBRAM_1_2_3_load, i2 %tmp_11)

ST_20: WBRAM_1_0_5_load [2/4] 2.61ns
_ifconv23:53  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr, align 4

ST_20: WBRAM_1_1_5_load [2/4] 2.61ns
_ifconv23:55  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr, align 4

ST_20: WBRAM_1_2_5_load [2/4] 2.61ns
_ifconv23:57  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr, align 4

ST_20: WBRAM_1_0_6_load [2/4] 2.61ns
_ifconv23:61  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr, align 4

ST_20: WBRAM_1_1_6_load [2/4] 2.61ns
_ifconv23:63  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr, align 4

ST_20: WBRAM_1_2_6_load [2/4] 2.61ns
_ifconv23:65  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr, align 4

ST_20: p_15_i [1/1] 1.37ns
_ifconv23:75  %p_15_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_1

ST_20: WBRAM_1_0_8_load [2/4] 2.61ns
_ifconv23:77  %WBRAM_1_0_8_load = load float* %WBRAM_1_0_8_addr, align 4

ST_20: WBRAM_1_1_8_load [2/4] 2.61ns
_ifconv23:79  %WBRAM_1_1_8_load = load float* %WBRAM_1_1_8_addr, align 4

ST_20: WBRAM_1_2_8_load [2/4] 2.61ns
_ifconv23:81  %WBRAM_1_2_8_load = load float* %WBRAM_1_2_8_addr, align 4

ST_20: sel_tmp28 [1/1] 1.62ns
_ifconv23:91  %sel_tmp28 = icmp eq i3 %weightID_1_i, 3

ST_20: sel_tmp29 [1/1] 1.37ns
_ifconv23:92  %sel_tmp29 = and i1 %tmp_162_0_i, %sel_tmp28

ST_20: sel_tmp30 [1/1] 1.37ns
_ifconv23:93  %sel_tmp30 = select i1 %sel_tmp29, float %weights_temp_3_1, float %sel_tmp27

ST_20: sel_tmp31 [1/1] 1.62ns
_ifconv23:94  %sel_tmp31 = icmp eq i3 %weightID_1_i, -4

ST_20: sel_tmp32 [1/1] 1.37ns
_ifconv23:95  %sel_tmp32 = and i1 %tmp_162_0_i, %sel_tmp31

ST_20: sel_tmp33 [1/1] 1.37ns
_ifconv23:96  %sel_tmp33 = select i1 %sel_tmp32, float %weights_temp_4_1, float %sel_tmp30

ST_20: tmp_166_1_7_i [4/4] 5.70ns
_ifconv23:113  %tmp_166_1_7_i = fmul float %p_15_i, %p_read_2

ST_20: accumulator_1_2_i [5/5] 7.26ns
_ifconv23:117  %accumulator_1_2_i = fadd float %accumulator_1_1_i, %tmp_166_1_2_i

ST_20: WBRAM_2_0_3_load [1/4] 2.61ns
_ifconv50:38  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr, align 4

ST_20: WBRAM_2_1_3_load [1/4] 2.61ns
_ifconv50:40  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr, align 4

ST_20: WBRAM_2_2_3_load [1/4] 2.61ns
_ifconv50:42  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr, align 4

ST_20: weights_temp_3_2 [1/1] 1.57ns
_ifconv50:43  %weights_temp_3_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_3_load, float %WBRAM_2_1_3_load, float %WBRAM_2_2_3_load, i2 %tmp_18)

ST_20: WBRAM_2_0_5_load [2/4] 2.61ns
_ifconv50:53  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr, align 4

ST_20: WBRAM_2_1_5_load [2/4] 2.61ns
_ifconv50:55  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr, align 4

ST_20: WBRAM_2_2_5_load [2/4] 2.61ns
_ifconv50:57  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr, align 4

ST_20: WBRAM_2_0_6_load [2/4] 2.61ns
_ifconv50:61  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr, align 4

ST_20: WBRAM_2_1_6_load [2/4] 2.61ns
_ifconv50:63  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr, align 4

ST_20: WBRAM_2_2_6_load [2/4] 2.61ns
_ifconv50:65  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr, align 4

ST_20: p_23_i [1/1] 1.37ns
_ifconv50:75  %p_23_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_2

ST_20: WBRAM_2_0_8_load [2/4] 2.61ns
_ifconv50:77  %WBRAM_2_0_8_load = load float* %WBRAM_2_0_8_addr, align 4

ST_20: WBRAM_2_1_8_load [2/4] 2.61ns
_ifconv50:79  %WBRAM_2_1_8_load = load float* %WBRAM_2_1_8_addr, align 4

ST_20: WBRAM_2_2_8_load [2/4] 2.61ns
_ifconv50:81  %WBRAM_2_2_8_load = load float* %WBRAM_2_2_8_addr, align 4

ST_20: sel_tmp49 [1/1] 1.62ns
_ifconv50:91  %sel_tmp49 = icmp eq i3 %weightID_2_i, 3

ST_20: sel_tmp50 [1/1] 1.37ns
_ifconv50:92  %sel_tmp50 = and i1 %tmp_162_0_i, %sel_tmp49

ST_20: sel_tmp51 [1/1] 1.37ns
_ifconv50:93  %sel_tmp51 = select i1 %sel_tmp50, float %weights_temp_3_2, float %sel_tmp48

ST_20: sel_tmp52 [1/1] 1.62ns
_ifconv50:94  %sel_tmp52 = icmp eq i3 %weightID_2_i, -4

ST_20: sel_tmp53 [1/1] 1.37ns
_ifconv50:95  %sel_tmp53 = and i1 %tmp_162_0_i, %sel_tmp52

ST_20: sel_tmp54 [1/1] 1.37ns
_ifconv50:96  %sel_tmp54 = select i1 %sel_tmp53, float %weights_temp_4_2, float %sel_tmp51

ST_20: tmp_166_2_7_i [4/4] 5.70ns
_ifconv50:113  %tmp_166_2_7_i = fmul float %p_23_i, %p_read_2

ST_20: accumulator_2_2_i [5/5] 7.26ns
_ifconv50:117  %accumulator_2_2_i = fadd float %accumulator_2_1_i, %tmp_166_2_2_i

ST_20: WBRAM_3_0_3_load [1/4] 2.61ns
_ifconv77:38  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr, align 4

ST_20: WBRAM_3_1_3_load [1/4] 2.61ns
_ifconv77:40  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr, align 4

ST_20: WBRAM_3_2_3_load [1/4] 2.61ns
_ifconv77:42  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr, align 4

ST_20: weights_temp_3_3 [1/1] 1.57ns
_ifconv77:43  %weights_temp_3_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_3_load, float %WBRAM_3_1_3_load, float %WBRAM_3_2_3_load, i2 %tmp_25)

ST_20: WBRAM_3_0_5_load [2/4] 2.61ns
_ifconv77:53  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr, align 4

ST_20: WBRAM_3_1_5_load [2/4] 2.61ns
_ifconv77:55  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr, align 4

ST_20: WBRAM_3_2_5_load [2/4] 2.61ns
_ifconv77:57  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr, align 4

ST_20: WBRAM_3_0_6_load [2/4] 2.61ns
_ifconv77:61  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr, align 4

ST_20: WBRAM_3_1_6_load [2/4] 2.61ns
_ifconv77:63  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr, align 4

ST_20: WBRAM_3_2_6_load [2/4] 2.61ns
_ifconv77:65  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr, align 4

ST_20: p_31_i [1/1] 1.37ns
_ifconv77:75  %p_31_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_3

ST_20: WBRAM_3_0_8_load [2/4] 2.61ns
_ifconv77:77  %WBRAM_3_0_8_load = load float* %WBRAM_3_0_8_addr, align 4

ST_20: WBRAM_3_1_8_load [2/4] 2.61ns
_ifconv77:79  %WBRAM_3_1_8_load = load float* %WBRAM_3_1_8_addr, align 4

ST_20: WBRAM_3_2_8_load [2/4] 2.61ns
_ifconv77:81  %WBRAM_3_2_8_load = load float* %WBRAM_3_2_8_addr, align 4

ST_20: sel_tmp70 [1/1] 1.62ns
_ifconv77:91  %sel_tmp70 = icmp eq i3 %weightID_3_i, 3

ST_20: sel_tmp71 [1/1] 1.37ns
_ifconv77:92  %sel_tmp71 = and i1 %tmp_162_0_i, %sel_tmp70

ST_20: sel_tmp72 [1/1] 1.37ns
_ifconv77:93  %sel_tmp72 = select i1 %sel_tmp71, float %weights_temp_3_3, float %sel_tmp69

ST_20: sel_tmp73 [1/1] 1.62ns
_ifconv77:94  %sel_tmp73 = icmp eq i3 %weightID_3_i, -4

ST_20: sel_tmp74 [1/1] 1.37ns
_ifconv77:95  %sel_tmp74 = and i1 %tmp_162_0_i, %sel_tmp73

ST_20: sel_tmp75 [1/1] 1.37ns
_ifconv77:96  %sel_tmp75 = select i1 %sel_tmp74, float %weights_temp_4_3, float %sel_tmp72

ST_20: tmp_166_3_7_i [4/4] 5.70ns
_ifconv77:113  %tmp_166_3_7_i = fmul float %p_31_i, %p_read_2

ST_20: accumulator_3_2_i [5/5] 7.26ns
_ifconv77:117  %accumulator_3_2_i = fadd float %accumulator_3_1_i, %tmp_166_3_2_i

ST_20: WBRAM_4_0_3_load [1/4] 2.61ns
_ifconv104:38  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr, align 4

ST_20: WBRAM_4_1_3_load [1/4] 2.61ns
_ifconv104:40  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr, align 4

ST_20: WBRAM_4_2_3_load [1/4] 2.61ns
_ifconv104:42  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr, align 4

ST_20: weights_temp_3_4 [1/1] 1.57ns
_ifconv104:43  %weights_temp_3_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_3_load, float %WBRAM_4_1_3_load, float %WBRAM_4_2_3_load, i2 %tmp_32)

ST_20: WBRAM_4_0_5_load [2/4] 2.61ns
_ifconv104:53  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr, align 4

ST_20: WBRAM_4_1_5_load [2/4] 2.61ns
_ifconv104:55  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr, align 4

ST_20: WBRAM_4_2_5_load [2/4] 2.61ns
_ifconv104:57  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr, align 4

ST_20: WBRAM_4_0_6_load [2/4] 2.61ns
_ifconv104:61  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr, align 4

ST_20: WBRAM_4_1_6_load [2/4] 2.61ns
_ifconv104:63  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr, align 4

ST_20: WBRAM_4_2_6_load [2/4] 2.61ns
_ifconv104:65  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr, align 4

ST_20: p_39_i [1/1] 1.37ns
_ifconv104:75  %p_39_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_4

ST_20: WBRAM_4_0_8_load [2/4] 2.61ns
_ifconv104:77  %WBRAM_4_0_8_load = load float* %WBRAM_4_0_8_addr, align 4

ST_20: WBRAM_4_1_8_load [2/4] 2.61ns
_ifconv104:79  %WBRAM_4_1_8_load = load float* %WBRAM_4_1_8_addr, align 4

ST_20: WBRAM_4_2_8_load [2/4] 2.61ns
_ifconv104:81  %WBRAM_4_2_8_load = load float* %WBRAM_4_2_8_addr, align 4

ST_20: sel_tmp91 [1/1] 1.62ns
_ifconv104:91  %sel_tmp91 = icmp eq i3 %weightID_4_i, 3

ST_20: sel_tmp92 [1/1] 1.37ns
_ifconv104:92  %sel_tmp92 = and i1 %tmp_162_0_i, %sel_tmp91

ST_20: sel_tmp93 [1/1] 1.37ns
_ifconv104:93  %sel_tmp93 = select i1 %sel_tmp92, float %weights_temp_3_4, float %sel_tmp90

ST_20: sel_tmp94 [1/1] 1.62ns
_ifconv104:94  %sel_tmp94 = icmp eq i3 %weightID_4_i, -4

ST_20: sel_tmp95 [1/1] 1.37ns
_ifconv104:95  %sel_tmp95 = and i1 %tmp_162_0_i, %sel_tmp94

ST_20: sel_tmp96 [1/1] 1.37ns
_ifconv104:96  %sel_tmp96 = select i1 %sel_tmp95, float %weights_temp_4_4, float %sel_tmp93

ST_20: tmp_166_4_7_i [4/4] 5.70ns
_ifconv104:113  %tmp_166_4_7_i = fmul float %p_39_i, %p_read_2

ST_20: accumulator_4_2_i [5/5] 7.26ns
_ifconv104:117  %accumulator_4_2_i = fadd float %accumulator_4_1_i, %tmp_166_4_2_i

ST_20: WBRAM_5_0_3_load [1/4] 2.61ns
_ifconv131:38  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr, align 4

ST_20: WBRAM_5_1_3_load [1/4] 2.61ns
_ifconv131:40  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr, align 4

ST_20: WBRAM_5_2_3_load [1/4] 2.61ns
_ifconv131:42  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr, align 4

ST_20: weights_temp_3_5 [1/1] 1.57ns
_ifconv131:43  %weights_temp_3_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_3_load, float %WBRAM_5_1_3_load, float %WBRAM_5_2_3_load, i2 %tmp_39)

ST_20: WBRAM_5_0_5_load [2/4] 2.61ns
_ifconv131:53  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr, align 4

ST_20: WBRAM_5_1_5_load [2/4] 2.61ns
_ifconv131:55  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr, align 4

ST_20: WBRAM_5_2_5_load [2/4] 2.61ns
_ifconv131:57  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr, align 4

ST_20: WBRAM_5_0_6_load [2/4] 2.61ns
_ifconv131:61  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr, align 4

ST_20: WBRAM_5_1_6_load [2/4] 2.61ns
_ifconv131:63  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr, align 4

ST_20: WBRAM_5_2_6_load [2/4] 2.61ns
_ifconv131:65  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr, align 4

ST_20: p_47_i [1/1] 1.37ns
_ifconv131:75  %p_47_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_5

ST_20: WBRAM_5_0_8_load [2/4] 2.61ns
_ifconv131:77  %WBRAM_5_0_8_load = load float* %WBRAM_5_0_8_addr, align 4

ST_20: WBRAM_5_1_8_load [2/4] 2.61ns
_ifconv131:79  %WBRAM_5_1_8_load = load float* %WBRAM_5_1_8_addr, align 4

ST_20: WBRAM_5_2_8_load [2/4] 2.61ns
_ifconv131:81  %WBRAM_5_2_8_load = load float* %WBRAM_5_2_8_addr, align 4

ST_20: sel_tmp112 [1/1] 1.62ns
_ifconv131:91  %sel_tmp112 = icmp eq i3 %weightID_5_i, 3

ST_20: sel_tmp113 [1/1] 1.37ns
_ifconv131:92  %sel_tmp113 = and i1 %tmp_162_0_i, %sel_tmp112

ST_20: sel_tmp114 [1/1] 1.37ns
_ifconv131:93  %sel_tmp114 = select i1 %sel_tmp113, float %weights_temp_3_5, float %sel_tmp111

ST_20: sel_tmp115 [1/1] 1.62ns
_ifconv131:94  %sel_tmp115 = icmp eq i3 %weightID_5_i, -4

ST_20: sel_tmp116 [1/1] 1.37ns
_ifconv131:95  %sel_tmp116 = and i1 %tmp_162_0_i, %sel_tmp115

ST_20: sel_tmp117 [1/1] 1.37ns
_ifconv131:96  %sel_tmp117 = select i1 %sel_tmp116, float %weights_temp_4_5, float %sel_tmp114

ST_20: tmp_166_5_7_i [4/4] 5.70ns
_ifconv131:113  %tmp_166_5_7_i = fmul float %p_47_i, %p_read_2

ST_20: accumulator_5_2_i [5/5] 7.26ns
_ifconv131:117  %accumulator_5_2_i = fadd float %accumulator_5_1_i, %tmp_166_5_2_i

ST_20: WBRAM_6_0_3_load [1/4] 2.61ns
_ifconv158:38  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr, align 4

ST_20: WBRAM_6_1_3_load [1/4] 2.61ns
_ifconv158:40  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr, align 4

ST_20: WBRAM_6_2_3_load [1/4] 2.61ns
_ifconv158:42  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr, align 4

ST_20: weights_temp_3_6 [1/1] 1.57ns
_ifconv158:43  %weights_temp_3_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_3_load, float %WBRAM_6_1_3_load, float %WBRAM_6_2_3_load, i2 %tmp_46)

ST_20: WBRAM_6_0_5_load [2/4] 2.61ns
_ifconv158:53  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr, align 4

ST_20: WBRAM_6_1_5_load [2/4] 2.61ns
_ifconv158:55  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr, align 4

ST_20: WBRAM_6_2_5_load [2/4] 2.61ns
_ifconv158:57  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr, align 4

ST_20: WBRAM_6_0_6_load [2/4] 2.61ns
_ifconv158:61  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr, align 4

ST_20: WBRAM_6_1_6_load [2/4] 2.61ns
_ifconv158:63  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr, align 4

ST_20: WBRAM_6_2_6_load [2/4] 2.61ns
_ifconv158:65  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr, align 4

ST_20: p_55_i [1/1] 1.37ns
_ifconv158:75  %p_55_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_6

ST_20: WBRAM_6_0_8_load [2/4] 2.61ns
_ifconv158:77  %WBRAM_6_0_8_load = load float* %WBRAM_6_0_8_addr, align 4

ST_20: WBRAM_6_1_8_load [2/4] 2.61ns
_ifconv158:79  %WBRAM_6_1_8_load = load float* %WBRAM_6_1_8_addr, align 4

ST_20: WBRAM_6_2_8_load [2/4] 2.61ns
_ifconv158:81  %WBRAM_6_2_8_load = load float* %WBRAM_6_2_8_addr, align 4

ST_20: sel_tmp133 [1/1] 1.62ns
_ifconv158:91  %sel_tmp133 = icmp eq i3 %weightID_6_i, 3

ST_20: sel_tmp134 [1/1] 1.37ns
_ifconv158:92  %sel_tmp134 = and i1 %tmp_162_0_i, %sel_tmp133

ST_20: sel_tmp135 [1/1] 1.37ns
_ifconv158:93  %sel_tmp135 = select i1 %sel_tmp134, float %weights_temp_3_6, float %sel_tmp132

ST_20: sel_tmp136 [1/1] 1.62ns
_ifconv158:94  %sel_tmp136 = icmp eq i3 %weightID_6_i, -4

ST_20: sel_tmp137 [1/1] 1.37ns
_ifconv158:95  %sel_tmp137 = and i1 %tmp_162_0_i, %sel_tmp136

ST_20: sel_tmp138 [1/1] 1.37ns
_ifconv158:96  %sel_tmp138 = select i1 %sel_tmp137, float %weights_temp_4_6, float %sel_tmp135

ST_20: tmp_166_6_7_i [4/4] 5.70ns
_ifconv158:113  %tmp_166_6_7_i = fmul float %p_55_i, %p_read_2

ST_20: accumulator_6_2_i [5/5] 7.26ns
_ifconv158:117  %accumulator_6_2_i = fadd float %accumulator_6_1_i, %tmp_166_6_2_i

ST_20: WBRAM_7_0_3_load [1/4] 2.61ns
_ifconv185:38  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr, align 4

ST_20: WBRAM_7_1_3_load [1/4] 2.61ns
_ifconv185:40  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr, align 4

ST_20: WBRAM_7_2_3_load [1/4] 2.61ns
_ifconv185:42  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr, align 4

ST_20: weights_temp_3_7 [1/1] 1.57ns
_ifconv185:43  %weights_temp_3_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_3_load, float %WBRAM_7_1_3_load, float %WBRAM_7_2_3_load, i2 %tmp_53)

ST_20: WBRAM_7_0_5_load [2/4] 2.61ns
_ifconv185:53  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr, align 4

ST_20: WBRAM_7_1_5_load [2/4] 2.61ns
_ifconv185:55  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr, align 4

ST_20: WBRAM_7_2_5_load [2/4] 2.61ns
_ifconv185:57  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr, align 4

ST_20: WBRAM_7_0_6_load [2/4] 2.61ns
_ifconv185:61  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr, align 4

ST_20: WBRAM_7_1_6_load [2/4] 2.61ns
_ifconv185:63  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr, align 4

ST_20: WBRAM_7_2_6_load [2/4] 2.61ns
_ifconv185:65  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr, align 4

ST_20: p_63_i [1/1] 1.37ns
_ifconv185:75  %p_63_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_7

ST_20: WBRAM_7_0_8_load [2/4] 2.61ns
_ifconv185:77  %WBRAM_7_0_8_load = load float* %WBRAM_7_0_8_addr, align 4

ST_20: WBRAM_7_1_8_load [2/4] 2.61ns
_ifconv185:79  %WBRAM_7_1_8_load = load float* %WBRAM_7_1_8_addr, align 4

ST_20: WBRAM_7_2_8_load [2/4] 2.61ns
_ifconv185:81  %WBRAM_7_2_8_load = load float* %WBRAM_7_2_8_addr, align 4

ST_20: sel_tmp154 [1/1] 1.62ns
_ifconv185:91  %sel_tmp154 = icmp eq i3 %weightID_7_i, 3

ST_20: sel_tmp155 [1/1] 1.37ns
_ifconv185:92  %sel_tmp155 = and i1 %tmp_162_0_i, %sel_tmp154

ST_20: sel_tmp156 [1/1] 1.37ns
_ifconv185:93  %sel_tmp156 = select i1 %sel_tmp155, float %weights_temp_3_7, float %sel_tmp153

ST_20: sel_tmp157 [1/1] 1.62ns
_ifconv185:94  %sel_tmp157 = icmp eq i3 %weightID_7_i, -4

ST_20: sel_tmp158 [1/1] 1.37ns
_ifconv185:95  %sel_tmp158 = and i1 %tmp_162_0_i, %sel_tmp157

ST_20: sel_tmp159 [1/1] 1.37ns
_ifconv185:96  %sel_tmp159 = select i1 %sel_tmp158, float %weights_temp_4_7, float %sel_tmp156

ST_20: tmp_166_7_7_i [4/4] 5.70ns
_ifconv185:113  %tmp_166_7_7_i = fmul float %p_63_i, %p_read_2

ST_20: accumulator_7_2_i [5/5] 7.26ns
_ifconv185:117  %accumulator_7_2_i = fadd float %accumulator_7_1_i, %tmp_166_7_2_i

ST_20: WBRAM_8_0_3_load [1/4] 2.61ns
_ifconv212:38  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr, align 4

ST_20: WBRAM_8_1_3_load [1/4] 2.61ns
_ifconv212:40  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr, align 4

ST_20: WBRAM_8_2_3_load [1/4] 2.61ns
_ifconv212:42  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr, align 4

ST_20: weights_temp_3_8 [1/1] 1.57ns
_ifconv212:43  %weights_temp_3_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_3_load, float %WBRAM_8_1_3_load, float %WBRAM_8_2_3_load, i2 %tmp_60)

ST_20: WBRAM_8_0_5_load [2/4] 2.61ns
_ifconv212:53  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr, align 4

ST_20: WBRAM_8_1_5_load [2/4] 2.61ns
_ifconv212:55  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr, align 4

ST_20: WBRAM_8_2_5_load [2/4] 2.61ns
_ifconv212:57  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr, align 4

ST_20: WBRAM_8_0_6_load [2/4] 2.61ns
_ifconv212:61  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr, align 4

ST_20: WBRAM_8_1_6_load [2/4] 2.61ns
_ifconv212:63  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr, align 4

ST_20: WBRAM_8_2_6_load [2/4] 2.61ns
_ifconv212:65  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr, align 4

ST_20: p_71_i [1/1] 1.37ns
_ifconv212:75  %p_71_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_8

ST_20: WBRAM_8_0_8_load [2/4] 2.61ns
_ifconv212:77  %WBRAM_8_0_8_load = load float* %WBRAM_8_0_8_addr, align 4

ST_20: WBRAM_8_1_8_load [2/4] 2.61ns
_ifconv212:79  %WBRAM_8_1_8_load = load float* %WBRAM_8_1_8_addr, align 4

ST_20: WBRAM_8_2_8_load [2/4] 2.61ns
_ifconv212:81  %WBRAM_8_2_8_load = load float* %WBRAM_8_2_8_addr, align 4

ST_20: sel_tmp175 [1/1] 1.62ns
_ifconv212:91  %sel_tmp175 = icmp eq i3 %weightID_8_i, 3

ST_20: sel_tmp176 [1/1] 1.37ns
_ifconv212:92  %sel_tmp176 = and i1 %tmp_162_0_i, %sel_tmp175

ST_20: sel_tmp177 [1/1] 1.37ns
_ifconv212:93  %sel_tmp177 = select i1 %sel_tmp176, float %weights_temp_3_8, float %sel_tmp174

ST_20: sel_tmp178 [1/1] 1.62ns
_ifconv212:94  %sel_tmp178 = icmp eq i3 %weightID_8_i, -4

ST_20: sel_tmp179 [1/1] 1.37ns
_ifconv212:95  %sel_tmp179 = and i1 %tmp_162_0_i, %sel_tmp178

ST_20: sel_tmp180 [1/1] 1.37ns
_ifconv212:96  %sel_tmp180 = select i1 %sel_tmp179, float %weights_temp_4_8, float %sel_tmp177

ST_20: tmp_166_8_7_i [4/4] 5.70ns
_ifconv212:113  %tmp_166_8_7_i = fmul float %p_71_i, %p_read_2

ST_20: accumulator_8_2_i [5/5] 7.26ns
_ifconv212:117  %accumulator_8_2_i = fadd float %accumulator_8_1_i, %tmp_166_8_2_i

ST_20: WBRAM_9_0_3_load [1/4] 2.61ns
_ifconv239:38  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr, align 4

ST_20: WBRAM_9_1_3_load [1/4] 2.61ns
_ifconv239:40  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr, align 4

ST_20: WBRAM_9_2_3_load [1/4] 2.61ns
_ifconv239:42  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr, align 4

ST_20: weights_temp_3_9 [1/1] 1.57ns
_ifconv239:43  %weights_temp_3_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_3_load, float %WBRAM_9_1_3_load, float %WBRAM_9_2_3_load, i2 %tmp_67)

ST_20: WBRAM_9_0_5_load [2/4] 2.61ns
_ifconv239:53  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr, align 4

ST_20: WBRAM_9_1_5_load [2/4] 2.61ns
_ifconv239:55  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr, align 4

ST_20: WBRAM_9_2_5_load [2/4] 2.61ns
_ifconv239:57  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr, align 4

ST_20: WBRAM_9_0_6_load [2/4] 2.61ns
_ifconv239:61  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr, align 4

ST_20: WBRAM_9_1_6_load [2/4] 2.61ns
_ifconv239:63  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr, align 4

ST_20: WBRAM_9_2_6_load [2/4] 2.61ns
_ifconv239:65  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr, align 4

ST_20: p_79_i [1/1] 1.37ns
_ifconv239:75  %p_79_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_9

ST_20: WBRAM_9_0_8_load [2/4] 2.61ns
_ifconv239:77  %WBRAM_9_0_8_load = load float* %WBRAM_9_0_8_addr, align 4

ST_20: WBRAM_9_1_8_load [2/4] 2.61ns
_ifconv239:79  %WBRAM_9_1_8_load = load float* %WBRAM_9_1_8_addr, align 4

ST_20: WBRAM_9_2_8_load [2/4] 2.61ns
_ifconv239:81  %WBRAM_9_2_8_load = load float* %WBRAM_9_2_8_addr, align 4

ST_20: sel_tmp196 [1/1] 1.62ns
_ifconv239:91  %sel_tmp196 = icmp eq i3 %weightID_9_i, 3

ST_20: sel_tmp197 [1/1] 1.37ns
_ifconv239:92  %sel_tmp197 = and i1 %tmp_162_0_i, %sel_tmp196

ST_20: sel_tmp198 [1/1] 1.37ns
_ifconv239:93  %sel_tmp198 = select i1 %sel_tmp197, float %weights_temp_3_9, float %sel_tmp195

ST_20: sel_tmp199 [1/1] 1.62ns
_ifconv239:94  %sel_tmp199 = icmp eq i3 %weightID_9_i, -4

ST_20: sel_tmp200 [1/1] 1.37ns
_ifconv239:95  %sel_tmp200 = and i1 %tmp_162_0_i, %sel_tmp199

ST_20: sel_tmp201 [1/1] 1.37ns
_ifconv239:96  %sel_tmp201 = select i1 %sel_tmp200, float %weights_temp_4_9, float %sel_tmp198

ST_20: tmp_166_9_7_i [4/4] 5.70ns
_ifconv239:113  %tmp_166_9_7_i = fmul float %p_79_i, %p_read_2

ST_20: accumulator_9_2_i [5/5] 7.26ns
_ifconv239:117  %accumulator_9_2_i = fadd float %accumulator_9_1_i, %tmp_166_9_2_i

ST_20: WBRAM_10_0_3_load [1/4] 2.61ns
_ifconv266:38  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr, align 4

ST_20: WBRAM_10_1_3_load [1/4] 2.61ns
_ifconv266:40  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr, align 4

ST_20: WBRAM_10_2_3_load [1/4] 2.61ns
_ifconv266:42  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr, align 4

ST_20: weights_temp_3_10 [1/1] 1.57ns
_ifconv266:43  %weights_temp_3_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_3_load, float %WBRAM_10_1_3_load, float %WBRAM_10_2_3_load, i2 %tmp_74)

ST_20: WBRAM_10_0_5_load [2/4] 2.61ns
_ifconv266:53  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr, align 4

ST_20: WBRAM_10_1_5_load [2/4] 2.61ns
_ifconv266:55  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr, align 4

ST_20: WBRAM_10_2_5_load [2/4] 2.61ns
_ifconv266:57  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr, align 4

ST_20: WBRAM_10_0_6_load [2/4] 2.61ns
_ifconv266:61  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr, align 4

ST_20: WBRAM_10_1_6_load [2/4] 2.61ns
_ifconv266:63  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr, align 4

ST_20: WBRAM_10_2_6_load [2/4] 2.61ns
_ifconv266:65  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr, align 4

ST_20: p_87_i [1/1] 1.37ns
_ifconv266:75  %p_87_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_10

ST_20: WBRAM_10_0_8_load [2/4] 2.61ns
_ifconv266:77  %WBRAM_10_0_8_load = load float* %WBRAM_10_0_8_addr, align 4

ST_20: WBRAM_10_1_8_load [2/4] 2.61ns
_ifconv266:79  %WBRAM_10_1_8_load = load float* %WBRAM_10_1_8_addr, align 4

ST_20: WBRAM_10_2_8_load [2/4] 2.61ns
_ifconv266:81  %WBRAM_10_2_8_load = load float* %WBRAM_10_2_8_addr, align 4

ST_20: sel_tmp217 [1/1] 1.62ns
_ifconv266:91  %sel_tmp217 = icmp eq i3 %weightID_i_28, 3

ST_20: sel_tmp218 [1/1] 1.37ns
_ifconv266:92  %sel_tmp218 = and i1 %tmp_162_0_i, %sel_tmp217

ST_20: sel_tmp219 [1/1] 1.37ns
_ifconv266:93  %sel_tmp219 = select i1 %sel_tmp218, float %weights_temp_3_10, float %sel_tmp216

ST_20: sel_tmp220 [1/1] 1.62ns
_ifconv266:94  %sel_tmp220 = icmp eq i3 %weightID_i_28, -4

ST_20: sel_tmp221 [1/1] 1.37ns
_ifconv266:95  %sel_tmp221 = and i1 %tmp_162_0_i, %sel_tmp220

ST_20: sel_tmp222 [1/1] 1.37ns
_ifconv266:96  %sel_tmp222 = select i1 %sel_tmp221, float %weights_temp_4_10, float %sel_tmp219

ST_20: tmp_166_10_7_i [4/4] 5.70ns
_ifconv266:113  %tmp_166_10_7_i = fmul float %p_87_i, %p_read_2

ST_20: accumulator_10_2_i [5/5] 7.26ns
_ifconv266:117  %accumulator_10_2_i = fadd float %accumulator_10_1_i, %tmp_166_10_2_i

ST_20: WBRAM_11_0_3_load [1/4] 2.61ns
_ifconv293:38  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr, align 4

ST_20: WBRAM_11_1_3_load [1/4] 2.61ns
_ifconv293:40  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr, align 4

ST_20: WBRAM_11_2_3_load [1/4] 2.61ns
_ifconv293:42  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr, align 4

ST_20: weights_temp_3_11 [1/1] 1.57ns
_ifconv293:43  %weights_temp_3_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_3_load, float %WBRAM_11_1_3_load, float %WBRAM_11_2_3_load, i2 %tmp_81)

ST_20: WBRAM_11_0_5_load [2/4] 2.61ns
_ifconv293:53  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr, align 4

ST_20: WBRAM_11_1_5_load [2/4] 2.61ns
_ifconv293:55  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr, align 4

ST_20: WBRAM_11_2_5_load [2/4] 2.61ns
_ifconv293:57  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr, align 4

ST_20: WBRAM_11_0_6_load [2/4] 2.61ns
_ifconv293:61  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr, align 4

ST_20: WBRAM_11_1_6_load [2/4] 2.61ns
_ifconv293:63  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr, align 4

ST_20: WBRAM_11_2_6_load [2/4] 2.61ns
_ifconv293:65  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr, align 4

ST_20: p_95_i [1/1] 1.37ns
_ifconv293:75  %p_95_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_11

ST_20: WBRAM_11_0_8_load [2/4] 2.61ns
_ifconv293:77  %WBRAM_11_0_8_load = load float* %WBRAM_11_0_8_addr, align 4

ST_20: WBRAM_11_1_8_load [2/4] 2.61ns
_ifconv293:79  %WBRAM_11_1_8_load = load float* %WBRAM_11_1_8_addr, align 4

ST_20: WBRAM_11_2_8_load [2/4] 2.61ns
_ifconv293:81  %WBRAM_11_2_8_load = load float* %WBRAM_11_2_8_addr, align 4

ST_20: sel_tmp238 [1/1] 1.62ns
_ifconv293:91  %sel_tmp238 = icmp eq i3 %weightID_10_i, 3

ST_20: sel_tmp239 [1/1] 1.37ns
_ifconv293:92  %sel_tmp239 = and i1 %tmp_162_0_i, %sel_tmp238

ST_20: sel_tmp240 [1/1] 1.37ns
_ifconv293:93  %sel_tmp240 = select i1 %sel_tmp239, float %weights_temp_3_11, float %sel_tmp237

ST_20: sel_tmp241 [1/1] 1.62ns
_ifconv293:94  %sel_tmp241 = icmp eq i3 %weightID_10_i, -4

ST_20: sel_tmp242 [1/1] 1.37ns
_ifconv293:95  %sel_tmp242 = and i1 %tmp_162_0_i, %sel_tmp241

ST_20: sel_tmp243 [1/1] 1.37ns
_ifconv293:96  %sel_tmp243 = select i1 %sel_tmp242, float %weights_temp_4_11, float %sel_tmp240

ST_20: tmp_166_11_7_i [4/4] 5.70ns
_ifconv293:113  %tmp_166_11_7_i = fmul float %p_95_i, %p_read_2

ST_20: accumulator_11_2_i [5/5] 7.26ns
_ifconv293:117  %accumulator_11_2_i = fadd float %accumulator_11_1_i, %tmp_166_11_2_i

ST_20: WBRAM_12_0_3_load [1/4] 2.61ns
_ifconv320:38  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr, align 4

ST_20: WBRAM_12_1_3_load [1/4] 2.61ns
_ifconv320:40  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr, align 4

ST_20: WBRAM_12_2_3_load [1/4] 2.61ns
_ifconv320:42  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr, align 4

ST_20: weights_temp_3_12 [1/1] 1.57ns
_ifconv320:43  %weights_temp_3_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_3_load, float %WBRAM_12_1_3_load, float %WBRAM_12_2_3_load, i2 %tmp_88)

ST_20: WBRAM_12_0_5_load [2/4] 2.61ns
_ifconv320:53  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr, align 4

ST_20: WBRAM_12_1_5_load [2/4] 2.61ns
_ifconv320:55  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr, align 4

ST_20: WBRAM_12_2_5_load [2/4] 2.61ns
_ifconv320:57  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr, align 4

ST_20: WBRAM_12_0_6_load [2/4] 2.61ns
_ifconv320:61  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr, align 4

ST_20: WBRAM_12_1_6_load [2/4] 2.61ns
_ifconv320:63  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr, align 4

ST_20: WBRAM_12_2_6_load [2/4] 2.61ns
_ifconv320:65  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr, align 4

ST_20: p_103_i [1/1] 1.37ns
_ifconv320:75  %p_103_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_12

ST_20: WBRAM_12_0_8_load [2/4] 2.61ns
_ifconv320:77  %WBRAM_12_0_8_load = load float* %WBRAM_12_0_8_addr, align 4

ST_20: WBRAM_12_1_8_load [2/4] 2.61ns
_ifconv320:79  %WBRAM_12_1_8_load = load float* %WBRAM_12_1_8_addr, align 4

ST_20: WBRAM_12_2_8_load [2/4] 2.61ns
_ifconv320:81  %WBRAM_12_2_8_load = load float* %WBRAM_12_2_8_addr, align 4

ST_20: sel_tmp259 [1/1] 1.62ns
_ifconv320:91  %sel_tmp259 = icmp eq i3 %weightID_11_i, 3

ST_20: sel_tmp260 [1/1] 1.37ns
_ifconv320:92  %sel_tmp260 = and i1 %tmp_162_0_i, %sel_tmp259

ST_20: sel_tmp261 [1/1] 1.37ns
_ifconv320:93  %sel_tmp261 = select i1 %sel_tmp260, float %weights_temp_3_12, float %sel_tmp258

ST_20: sel_tmp262 [1/1] 1.62ns
_ifconv320:94  %sel_tmp262 = icmp eq i3 %weightID_11_i, -4

ST_20: sel_tmp263 [1/1] 1.37ns
_ifconv320:95  %sel_tmp263 = and i1 %tmp_162_0_i, %sel_tmp262

ST_20: sel_tmp264 [1/1] 1.37ns
_ifconv320:96  %sel_tmp264 = select i1 %sel_tmp263, float %weights_temp_4_12, float %sel_tmp261

ST_20: tmp_166_12_7_i [4/4] 5.70ns
_ifconv320:113  %tmp_166_12_7_i = fmul float %p_103_i, %p_read_2

ST_20: accumulator_12_2_i [5/5] 7.26ns
_ifconv320:117  %accumulator_12_2_i = fadd float %accumulator_12_1_i, %tmp_166_12_2_i

ST_20: WBRAM_13_0_3_load [1/4] 2.61ns
_ifconv347:38  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr, align 4

ST_20: WBRAM_13_1_3_load [1/4] 2.61ns
_ifconv347:40  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr, align 4

ST_20: WBRAM_13_2_3_load [1/4] 2.61ns
_ifconv347:42  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr, align 4

ST_20: weights_temp_3_13 [1/1] 1.57ns
_ifconv347:43  %weights_temp_3_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_3_load, float %WBRAM_13_1_3_load, float %WBRAM_13_2_3_load, i2 %tmp_95)

ST_20: WBRAM_13_0_5_load [2/4] 2.61ns
_ifconv347:53  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr, align 4

ST_20: WBRAM_13_1_5_load [2/4] 2.61ns
_ifconv347:55  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr, align 4

ST_20: WBRAM_13_2_5_load [2/4] 2.61ns
_ifconv347:57  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr, align 4

ST_20: WBRAM_13_0_6_load [2/4] 2.61ns
_ifconv347:61  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr, align 4

ST_20: WBRAM_13_1_6_load [2/4] 2.61ns
_ifconv347:63  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr, align 4

ST_20: WBRAM_13_2_6_load [2/4] 2.61ns
_ifconv347:65  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr, align 4

ST_20: p_111_i [1/1] 1.37ns
_ifconv347:75  %p_111_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_13

ST_20: WBRAM_13_0_8_load [2/4] 2.61ns
_ifconv347:77  %WBRAM_13_0_8_load = load float* %WBRAM_13_0_8_addr, align 4

ST_20: WBRAM_13_1_8_load [2/4] 2.61ns
_ifconv347:79  %WBRAM_13_1_8_load = load float* %WBRAM_13_1_8_addr, align 4

ST_20: WBRAM_13_2_8_load [2/4] 2.61ns
_ifconv347:81  %WBRAM_13_2_8_load = load float* %WBRAM_13_2_8_addr, align 4

ST_20: sel_tmp280 [1/1] 1.62ns
_ifconv347:91  %sel_tmp280 = icmp eq i3 %weightID_12_i, 3

ST_20: sel_tmp281 [1/1] 1.37ns
_ifconv347:92  %sel_tmp281 = and i1 %tmp_162_0_i, %sel_tmp280

ST_20: sel_tmp282 [1/1] 1.37ns
_ifconv347:93  %sel_tmp282 = select i1 %sel_tmp281, float %weights_temp_3_13, float %sel_tmp279

ST_20: sel_tmp283 [1/1] 1.62ns
_ifconv347:94  %sel_tmp283 = icmp eq i3 %weightID_12_i, -4

ST_20: sel_tmp284 [1/1] 1.37ns
_ifconv347:95  %sel_tmp284 = and i1 %tmp_162_0_i, %sel_tmp283

ST_20: sel_tmp285 [1/1] 1.37ns
_ifconv347:96  %sel_tmp285 = select i1 %sel_tmp284, float %weights_temp_4_13, float %sel_tmp282

ST_20: tmp_166_13_7_i [4/4] 5.70ns
_ifconv347:113  %tmp_166_13_7_i = fmul float %p_111_i, %p_read_2

ST_20: accumulator_13_2_i [5/5] 7.26ns
_ifconv347:117  %accumulator_13_2_i = fadd float %accumulator_13_1_i, %tmp_166_13_2_i

ST_20: WBRAM_14_0_3_load [1/4] 2.61ns
_ifconv374:38  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr, align 4

ST_20: WBRAM_14_1_3_load [1/4] 2.61ns
_ifconv374:40  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr, align 4

ST_20: WBRAM_14_2_3_load [1/4] 2.61ns
_ifconv374:42  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr, align 4

ST_20: weights_temp_3_14 [1/1] 1.57ns
_ifconv374:43  %weights_temp_3_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_3_load, float %WBRAM_14_1_3_load, float %WBRAM_14_2_3_load, i2 %tmp_102)

ST_20: WBRAM_14_0_5_load [2/4] 2.61ns
_ifconv374:53  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr, align 4

ST_20: WBRAM_14_1_5_load [2/4] 2.61ns
_ifconv374:55  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr, align 4

ST_20: WBRAM_14_2_5_load [2/4] 2.61ns
_ifconv374:57  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr, align 4

ST_20: WBRAM_14_0_6_load [2/4] 2.61ns
_ifconv374:61  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr, align 4

ST_20: WBRAM_14_1_6_load [2/4] 2.61ns
_ifconv374:63  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr, align 4

ST_20: WBRAM_14_2_6_load [2/4] 2.61ns
_ifconv374:65  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr, align 4

ST_20: p_119_i [1/1] 1.37ns
_ifconv374:75  %p_119_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_14

ST_20: WBRAM_14_0_8_load [2/4] 2.61ns
_ifconv374:77  %WBRAM_14_0_8_load = load float* %WBRAM_14_0_8_addr, align 4

ST_20: WBRAM_14_1_8_load [2/4] 2.61ns
_ifconv374:79  %WBRAM_14_1_8_load = load float* %WBRAM_14_1_8_addr, align 4

ST_20: WBRAM_14_2_8_load [2/4] 2.61ns
_ifconv374:81  %WBRAM_14_2_8_load = load float* %WBRAM_14_2_8_addr, align 4

ST_20: sel_tmp301 [1/1] 1.62ns
_ifconv374:91  %sel_tmp301 = icmp eq i3 %weightID_13_i, 3

ST_20: sel_tmp302 [1/1] 1.37ns
_ifconv374:92  %sel_tmp302 = and i1 %tmp_162_0_i, %sel_tmp301

ST_20: sel_tmp303 [1/1] 1.37ns
_ifconv374:93  %sel_tmp303 = select i1 %sel_tmp302, float %weights_temp_3_14, float %sel_tmp300

ST_20: sel_tmp304 [1/1] 1.62ns
_ifconv374:94  %sel_tmp304 = icmp eq i3 %weightID_13_i, -4

ST_20: sel_tmp305 [1/1] 1.37ns
_ifconv374:95  %sel_tmp305 = and i1 %tmp_162_0_i, %sel_tmp304

ST_20: sel_tmp306 [1/1] 1.37ns
_ifconv374:96  %sel_tmp306 = select i1 %sel_tmp305, float %weights_temp_4_14, float %sel_tmp303

ST_20: tmp_166_14_7_i [4/4] 5.70ns
_ifconv374:113  %tmp_166_14_7_i = fmul float %p_119_i, %p_read_2

ST_20: accumulator_14_2_i [5/5] 7.26ns
_ifconv374:117  %accumulator_14_2_i = fadd float %accumulator_14_1_i, %tmp_166_14_2_i

ST_20: WBRAM_15_0_3_load [1/4] 2.61ns
_ifconv401:38  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr, align 4

ST_20: WBRAM_15_1_3_load [1/4] 2.61ns
_ifconv401:40  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr, align 4

ST_20: WBRAM_15_2_3_load [1/4] 2.61ns
_ifconv401:42  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr, align 4

ST_20: weights_temp_3_15 [1/1] 1.57ns
_ifconv401:43  %weights_temp_3_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_3_load, float %WBRAM_15_1_3_load, float %WBRAM_15_2_3_load, i2 %tmp_109)

ST_20: WBRAM_15_0_5_load [2/4] 2.61ns
_ifconv401:53  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr, align 4

ST_20: WBRAM_15_1_5_load [2/4] 2.61ns
_ifconv401:55  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr, align 4

ST_20: WBRAM_15_2_5_load [2/4] 2.61ns
_ifconv401:57  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr, align 4

ST_20: WBRAM_15_0_6_load [2/4] 2.61ns
_ifconv401:61  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr, align 4

ST_20: WBRAM_15_1_6_load [2/4] 2.61ns
_ifconv401:63  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr, align 4

ST_20: WBRAM_15_2_6_load [2/4] 2.61ns
_ifconv401:65  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr, align 4

ST_20: p_127_i [1/1] 1.37ns
_ifconv401:75  %p_127_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_7_15

ST_20: WBRAM_15_0_8_load [2/4] 2.61ns
_ifconv401:77  %WBRAM_15_0_8_load = load float* %WBRAM_15_0_8_addr, align 4

ST_20: WBRAM_15_1_8_load [2/4] 2.61ns
_ifconv401:79  %WBRAM_15_1_8_load = load float* %WBRAM_15_1_8_addr, align 4

ST_20: WBRAM_15_2_8_load [2/4] 2.61ns
_ifconv401:81  %WBRAM_15_2_8_load = load float* %WBRAM_15_2_8_addr, align 4

ST_20: sel_tmp322 [1/1] 1.62ns
_ifconv401:91  %sel_tmp322 = icmp eq i3 %weightID_14_i, 3

ST_20: sel_tmp323 [1/1] 1.37ns
_ifconv401:92  %sel_tmp323 = and i1 %tmp_162_0_i, %sel_tmp322

ST_20: sel_tmp324 [1/1] 1.37ns
_ifconv401:93  %sel_tmp324 = select i1 %sel_tmp323, float %weights_temp_3_15, float %sel_tmp321

ST_20: sel_tmp325 [1/1] 1.62ns
_ifconv401:94  %sel_tmp325 = icmp eq i3 %weightID_14_i, -4

ST_20: sel_tmp326 [1/1] 1.37ns
_ifconv401:95  %sel_tmp326 = and i1 %tmp_162_0_i, %sel_tmp325

ST_20: sel_tmp327 [1/1] 1.37ns
_ifconv401:96  %sel_tmp327 = select i1 %sel_tmp326, float %weights_temp_4_15, float %sel_tmp324

ST_20: tmp_166_15_7_i [4/4] 5.70ns
_ifconv401:113  %tmp_166_15_7_i = fmul float %p_127_i, %p_read_2

ST_20: accumulator_15_2_i [5/5] 7.26ns
_ifconv401:117  %accumulator_15_2_i = fadd float %accumulator_15_1_i, %tmp_166_15_2_i


 <State 21>: 8.29ns
ST_21: p_3_i [1/1] 1.37ns
_ifconv:50  %p_3_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3

ST_21: WBRAM_0_0_5_load [1/4] 2.61ns
_ifconv:59  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr, align 4

ST_21: WBRAM_0_1_5_load [1/4] 2.61ns
_ifconv:61  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr, align 4

ST_21: WBRAM_0_2_5_load [1/4] 2.61ns
_ifconv:63  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr, align 4

ST_21: weights_temp_5 [1/1] 1.57ns
_ifconv:64  %weights_temp_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_5_load, float %WBRAM_0_1_5_load, float %WBRAM_0_2_5_load, i2 %tmp_5)

ST_21: p_5_i [1/1] 1.37ns
_ifconv:65  %p_5_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5

ST_21: WBRAM_0_0_6_load [1/4] 2.61ns
_ifconv:67  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr, align 4

ST_21: WBRAM_0_1_6_load [1/4] 2.61ns
_ifconv:69  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr, align 4

ST_21: WBRAM_0_2_6_load [1/4] 2.61ns
_ifconv:71  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr, align 4

ST_21: weights_temp_6 [1/1] 1.57ns
_ifconv:72  %weights_temp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_6_load, float %WBRAM_0_1_6_load, float %WBRAM_0_2_6_load, i2 %tmp_5)

ST_21: p_6_i [1/1] 1.37ns
_ifconv:73  %p_6_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6

ST_21: WBRAM_0_0_8_load [1/4] 2.61ns
_ifconv:83  %WBRAM_0_0_8_load = load float* %WBRAM_0_0_8_addr, align 4

ST_21: WBRAM_0_1_8_load [1/4] 2.61ns
_ifconv:85  %WBRAM_0_1_8_load = load float* %WBRAM_0_1_8_addr, align 4

ST_21: WBRAM_0_2_8_load [1/4] 2.61ns
_ifconv:87  %WBRAM_0_2_8_load = load float* %WBRAM_0_2_8_addr, align 4

ST_21: tmp_s [1/1] 1.57ns
_ifconv:88  %tmp_s = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_0_0_8_load, float %WBRAM_0_1_8_load, float %WBRAM_0_2_8_load, i2 %tmp_5)

ST_21: p_8_i [1/1] 1.37ns
_ifconv:89  %p_8_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_s

ST_21: sel_tmp13 [1/1] 1.62ns
_ifconv:103  %sel_tmp13 = icmp eq i3 %weightID_i, -3

ST_21: sel_tmp14 [1/1] 1.37ns
_ifconv:104  %sel_tmp14 = and i1 %tmp_162_0_i, %sel_tmp13

ST_21: sel_tmp15 [1/1] 1.37ns
_ifconv:105  %sel_tmp15 = select i1 %sel_tmp14, float %weights_temp_5, float %sel_tmp12

ST_21: sel_tmp16 [1/1] 1.62ns
_ifconv:106  %sel_tmp16 = icmp eq i3 %weightID_i, -2

ST_21: sel_tmp17 [1/1] 1.37ns
_ifconv:107  %sel_tmp17 = and i1 %tmp_162_0_i, %sel_tmp16

ST_21: sel_tmp18 [1/1] 1.37ns
_ifconv:108  %sel_tmp18 = select i1 %sel_tmp17, float %weights_temp_6, float %sel_tmp15

ST_21: sel_tmp19 [1/1] 1.62ns
_ifconv:109  %sel_tmp19 = icmp eq i3 %weightID_i, 0

ST_21: sel_tmp20 [1/1] 1.37ns
_ifconv:110  %sel_tmp20 = and i1 %tmp_162_0_i, %sel_tmp19

ST_21: weights_local_load_0_4_i [1/1] 1.37ns
_ifconv:111  %weights_local_load_0_4_i = select i1 %sel_tmp20, float %weights_temp_0, float %sel_tmp18

ST_21: tmp_166_0_3_i [4/4] 5.70ns
_ifconv:115  %tmp_166_0_3_i = fmul float %p_3_i, %p_read_6

ST_21: tmp_166_0_7_i [3/4] 5.70ns
_ifconv:119  %tmp_166_0_7_i = fmul float %p_7_i, %p_read_2

ST_21: accumulator_0_2_i [4/5] 7.26ns
_ifconv:123  %accumulator_0_2_i = fadd float %accumulator_0_1_i, %tmp_166_0_2_i

ST_21: p_11_i [1/1] 1.37ns
_ifconv23:44  %p_11_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_1

ST_21: WBRAM_1_0_5_load [1/4] 2.61ns
_ifconv23:53  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr, align 4

ST_21: WBRAM_1_1_5_load [1/4] 2.61ns
_ifconv23:55  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr, align 4

ST_21: WBRAM_1_2_5_load [1/4] 2.61ns
_ifconv23:57  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr, align 4

ST_21: weights_temp_5_1 [1/1] 1.57ns
_ifconv23:58  %weights_temp_5_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_5_load, float %WBRAM_1_1_5_load, float %WBRAM_1_2_5_load, i2 %tmp_11)

ST_21: p_13_i [1/1] 1.37ns
_ifconv23:59  %p_13_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_1

ST_21: WBRAM_1_0_6_load [1/4] 2.61ns
_ifconv23:61  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr, align 4

ST_21: WBRAM_1_1_6_load [1/4] 2.61ns
_ifconv23:63  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr, align 4

ST_21: WBRAM_1_2_6_load [1/4] 2.61ns
_ifconv23:65  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr, align 4

ST_21: weights_temp_6_1 [1/1] 1.57ns
_ifconv23:66  %weights_temp_6_1 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_6_load, float %WBRAM_1_1_6_load, float %WBRAM_1_2_6_load, i2 %tmp_11)

ST_21: p_14_i [1/1] 1.37ns
_ifconv23:67  %p_14_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_1

ST_21: WBRAM_1_0_8_load [1/4] 2.61ns
_ifconv23:77  %WBRAM_1_0_8_load = load float* %WBRAM_1_0_8_addr, align 4

ST_21: WBRAM_1_1_8_load [1/4] 2.61ns
_ifconv23:79  %WBRAM_1_1_8_load = load float* %WBRAM_1_1_8_addr, align 4

ST_21: WBRAM_1_2_8_load [1/4] 2.61ns
_ifconv23:81  %WBRAM_1_2_8_load = load float* %WBRAM_1_2_8_addr, align 4

ST_21: tmp_12 [1/1] 1.57ns
_ifconv23:82  %tmp_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_1_0_8_load, float %WBRAM_1_1_8_load, float %WBRAM_1_2_8_load, i2 %tmp_11)

ST_21: p_16_i [1/1] 1.37ns
_ifconv23:83  %p_16_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_12

ST_21: sel_tmp34 [1/1] 1.62ns
_ifconv23:97  %sel_tmp34 = icmp eq i3 %weightID_1_i, -3

ST_21: sel_tmp35 [1/1] 1.37ns
_ifconv23:98  %sel_tmp35 = and i1 %tmp_162_0_i, %sel_tmp34

ST_21: sel_tmp36 [1/1] 1.37ns
_ifconv23:99  %sel_tmp36 = select i1 %sel_tmp35, float %weights_temp_5_1, float %sel_tmp33

ST_21: sel_tmp37 [1/1] 1.62ns
_ifconv23:100  %sel_tmp37 = icmp eq i3 %weightID_1_i, -2

ST_21: sel_tmp38 [1/1] 1.37ns
_ifconv23:101  %sel_tmp38 = and i1 %tmp_162_0_i, %sel_tmp37

ST_21: sel_tmp39 [1/1] 1.37ns
_ifconv23:102  %sel_tmp39 = select i1 %sel_tmp38, float %weights_temp_6_1, float %sel_tmp36

ST_21: sel_tmp40 [1/1] 1.62ns
_ifconv23:103  %sel_tmp40 = icmp eq i3 %weightID_1_i, 0

ST_21: sel_tmp41 [1/1] 1.37ns
_ifconv23:104  %sel_tmp41 = and i1 %tmp_162_0_i, %sel_tmp40

ST_21: weights_local_load_1_4_i [1/1] 1.37ns
_ifconv23:105  %weights_local_load_1_4_i = select i1 %sel_tmp41, float %weights_temp_0_1, float %sel_tmp39

ST_21: tmp_166_1_3_i [4/4] 5.70ns
_ifconv23:109  %tmp_166_1_3_i = fmul float %p_11_i, %p_read_6

ST_21: tmp_166_1_7_i [3/4] 5.70ns
_ifconv23:113  %tmp_166_1_7_i = fmul float %p_15_i, %p_read_2

ST_21: accumulator_1_2_i [4/5] 7.26ns
_ifconv23:117  %accumulator_1_2_i = fadd float %accumulator_1_1_i, %tmp_166_1_2_i

ST_21: p_19_i [1/1] 1.37ns
_ifconv50:44  %p_19_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_2

ST_21: WBRAM_2_0_5_load [1/4] 2.61ns
_ifconv50:53  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr, align 4

ST_21: WBRAM_2_1_5_load [1/4] 2.61ns
_ifconv50:55  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr, align 4

ST_21: WBRAM_2_2_5_load [1/4] 2.61ns
_ifconv50:57  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr, align 4

ST_21: weights_temp_5_2 [1/1] 1.57ns
_ifconv50:58  %weights_temp_5_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_5_load, float %WBRAM_2_1_5_load, float %WBRAM_2_2_5_load, i2 %tmp_18)

ST_21: p_21_i [1/1] 1.37ns
_ifconv50:59  %p_21_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_2

ST_21: WBRAM_2_0_6_load [1/4] 2.61ns
_ifconv50:61  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr, align 4

ST_21: WBRAM_2_1_6_load [1/4] 2.61ns
_ifconv50:63  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr, align 4

ST_21: WBRAM_2_2_6_load [1/4] 2.61ns
_ifconv50:65  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr, align 4

ST_21: weights_temp_6_2 [1/1] 1.57ns
_ifconv50:66  %weights_temp_6_2 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_6_load, float %WBRAM_2_1_6_load, float %WBRAM_2_2_6_load, i2 %tmp_18)

ST_21: p_22_i [1/1] 1.37ns
_ifconv50:67  %p_22_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_2

ST_21: WBRAM_2_0_8_load [1/4] 2.61ns
_ifconv50:77  %WBRAM_2_0_8_load = load float* %WBRAM_2_0_8_addr, align 4

ST_21: WBRAM_2_1_8_load [1/4] 2.61ns
_ifconv50:79  %WBRAM_2_1_8_load = load float* %WBRAM_2_1_8_addr, align 4

ST_21: WBRAM_2_2_8_load [1/4] 2.61ns
_ifconv50:81  %WBRAM_2_2_8_load = load float* %WBRAM_2_2_8_addr, align 4

ST_21: tmp_19 [1/1] 1.57ns
_ifconv50:82  %tmp_19 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_2_0_8_load, float %WBRAM_2_1_8_load, float %WBRAM_2_2_8_load, i2 %tmp_18)

ST_21: p_24_i [1/1] 1.37ns
_ifconv50:83  %p_24_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_19

ST_21: sel_tmp55 [1/1] 1.62ns
_ifconv50:97  %sel_tmp55 = icmp eq i3 %weightID_2_i, -3

ST_21: sel_tmp56 [1/1] 1.37ns
_ifconv50:98  %sel_tmp56 = and i1 %tmp_162_0_i, %sel_tmp55

ST_21: sel_tmp57 [1/1] 1.37ns
_ifconv50:99  %sel_tmp57 = select i1 %sel_tmp56, float %weights_temp_5_2, float %sel_tmp54

ST_21: sel_tmp58 [1/1] 1.62ns
_ifconv50:100  %sel_tmp58 = icmp eq i3 %weightID_2_i, -2

ST_21: sel_tmp59 [1/1] 1.37ns
_ifconv50:101  %sel_tmp59 = and i1 %tmp_162_0_i, %sel_tmp58

ST_21: sel_tmp60 [1/1] 1.37ns
_ifconv50:102  %sel_tmp60 = select i1 %sel_tmp59, float %weights_temp_6_2, float %sel_tmp57

ST_21: sel_tmp61 [1/1] 1.62ns
_ifconv50:103  %sel_tmp61 = icmp eq i3 %weightID_2_i, 0

ST_21: sel_tmp62 [1/1] 1.37ns
_ifconv50:104  %sel_tmp62 = and i1 %tmp_162_0_i, %sel_tmp61

ST_21: weights_local_load_2_4_i [1/1] 1.37ns
_ifconv50:105  %weights_local_load_2_4_i = select i1 %sel_tmp62, float %weights_temp_0_2, float %sel_tmp60

ST_21: tmp_166_2_3_i [4/4] 5.70ns
_ifconv50:109  %tmp_166_2_3_i = fmul float %p_19_i, %p_read_6

ST_21: tmp_166_2_7_i [3/4] 5.70ns
_ifconv50:113  %tmp_166_2_7_i = fmul float %p_23_i, %p_read_2

ST_21: accumulator_2_2_i [4/5] 7.26ns
_ifconv50:117  %accumulator_2_2_i = fadd float %accumulator_2_1_i, %tmp_166_2_2_i

ST_21: p_27_i [1/1] 1.37ns
_ifconv77:44  %p_27_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_3

ST_21: WBRAM_3_0_5_load [1/4] 2.61ns
_ifconv77:53  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr, align 4

ST_21: WBRAM_3_1_5_load [1/4] 2.61ns
_ifconv77:55  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr, align 4

ST_21: WBRAM_3_2_5_load [1/4] 2.61ns
_ifconv77:57  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr, align 4

ST_21: weights_temp_5_3 [1/1] 1.57ns
_ifconv77:58  %weights_temp_5_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_5_load, float %WBRAM_3_1_5_load, float %WBRAM_3_2_5_load, i2 %tmp_25)

ST_21: p_29_i [1/1] 1.37ns
_ifconv77:59  %p_29_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_3

ST_21: WBRAM_3_0_6_load [1/4] 2.61ns
_ifconv77:61  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr, align 4

ST_21: WBRAM_3_1_6_load [1/4] 2.61ns
_ifconv77:63  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr, align 4

ST_21: WBRAM_3_2_6_load [1/4] 2.61ns
_ifconv77:65  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr, align 4

ST_21: weights_temp_6_3 [1/1] 1.57ns
_ifconv77:66  %weights_temp_6_3 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_6_load, float %WBRAM_3_1_6_load, float %WBRAM_3_2_6_load, i2 %tmp_25)

ST_21: p_30_i [1/1] 1.37ns
_ifconv77:67  %p_30_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_3

ST_21: WBRAM_3_0_8_load [1/4] 2.61ns
_ifconv77:77  %WBRAM_3_0_8_load = load float* %WBRAM_3_0_8_addr, align 4

ST_21: WBRAM_3_1_8_load [1/4] 2.61ns
_ifconv77:79  %WBRAM_3_1_8_load = load float* %WBRAM_3_1_8_addr, align 4

ST_21: WBRAM_3_2_8_load [1/4] 2.61ns
_ifconv77:81  %WBRAM_3_2_8_load = load float* %WBRAM_3_2_8_addr, align 4

ST_21: tmp_26 [1/1] 1.57ns
_ifconv77:82  %tmp_26 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_3_0_8_load, float %WBRAM_3_1_8_load, float %WBRAM_3_2_8_load, i2 %tmp_25)

ST_21: p_32_i [1/1] 1.37ns
_ifconv77:83  %p_32_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_26

ST_21: sel_tmp76 [1/1] 1.62ns
_ifconv77:97  %sel_tmp76 = icmp eq i3 %weightID_3_i, -3

ST_21: sel_tmp77 [1/1] 1.37ns
_ifconv77:98  %sel_tmp77 = and i1 %tmp_162_0_i, %sel_tmp76

ST_21: sel_tmp78 [1/1] 1.37ns
_ifconv77:99  %sel_tmp78 = select i1 %sel_tmp77, float %weights_temp_5_3, float %sel_tmp75

ST_21: sel_tmp79 [1/1] 1.62ns
_ifconv77:100  %sel_tmp79 = icmp eq i3 %weightID_3_i, -2

ST_21: sel_tmp80 [1/1] 1.37ns
_ifconv77:101  %sel_tmp80 = and i1 %tmp_162_0_i, %sel_tmp79

ST_21: sel_tmp81 [1/1] 1.37ns
_ifconv77:102  %sel_tmp81 = select i1 %sel_tmp80, float %weights_temp_6_3, float %sel_tmp78

ST_21: sel_tmp82 [1/1] 1.62ns
_ifconv77:103  %sel_tmp82 = icmp eq i3 %weightID_3_i, 0

ST_21: sel_tmp83 [1/1] 1.37ns
_ifconv77:104  %sel_tmp83 = and i1 %tmp_162_0_i, %sel_tmp82

ST_21: weights_local_load_3_4_i [1/1] 1.37ns
_ifconv77:105  %weights_local_load_3_4_i = select i1 %sel_tmp83, float %weights_temp_0_3, float %sel_tmp81

ST_21: tmp_166_3_3_i [4/4] 5.70ns
_ifconv77:109  %tmp_166_3_3_i = fmul float %p_27_i, %p_read_6

ST_21: tmp_166_3_7_i [3/4] 5.70ns
_ifconv77:113  %tmp_166_3_7_i = fmul float %p_31_i, %p_read_2

ST_21: accumulator_3_2_i [4/5] 7.26ns
_ifconv77:117  %accumulator_3_2_i = fadd float %accumulator_3_1_i, %tmp_166_3_2_i

ST_21: p_35_i [1/1] 1.37ns
_ifconv104:44  %p_35_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_4

ST_21: WBRAM_4_0_5_load [1/4] 2.61ns
_ifconv104:53  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr, align 4

ST_21: WBRAM_4_1_5_load [1/4] 2.61ns
_ifconv104:55  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr, align 4

ST_21: WBRAM_4_2_5_load [1/4] 2.61ns
_ifconv104:57  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr, align 4

ST_21: weights_temp_5_4 [1/1] 1.57ns
_ifconv104:58  %weights_temp_5_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_5_load, float %WBRAM_4_1_5_load, float %WBRAM_4_2_5_load, i2 %tmp_32)

ST_21: p_37_i [1/1] 1.37ns
_ifconv104:59  %p_37_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_4

ST_21: WBRAM_4_0_6_load [1/4] 2.61ns
_ifconv104:61  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr, align 4

ST_21: WBRAM_4_1_6_load [1/4] 2.61ns
_ifconv104:63  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr, align 4

ST_21: WBRAM_4_2_6_load [1/4] 2.61ns
_ifconv104:65  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr, align 4

ST_21: weights_temp_6_4 [1/1] 1.57ns
_ifconv104:66  %weights_temp_6_4 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_6_load, float %WBRAM_4_1_6_load, float %WBRAM_4_2_6_load, i2 %tmp_32)

ST_21: p_38_i [1/1] 1.37ns
_ifconv104:67  %p_38_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_4

ST_21: WBRAM_4_0_8_load [1/4] 2.61ns
_ifconv104:77  %WBRAM_4_0_8_load = load float* %WBRAM_4_0_8_addr, align 4

ST_21: WBRAM_4_1_8_load [1/4] 2.61ns
_ifconv104:79  %WBRAM_4_1_8_load = load float* %WBRAM_4_1_8_addr, align 4

ST_21: WBRAM_4_2_8_load [1/4] 2.61ns
_ifconv104:81  %WBRAM_4_2_8_load = load float* %WBRAM_4_2_8_addr, align 4

ST_21: tmp_33 [1/1] 1.57ns
_ifconv104:82  %tmp_33 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_4_0_8_load, float %WBRAM_4_1_8_load, float %WBRAM_4_2_8_load, i2 %tmp_32)

ST_21: p_40_i [1/1] 1.37ns
_ifconv104:83  %p_40_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_33

ST_21: sel_tmp97 [1/1] 1.62ns
_ifconv104:97  %sel_tmp97 = icmp eq i3 %weightID_4_i, -3

ST_21: sel_tmp98 [1/1] 1.37ns
_ifconv104:98  %sel_tmp98 = and i1 %tmp_162_0_i, %sel_tmp97

ST_21: sel_tmp99 [1/1] 1.37ns
_ifconv104:99  %sel_tmp99 = select i1 %sel_tmp98, float %weights_temp_5_4, float %sel_tmp96

ST_21: sel_tmp100 [1/1] 1.62ns
_ifconv104:100  %sel_tmp100 = icmp eq i3 %weightID_4_i, -2

ST_21: sel_tmp101 [1/1] 1.37ns
_ifconv104:101  %sel_tmp101 = and i1 %tmp_162_0_i, %sel_tmp100

ST_21: sel_tmp102 [1/1] 1.37ns
_ifconv104:102  %sel_tmp102 = select i1 %sel_tmp101, float %weights_temp_6_4, float %sel_tmp99

ST_21: sel_tmp103 [1/1] 1.62ns
_ifconv104:103  %sel_tmp103 = icmp eq i3 %weightID_4_i, 0

ST_21: sel_tmp104 [1/1] 1.37ns
_ifconv104:104  %sel_tmp104 = and i1 %tmp_162_0_i, %sel_tmp103

ST_21: weights_local_load_4_4_i [1/1] 1.37ns
_ifconv104:105  %weights_local_load_4_4_i = select i1 %sel_tmp104, float %weights_temp_0_4, float %sel_tmp102

ST_21: tmp_166_4_3_i [4/4] 5.70ns
_ifconv104:109  %tmp_166_4_3_i = fmul float %p_35_i, %p_read_6

ST_21: tmp_166_4_7_i [3/4] 5.70ns
_ifconv104:113  %tmp_166_4_7_i = fmul float %p_39_i, %p_read_2

ST_21: accumulator_4_2_i [4/5] 7.26ns
_ifconv104:117  %accumulator_4_2_i = fadd float %accumulator_4_1_i, %tmp_166_4_2_i

ST_21: p_43_i [1/1] 1.37ns
_ifconv131:44  %p_43_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_5

ST_21: WBRAM_5_0_5_load [1/4] 2.61ns
_ifconv131:53  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr, align 4

ST_21: WBRAM_5_1_5_load [1/4] 2.61ns
_ifconv131:55  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr, align 4

ST_21: WBRAM_5_2_5_load [1/4] 2.61ns
_ifconv131:57  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr, align 4

ST_21: weights_temp_5_5 [1/1] 1.57ns
_ifconv131:58  %weights_temp_5_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_5_load, float %WBRAM_5_1_5_load, float %WBRAM_5_2_5_load, i2 %tmp_39)

ST_21: p_45_i [1/1] 1.37ns
_ifconv131:59  %p_45_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_5

ST_21: WBRAM_5_0_6_load [1/4] 2.61ns
_ifconv131:61  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr, align 4

ST_21: WBRAM_5_1_6_load [1/4] 2.61ns
_ifconv131:63  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr, align 4

ST_21: WBRAM_5_2_6_load [1/4] 2.61ns
_ifconv131:65  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr, align 4

ST_21: weights_temp_6_5 [1/1] 1.57ns
_ifconv131:66  %weights_temp_6_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_6_load, float %WBRAM_5_1_6_load, float %WBRAM_5_2_6_load, i2 %tmp_39)

ST_21: p_46_i [1/1] 1.37ns
_ifconv131:67  %p_46_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_5

ST_21: WBRAM_5_0_8_load [1/4] 2.61ns
_ifconv131:77  %WBRAM_5_0_8_load = load float* %WBRAM_5_0_8_addr, align 4

ST_21: WBRAM_5_1_8_load [1/4] 2.61ns
_ifconv131:79  %WBRAM_5_1_8_load = load float* %WBRAM_5_1_8_addr, align 4

ST_21: WBRAM_5_2_8_load [1/4] 2.61ns
_ifconv131:81  %WBRAM_5_2_8_load = load float* %WBRAM_5_2_8_addr, align 4

ST_21: tmp_40 [1/1] 1.57ns
_ifconv131:82  %tmp_40 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_5_0_8_load, float %WBRAM_5_1_8_load, float %WBRAM_5_2_8_load, i2 %tmp_39)

ST_21: p_48_i [1/1] 1.37ns
_ifconv131:83  %p_48_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_40

ST_21: sel_tmp118 [1/1] 1.62ns
_ifconv131:97  %sel_tmp118 = icmp eq i3 %weightID_5_i, -3

ST_21: sel_tmp119 [1/1] 1.37ns
_ifconv131:98  %sel_tmp119 = and i1 %tmp_162_0_i, %sel_tmp118

ST_21: sel_tmp120 [1/1] 1.37ns
_ifconv131:99  %sel_tmp120 = select i1 %sel_tmp119, float %weights_temp_5_5, float %sel_tmp117

ST_21: sel_tmp121 [1/1] 1.62ns
_ifconv131:100  %sel_tmp121 = icmp eq i3 %weightID_5_i, -2

ST_21: sel_tmp122 [1/1] 1.37ns
_ifconv131:101  %sel_tmp122 = and i1 %tmp_162_0_i, %sel_tmp121

ST_21: sel_tmp123 [1/1] 1.37ns
_ifconv131:102  %sel_tmp123 = select i1 %sel_tmp122, float %weights_temp_6_5, float %sel_tmp120

ST_21: sel_tmp124 [1/1] 1.62ns
_ifconv131:103  %sel_tmp124 = icmp eq i3 %weightID_5_i, 0

ST_21: sel_tmp125 [1/1] 1.37ns
_ifconv131:104  %sel_tmp125 = and i1 %tmp_162_0_i, %sel_tmp124

ST_21: weights_local_load_5_4_i [1/1] 1.37ns
_ifconv131:105  %weights_local_load_5_4_i = select i1 %sel_tmp125, float %weights_temp_0_5, float %sel_tmp123

ST_21: tmp_166_5_3_i [4/4] 5.70ns
_ifconv131:109  %tmp_166_5_3_i = fmul float %p_43_i, %p_read_6

ST_21: tmp_166_5_7_i [3/4] 5.70ns
_ifconv131:113  %tmp_166_5_7_i = fmul float %p_47_i, %p_read_2

ST_21: accumulator_5_2_i [4/5] 7.26ns
_ifconv131:117  %accumulator_5_2_i = fadd float %accumulator_5_1_i, %tmp_166_5_2_i

ST_21: p_51_i [1/1] 1.37ns
_ifconv158:44  %p_51_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_6

ST_21: WBRAM_6_0_5_load [1/4] 2.61ns
_ifconv158:53  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr, align 4

ST_21: WBRAM_6_1_5_load [1/4] 2.61ns
_ifconv158:55  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr, align 4

ST_21: WBRAM_6_2_5_load [1/4] 2.61ns
_ifconv158:57  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr, align 4

ST_21: weights_temp_5_6 [1/1] 1.57ns
_ifconv158:58  %weights_temp_5_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_5_load, float %WBRAM_6_1_5_load, float %WBRAM_6_2_5_load, i2 %tmp_46)

ST_21: p_53_i [1/1] 1.37ns
_ifconv158:59  %p_53_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_6

ST_21: WBRAM_6_0_6_load [1/4] 2.61ns
_ifconv158:61  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr, align 4

ST_21: WBRAM_6_1_6_load [1/4] 2.61ns
_ifconv158:63  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr, align 4

ST_21: WBRAM_6_2_6_load [1/4] 2.61ns
_ifconv158:65  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr, align 4

ST_21: weights_temp_6_6 [1/1] 1.57ns
_ifconv158:66  %weights_temp_6_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_6_load, float %WBRAM_6_1_6_load, float %WBRAM_6_2_6_load, i2 %tmp_46)

ST_21: p_54_i [1/1] 1.37ns
_ifconv158:67  %p_54_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_6

ST_21: WBRAM_6_0_8_load [1/4] 2.61ns
_ifconv158:77  %WBRAM_6_0_8_load = load float* %WBRAM_6_0_8_addr, align 4

ST_21: WBRAM_6_1_8_load [1/4] 2.61ns
_ifconv158:79  %WBRAM_6_1_8_load = load float* %WBRAM_6_1_8_addr, align 4

ST_21: WBRAM_6_2_8_load [1/4] 2.61ns
_ifconv158:81  %WBRAM_6_2_8_load = load float* %WBRAM_6_2_8_addr, align 4

ST_21: tmp_47 [1/1] 1.57ns
_ifconv158:82  %tmp_47 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_6_0_8_load, float %WBRAM_6_1_8_load, float %WBRAM_6_2_8_load, i2 %tmp_46)

ST_21: p_56_i [1/1] 1.37ns
_ifconv158:83  %p_56_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_47

ST_21: sel_tmp139 [1/1] 1.62ns
_ifconv158:97  %sel_tmp139 = icmp eq i3 %weightID_6_i, -3

ST_21: sel_tmp140 [1/1] 1.37ns
_ifconv158:98  %sel_tmp140 = and i1 %tmp_162_0_i, %sel_tmp139

ST_21: sel_tmp141 [1/1] 1.37ns
_ifconv158:99  %sel_tmp141 = select i1 %sel_tmp140, float %weights_temp_5_6, float %sel_tmp138

ST_21: sel_tmp142 [1/1] 1.62ns
_ifconv158:100  %sel_tmp142 = icmp eq i3 %weightID_6_i, -2

ST_21: sel_tmp143 [1/1] 1.37ns
_ifconv158:101  %sel_tmp143 = and i1 %tmp_162_0_i, %sel_tmp142

ST_21: sel_tmp144 [1/1] 1.37ns
_ifconv158:102  %sel_tmp144 = select i1 %sel_tmp143, float %weights_temp_6_6, float %sel_tmp141

ST_21: sel_tmp145 [1/1] 1.62ns
_ifconv158:103  %sel_tmp145 = icmp eq i3 %weightID_6_i, 0

ST_21: sel_tmp146 [1/1] 1.37ns
_ifconv158:104  %sel_tmp146 = and i1 %tmp_162_0_i, %sel_tmp145

ST_21: weights_local_load_6_4_i [1/1] 1.37ns
_ifconv158:105  %weights_local_load_6_4_i = select i1 %sel_tmp146, float %weights_temp_0_6, float %sel_tmp144

ST_21: tmp_166_6_3_i [4/4] 5.70ns
_ifconv158:109  %tmp_166_6_3_i = fmul float %p_51_i, %p_read_6

ST_21: tmp_166_6_7_i [3/4] 5.70ns
_ifconv158:113  %tmp_166_6_7_i = fmul float %p_55_i, %p_read_2

ST_21: accumulator_6_2_i [4/5] 7.26ns
_ifconv158:117  %accumulator_6_2_i = fadd float %accumulator_6_1_i, %tmp_166_6_2_i

ST_21: p_59_i [1/1] 1.37ns
_ifconv185:44  %p_59_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_7

ST_21: WBRAM_7_0_5_load [1/4] 2.61ns
_ifconv185:53  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr, align 4

ST_21: WBRAM_7_1_5_load [1/4] 2.61ns
_ifconv185:55  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr, align 4

ST_21: WBRAM_7_2_5_load [1/4] 2.61ns
_ifconv185:57  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr, align 4

ST_21: weights_temp_5_7 [1/1] 1.57ns
_ifconv185:58  %weights_temp_5_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_5_load, float %WBRAM_7_1_5_load, float %WBRAM_7_2_5_load, i2 %tmp_53)

ST_21: p_61_i [1/1] 1.37ns
_ifconv185:59  %p_61_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_7

ST_21: WBRAM_7_0_6_load [1/4] 2.61ns
_ifconv185:61  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr, align 4

ST_21: WBRAM_7_1_6_load [1/4] 2.61ns
_ifconv185:63  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr, align 4

ST_21: WBRAM_7_2_6_load [1/4] 2.61ns
_ifconv185:65  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr, align 4

ST_21: weights_temp_6_7 [1/1] 1.57ns
_ifconv185:66  %weights_temp_6_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_6_load, float %WBRAM_7_1_6_load, float %WBRAM_7_2_6_load, i2 %tmp_53)

ST_21: p_62_i [1/1] 1.37ns
_ifconv185:67  %p_62_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_7

ST_21: WBRAM_7_0_8_load [1/4] 2.61ns
_ifconv185:77  %WBRAM_7_0_8_load = load float* %WBRAM_7_0_8_addr, align 4

ST_21: WBRAM_7_1_8_load [1/4] 2.61ns
_ifconv185:79  %WBRAM_7_1_8_load = load float* %WBRAM_7_1_8_addr, align 4

ST_21: WBRAM_7_2_8_load [1/4] 2.61ns
_ifconv185:81  %WBRAM_7_2_8_load = load float* %WBRAM_7_2_8_addr, align 4

ST_21: tmp_54 [1/1] 1.57ns
_ifconv185:82  %tmp_54 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_7_0_8_load, float %WBRAM_7_1_8_load, float %WBRAM_7_2_8_load, i2 %tmp_53)

ST_21: p_64_i [1/1] 1.37ns
_ifconv185:83  %p_64_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_54

ST_21: sel_tmp160 [1/1] 1.62ns
_ifconv185:97  %sel_tmp160 = icmp eq i3 %weightID_7_i, -3

ST_21: sel_tmp161 [1/1] 1.37ns
_ifconv185:98  %sel_tmp161 = and i1 %tmp_162_0_i, %sel_tmp160

ST_21: sel_tmp162 [1/1] 1.37ns
_ifconv185:99  %sel_tmp162 = select i1 %sel_tmp161, float %weights_temp_5_7, float %sel_tmp159

ST_21: sel_tmp163 [1/1] 1.62ns
_ifconv185:100  %sel_tmp163 = icmp eq i3 %weightID_7_i, -2

ST_21: sel_tmp164 [1/1] 1.37ns
_ifconv185:101  %sel_tmp164 = and i1 %tmp_162_0_i, %sel_tmp163

ST_21: sel_tmp165 [1/1] 1.37ns
_ifconv185:102  %sel_tmp165 = select i1 %sel_tmp164, float %weights_temp_6_7, float %sel_tmp162

ST_21: sel_tmp166 [1/1] 1.62ns
_ifconv185:103  %sel_tmp166 = icmp eq i3 %weightID_7_i, 0

ST_21: sel_tmp167 [1/1] 1.37ns
_ifconv185:104  %sel_tmp167 = and i1 %tmp_162_0_i, %sel_tmp166

ST_21: weights_local_load_7_4_i [1/1] 1.37ns
_ifconv185:105  %weights_local_load_7_4_i = select i1 %sel_tmp167, float %weights_temp_0_7, float %sel_tmp165

ST_21: tmp_166_7_3_i [4/4] 5.70ns
_ifconv185:109  %tmp_166_7_3_i = fmul float %p_59_i, %p_read_6

ST_21: tmp_166_7_7_i [3/4] 5.70ns
_ifconv185:113  %tmp_166_7_7_i = fmul float %p_63_i, %p_read_2

ST_21: accumulator_7_2_i [4/5] 7.26ns
_ifconv185:117  %accumulator_7_2_i = fadd float %accumulator_7_1_i, %tmp_166_7_2_i

ST_21: p_67_i [1/1] 1.37ns
_ifconv212:44  %p_67_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_8

ST_21: WBRAM_8_0_5_load [1/4] 2.61ns
_ifconv212:53  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr, align 4

ST_21: WBRAM_8_1_5_load [1/4] 2.61ns
_ifconv212:55  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr, align 4

ST_21: WBRAM_8_2_5_load [1/4] 2.61ns
_ifconv212:57  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr, align 4

ST_21: weights_temp_5_8 [1/1] 1.57ns
_ifconv212:58  %weights_temp_5_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_5_load, float %WBRAM_8_1_5_load, float %WBRAM_8_2_5_load, i2 %tmp_60)

ST_21: p_69_i [1/1] 1.37ns
_ifconv212:59  %p_69_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_8

ST_21: WBRAM_8_0_6_load [1/4] 2.61ns
_ifconv212:61  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr, align 4

ST_21: WBRAM_8_1_6_load [1/4] 2.61ns
_ifconv212:63  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr, align 4

ST_21: WBRAM_8_2_6_load [1/4] 2.61ns
_ifconv212:65  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr, align 4

ST_21: weights_temp_6_8 [1/1] 1.57ns
_ifconv212:66  %weights_temp_6_8 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_6_load, float %WBRAM_8_1_6_load, float %WBRAM_8_2_6_load, i2 %tmp_60)

ST_21: p_70_i [1/1] 1.37ns
_ifconv212:67  %p_70_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_8

ST_21: WBRAM_8_0_8_load [1/4] 2.61ns
_ifconv212:77  %WBRAM_8_0_8_load = load float* %WBRAM_8_0_8_addr, align 4

ST_21: WBRAM_8_1_8_load [1/4] 2.61ns
_ifconv212:79  %WBRAM_8_1_8_load = load float* %WBRAM_8_1_8_addr, align 4

ST_21: WBRAM_8_2_8_load [1/4] 2.61ns
_ifconv212:81  %WBRAM_8_2_8_load = load float* %WBRAM_8_2_8_addr, align 4

ST_21: tmp_61 [1/1] 1.57ns
_ifconv212:82  %tmp_61 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_8_0_8_load, float %WBRAM_8_1_8_load, float %WBRAM_8_2_8_load, i2 %tmp_60)

ST_21: p_72_i [1/1] 1.37ns
_ifconv212:83  %p_72_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_61

ST_21: sel_tmp181 [1/1] 1.62ns
_ifconv212:97  %sel_tmp181 = icmp eq i3 %weightID_8_i, -3

ST_21: sel_tmp182 [1/1] 1.37ns
_ifconv212:98  %sel_tmp182 = and i1 %tmp_162_0_i, %sel_tmp181

ST_21: sel_tmp183 [1/1] 1.37ns
_ifconv212:99  %sel_tmp183 = select i1 %sel_tmp182, float %weights_temp_5_8, float %sel_tmp180

ST_21: sel_tmp184 [1/1] 1.62ns
_ifconv212:100  %sel_tmp184 = icmp eq i3 %weightID_8_i, -2

ST_21: sel_tmp185 [1/1] 1.37ns
_ifconv212:101  %sel_tmp185 = and i1 %tmp_162_0_i, %sel_tmp184

ST_21: sel_tmp186 [1/1] 1.37ns
_ifconv212:102  %sel_tmp186 = select i1 %sel_tmp185, float %weights_temp_6_8, float %sel_tmp183

ST_21: sel_tmp187 [1/1] 1.62ns
_ifconv212:103  %sel_tmp187 = icmp eq i3 %weightID_8_i, 0

ST_21: sel_tmp188 [1/1] 1.37ns
_ifconv212:104  %sel_tmp188 = and i1 %tmp_162_0_i, %sel_tmp187

ST_21: weights_local_load_8_4_i [1/1] 1.37ns
_ifconv212:105  %weights_local_load_8_4_i = select i1 %sel_tmp188, float %weights_temp_0_8, float %sel_tmp186

ST_21: tmp_166_8_3_i [4/4] 5.70ns
_ifconv212:109  %tmp_166_8_3_i = fmul float %p_67_i, %p_read_6

ST_21: tmp_166_8_7_i [3/4] 5.70ns
_ifconv212:113  %tmp_166_8_7_i = fmul float %p_71_i, %p_read_2

ST_21: accumulator_8_2_i [4/5] 7.26ns
_ifconv212:117  %accumulator_8_2_i = fadd float %accumulator_8_1_i, %tmp_166_8_2_i

ST_21: p_75_i [1/1] 1.37ns
_ifconv239:44  %p_75_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_9

ST_21: WBRAM_9_0_5_load [1/4] 2.61ns
_ifconv239:53  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr, align 4

ST_21: WBRAM_9_1_5_load [1/4] 2.61ns
_ifconv239:55  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr, align 4

ST_21: WBRAM_9_2_5_load [1/4] 2.61ns
_ifconv239:57  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr, align 4

ST_21: weights_temp_5_9 [1/1] 1.57ns
_ifconv239:58  %weights_temp_5_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_5_load, float %WBRAM_9_1_5_load, float %WBRAM_9_2_5_load, i2 %tmp_67)

ST_21: p_77_i [1/1] 1.37ns
_ifconv239:59  %p_77_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_9

ST_21: WBRAM_9_0_6_load [1/4] 2.61ns
_ifconv239:61  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr, align 4

ST_21: WBRAM_9_1_6_load [1/4] 2.61ns
_ifconv239:63  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr, align 4

ST_21: WBRAM_9_2_6_load [1/4] 2.61ns
_ifconv239:65  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr, align 4

ST_21: weights_temp_6_9 [1/1] 1.57ns
_ifconv239:66  %weights_temp_6_9 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_6_load, float %WBRAM_9_1_6_load, float %WBRAM_9_2_6_load, i2 %tmp_67)

ST_21: p_78_i [1/1] 1.37ns
_ifconv239:67  %p_78_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_9

ST_21: WBRAM_9_0_8_load [1/4] 2.61ns
_ifconv239:77  %WBRAM_9_0_8_load = load float* %WBRAM_9_0_8_addr, align 4

ST_21: WBRAM_9_1_8_load [1/4] 2.61ns
_ifconv239:79  %WBRAM_9_1_8_load = load float* %WBRAM_9_1_8_addr, align 4

ST_21: WBRAM_9_2_8_load [1/4] 2.61ns
_ifconv239:81  %WBRAM_9_2_8_load = load float* %WBRAM_9_2_8_addr, align 4

ST_21: tmp_68 [1/1] 1.57ns
_ifconv239:82  %tmp_68 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_9_0_8_load, float %WBRAM_9_1_8_load, float %WBRAM_9_2_8_load, i2 %tmp_67)

ST_21: p_80_i [1/1] 1.37ns
_ifconv239:83  %p_80_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_68

ST_21: sel_tmp202 [1/1] 1.62ns
_ifconv239:97  %sel_tmp202 = icmp eq i3 %weightID_9_i, -3

ST_21: sel_tmp203 [1/1] 1.37ns
_ifconv239:98  %sel_tmp203 = and i1 %tmp_162_0_i, %sel_tmp202

ST_21: sel_tmp204 [1/1] 1.37ns
_ifconv239:99  %sel_tmp204 = select i1 %sel_tmp203, float %weights_temp_5_9, float %sel_tmp201

ST_21: sel_tmp205 [1/1] 1.62ns
_ifconv239:100  %sel_tmp205 = icmp eq i3 %weightID_9_i, -2

ST_21: sel_tmp206 [1/1] 1.37ns
_ifconv239:101  %sel_tmp206 = and i1 %tmp_162_0_i, %sel_tmp205

ST_21: sel_tmp207 [1/1] 1.37ns
_ifconv239:102  %sel_tmp207 = select i1 %sel_tmp206, float %weights_temp_6_9, float %sel_tmp204

ST_21: sel_tmp208 [1/1] 1.62ns
_ifconv239:103  %sel_tmp208 = icmp eq i3 %weightID_9_i, 0

ST_21: sel_tmp209 [1/1] 1.37ns
_ifconv239:104  %sel_tmp209 = and i1 %tmp_162_0_i, %sel_tmp208

ST_21: weights_local_load_9_4_i [1/1] 1.37ns
_ifconv239:105  %weights_local_load_9_4_i = select i1 %sel_tmp209, float %weights_temp_0_9, float %sel_tmp207

ST_21: tmp_166_9_3_i [4/4] 5.70ns
_ifconv239:109  %tmp_166_9_3_i = fmul float %p_75_i, %p_read_6

ST_21: tmp_166_9_7_i [3/4] 5.70ns
_ifconv239:113  %tmp_166_9_7_i = fmul float %p_79_i, %p_read_2

ST_21: accumulator_9_2_i [4/5] 7.26ns
_ifconv239:117  %accumulator_9_2_i = fadd float %accumulator_9_1_i, %tmp_166_9_2_i

ST_21: p_83_i [1/1] 1.37ns
_ifconv266:44  %p_83_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_10

ST_21: WBRAM_10_0_5_load [1/4] 2.61ns
_ifconv266:53  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr, align 4

ST_21: WBRAM_10_1_5_load [1/4] 2.61ns
_ifconv266:55  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr, align 4

ST_21: WBRAM_10_2_5_load [1/4] 2.61ns
_ifconv266:57  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr, align 4

ST_21: weights_temp_5_10 [1/1] 1.57ns
_ifconv266:58  %weights_temp_5_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_5_load, float %WBRAM_10_1_5_load, float %WBRAM_10_2_5_load, i2 %tmp_74)

ST_21: p_85_i [1/1] 1.37ns
_ifconv266:59  %p_85_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_10

ST_21: WBRAM_10_0_6_load [1/4] 2.61ns
_ifconv266:61  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr, align 4

ST_21: WBRAM_10_1_6_load [1/4] 2.61ns
_ifconv266:63  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr, align 4

ST_21: WBRAM_10_2_6_load [1/4] 2.61ns
_ifconv266:65  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr, align 4

ST_21: weights_temp_6_10 [1/1] 1.57ns
_ifconv266:66  %weights_temp_6_10 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_6_load, float %WBRAM_10_1_6_load, float %WBRAM_10_2_6_load, i2 %tmp_74)

ST_21: p_86_i [1/1] 1.37ns
_ifconv266:67  %p_86_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_10

ST_21: WBRAM_10_0_8_load [1/4] 2.61ns
_ifconv266:77  %WBRAM_10_0_8_load = load float* %WBRAM_10_0_8_addr, align 4

ST_21: WBRAM_10_1_8_load [1/4] 2.61ns
_ifconv266:79  %WBRAM_10_1_8_load = load float* %WBRAM_10_1_8_addr, align 4

ST_21: WBRAM_10_2_8_load [1/4] 2.61ns
_ifconv266:81  %WBRAM_10_2_8_load = load float* %WBRAM_10_2_8_addr, align 4

ST_21: tmp_75 [1/1] 1.57ns
_ifconv266:82  %tmp_75 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_10_0_8_load, float %WBRAM_10_1_8_load, float %WBRAM_10_2_8_load, i2 %tmp_74)

ST_21: p_88_i [1/1] 1.37ns
_ifconv266:83  %p_88_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_75

ST_21: sel_tmp223 [1/1] 1.62ns
_ifconv266:97  %sel_tmp223 = icmp eq i3 %weightID_i_28, -3

ST_21: sel_tmp224 [1/1] 1.37ns
_ifconv266:98  %sel_tmp224 = and i1 %tmp_162_0_i, %sel_tmp223

ST_21: sel_tmp225 [1/1] 1.37ns
_ifconv266:99  %sel_tmp225 = select i1 %sel_tmp224, float %weights_temp_5_10, float %sel_tmp222

ST_21: sel_tmp226 [1/1] 1.62ns
_ifconv266:100  %sel_tmp226 = icmp eq i3 %weightID_i_28, -2

ST_21: sel_tmp227 [1/1] 1.37ns
_ifconv266:101  %sel_tmp227 = and i1 %tmp_162_0_i, %sel_tmp226

ST_21: sel_tmp228 [1/1] 1.37ns
_ifconv266:102  %sel_tmp228 = select i1 %sel_tmp227, float %weights_temp_6_10, float %sel_tmp225

ST_21: sel_tmp229 [1/1] 1.62ns
_ifconv266:103  %sel_tmp229 = icmp eq i3 %weightID_i_28, 0

ST_21: sel_tmp230 [1/1] 1.37ns
_ifconv266:104  %sel_tmp230 = and i1 %tmp_162_0_i, %sel_tmp229

ST_21: weights_local_load_10_4_i [1/1] 1.37ns
_ifconv266:105  %weights_local_load_10_4_i = select i1 %sel_tmp230, float %weights_temp_0_10, float %sel_tmp228

ST_21: tmp_166_10_3_i [4/4] 5.70ns
_ifconv266:109  %tmp_166_10_3_i = fmul float %p_83_i, %p_read_6

ST_21: tmp_166_10_7_i [3/4] 5.70ns
_ifconv266:113  %tmp_166_10_7_i = fmul float %p_87_i, %p_read_2

ST_21: accumulator_10_2_i [4/5] 7.26ns
_ifconv266:117  %accumulator_10_2_i = fadd float %accumulator_10_1_i, %tmp_166_10_2_i

ST_21: p_91_i [1/1] 1.37ns
_ifconv293:44  %p_91_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_11

ST_21: WBRAM_11_0_5_load [1/4] 2.61ns
_ifconv293:53  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr, align 4

ST_21: WBRAM_11_1_5_load [1/4] 2.61ns
_ifconv293:55  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr, align 4

ST_21: WBRAM_11_2_5_load [1/4] 2.61ns
_ifconv293:57  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr, align 4

ST_21: weights_temp_5_11 [1/1] 1.57ns
_ifconv293:58  %weights_temp_5_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_5_load, float %WBRAM_11_1_5_load, float %WBRAM_11_2_5_load, i2 %tmp_81)

ST_21: p_93_i [1/1] 1.37ns
_ifconv293:59  %p_93_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_11

ST_21: WBRAM_11_0_6_load [1/4] 2.61ns
_ifconv293:61  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr, align 4

ST_21: WBRAM_11_1_6_load [1/4] 2.61ns
_ifconv293:63  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr, align 4

ST_21: WBRAM_11_2_6_load [1/4] 2.61ns
_ifconv293:65  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr, align 4

ST_21: weights_temp_6_11 [1/1] 1.57ns
_ifconv293:66  %weights_temp_6_11 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_6_load, float %WBRAM_11_1_6_load, float %WBRAM_11_2_6_load, i2 %tmp_81)

ST_21: p_94_i [1/1] 1.37ns
_ifconv293:67  %p_94_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_11

ST_21: WBRAM_11_0_8_load [1/4] 2.61ns
_ifconv293:77  %WBRAM_11_0_8_load = load float* %WBRAM_11_0_8_addr, align 4

ST_21: WBRAM_11_1_8_load [1/4] 2.61ns
_ifconv293:79  %WBRAM_11_1_8_load = load float* %WBRAM_11_1_8_addr, align 4

ST_21: WBRAM_11_2_8_load [1/4] 2.61ns
_ifconv293:81  %WBRAM_11_2_8_load = load float* %WBRAM_11_2_8_addr, align 4

ST_21: tmp_82 [1/1] 1.57ns
_ifconv293:82  %tmp_82 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_11_0_8_load, float %WBRAM_11_1_8_load, float %WBRAM_11_2_8_load, i2 %tmp_81)

ST_21: p_96_i [1/1] 1.37ns
_ifconv293:83  %p_96_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_82

ST_21: sel_tmp244 [1/1] 1.62ns
_ifconv293:97  %sel_tmp244 = icmp eq i3 %weightID_10_i, -3

ST_21: sel_tmp245 [1/1] 1.37ns
_ifconv293:98  %sel_tmp245 = and i1 %tmp_162_0_i, %sel_tmp244

ST_21: sel_tmp246 [1/1] 1.37ns
_ifconv293:99  %sel_tmp246 = select i1 %sel_tmp245, float %weights_temp_5_11, float %sel_tmp243

ST_21: sel_tmp247 [1/1] 1.62ns
_ifconv293:100  %sel_tmp247 = icmp eq i3 %weightID_10_i, -2

ST_21: sel_tmp248 [1/1] 1.37ns
_ifconv293:101  %sel_tmp248 = and i1 %tmp_162_0_i, %sel_tmp247

ST_21: sel_tmp249 [1/1] 1.37ns
_ifconv293:102  %sel_tmp249 = select i1 %sel_tmp248, float %weights_temp_6_11, float %sel_tmp246

ST_21: sel_tmp250 [1/1] 1.62ns
_ifconv293:103  %sel_tmp250 = icmp eq i3 %weightID_10_i, 0

ST_21: sel_tmp251 [1/1] 1.37ns
_ifconv293:104  %sel_tmp251 = and i1 %tmp_162_0_i, %sel_tmp250

ST_21: weights_local_load_11_4_i [1/1] 1.37ns
_ifconv293:105  %weights_local_load_11_4_i = select i1 %sel_tmp251, float %weights_temp_0_11, float %sel_tmp249

ST_21: tmp_166_11_3_i [4/4] 5.70ns
_ifconv293:109  %tmp_166_11_3_i = fmul float %p_91_i, %p_read_6

ST_21: tmp_166_11_7_i [3/4] 5.70ns
_ifconv293:113  %tmp_166_11_7_i = fmul float %p_95_i, %p_read_2

ST_21: accumulator_11_2_i [4/5] 7.26ns
_ifconv293:117  %accumulator_11_2_i = fadd float %accumulator_11_1_i, %tmp_166_11_2_i

ST_21: p_99_i [1/1] 1.37ns
_ifconv320:44  %p_99_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_12

ST_21: WBRAM_12_0_5_load [1/4] 2.61ns
_ifconv320:53  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr, align 4

ST_21: WBRAM_12_1_5_load [1/4] 2.61ns
_ifconv320:55  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr, align 4

ST_21: WBRAM_12_2_5_load [1/4] 2.61ns
_ifconv320:57  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr, align 4

ST_21: weights_temp_5_12 [1/1] 1.57ns
_ifconv320:58  %weights_temp_5_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_5_load, float %WBRAM_12_1_5_load, float %WBRAM_12_2_5_load, i2 %tmp_88)

ST_21: p_101_i [1/1] 1.37ns
_ifconv320:59  %p_101_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_12

ST_21: WBRAM_12_0_6_load [1/4] 2.61ns
_ifconv320:61  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr, align 4

ST_21: WBRAM_12_1_6_load [1/4] 2.61ns
_ifconv320:63  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr, align 4

ST_21: WBRAM_12_2_6_load [1/4] 2.61ns
_ifconv320:65  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr, align 4

ST_21: weights_temp_6_12 [1/1] 1.57ns
_ifconv320:66  %weights_temp_6_12 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_6_load, float %WBRAM_12_1_6_load, float %WBRAM_12_2_6_load, i2 %tmp_88)

ST_21: p_102_i [1/1] 1.37ns
_ifconv320:67  %p_102_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_12

ST_21: WBRAM_12_0_8_load [1/4] 2.61ns
_ifconv320:77  %WBRAM_12_0_8_load = load float* %WBRAM_12_0_8_addr, align 4

ST_21: WBRAM_12_1_8_load [1/4] 2.61ns
_ifconv320:79  %WBRAM_12_1_8_load = load float* %WBRAM_12_1_8_addr, align 4

ST_21: WBRAM_12_2_8_load [1/4] 2.61ns
_ifconv320:81  %WBRAM_12_2_8_load = load float* %WBRAM_12_2_8_addr, align 4

ST_21: tmp_89 [1/1] 1.57ns
_ifconv320:82  %tmp_89 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_12_0_8_load, float %WBRAM_12_1_8_load, float %WBRAM_12_2_8_load, i2 %tmp_88)

ST_21: p_104_i [1/1] 1.37ns
_ifconv320:83  %p_104_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_89

ST_21: sel_tmp265 [1/1] 1.62ns
_ifconv320:97  %sel_tmp265 = icmp eq i3 %weightID_11_i, -3

ST_21: sel_tmp266 [1/1] 1.37ns
_ifconv320:98  %sel_tmp266 = and i1 %tmp_162_0_i, %sel_tmp265

ST_21: sel_tmp267 [1/1] 1.37ns
_ifconv320:99  %sel_tmp267 = select i1 %sel_tmp266, float %weights_temp_5_12, float %sel_tmp264

ST_21: sel_tmp268 [1/1] 1.62ns
_ifconv320:100  %sel_tmp268 = icmp eq i3 %weightID_11_i, -2

ST_21: sel_tmp269 [1/1] 1.37ns
_ifconv320:101  %sel_tmp269 = and i1 %tmp_162_0_i, %sel_tmp268

ST_21: sel_tmp270 [1/1] 1.37ns
_ifconv320:102  %sel_tmp270 = select i1 %sel_tmp269, float %weights_temp_6_12, float %sel_tmp267

ST_21: sel_tmp271 [1/1] 1.62ns
_ifconv320:103  %sel_tmp271 = icmp eq i3 %weightID_11_i, 0

ST_21: sel_tmp272 [1/1] 1.37ns
_ifconv320:104  %sel_tmp272 = and i1 %tmp_162_0_i, %sel_tmp271

ST_21: weights_local_load_12_4_i [1/1] 1.37ns
_ifconv320:105  %weights_local_load_12_4_i = select i1 %sel_tmp272, float %weights_temp_0_12, float %sel_tmp270

ST_21: tmp_166_12_3_i [4/4] 5.70ns
_ifconv320:109  %tmp_166_12_3_i = fmul float %p_99_i, %p_read_6

ST_21: tmp_166_12_7_i [3/4] 5.70ns
_ifconv320:113  %tmp_166_12_7_i = fmul float %p_103_i, %p_read_2

ST_21: accumulator_12_2_i [4/5] 7.26ns
_ifconv320:117  %accumulator_12_2_i = fadd float %accumulator_12_1_i, %tmp_166_12_2_i

ST_21: p_107_i [1/1] 1.37ns
_ifconv347:44  %p_107_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_13

ST_21: WBRAM_13_0_5_load [1/4] 2.61ns
_ifconv347:53  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr, align 4

ST_21: WBRAM_13_1_5_load [1/4] 2.61ns
_ifconv347:55  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr, align 4

ST_21: WBRAM_13_2_5_load [1/4] 2.61ns
_ifconv347:57  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr, align 4

ST_21: weights_temp_5_13 [1/1] 1.57ns
_ifconv347:58  %weights_temp_5_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_5_load, float %WBRAM_13_1_5_load, float %WBRAM_13_2_5_load, i2 %tmp_95)

ST_21: p_109_i [1/1] 1.37ns
_ifconv347:59  %p_109_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_13

ST_21: WBRAM_13_0_6_load [1/4] 2.61ns
_ifconv347:61  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr, align 4

ST_21: WBRAM_13_1_6_load [1/4] 2.61ns
_ifconv347:63  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr, align 4

ST_21: WBRAM_13_2_6_load [1/4] 2.61ns
_ifconv347:65  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr, align 4

ST_21: weights_temp_6_13 [1/1] 1.57ns
_ifconv347:66  %weights_temp_6_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_6_load, float %WBRAM_13_1_6_load, float %WBRAM_13_2_6_load, i2 %tmp_95)

ST_21: p_110_i [1/1] 1.37ns
_ifconv347:67  %p_110_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_13

ST_21: WBRAM_13_0_8_load [1/4] 2.61ns
_ifconv347:77  %WBRAM_13_0_8_load = load float* %WBRAM_13_0_8_addr, align 4

ST_21: WBRAM_13_1_8_load [1/4] 2.61ns
_ifconv347:79  %WBRAM_13_1_8_load = load float* %WBRAM_13_1_8_addr, align 4

ST_21: WBRAM_13_2_8_load [1/4] 2.61ns
_ifconv347:81  %WBRAM_13_2_8_load = load float* %WBRAM_13_2_8_addr, align 4

ST_21: tmp_96 [1/1] 1.57ns
_ifconv347:82  %tmp_96 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_13_0_8_load, float %WBRAM_13_1_8_load, float %WBRAM_13_2_8_load, i2 %tmp_95)

ST_21: p_112_i [1/1] 1.37ns
_ifconv347:83  %p_112_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_96

ST_21: sel_tmp286 [1/1] 1.62ns
_ifconv347:97  %sel_tmp286 = icmp eq i3 %weightID_12_i, -3

ST_21: sel_tmp287 [1/1] 1.37ns
_ifconv347:98  %sel_tmp287 = and i1 %tmp_162_0_i, %sel_tmp286

ST_21: sel_tmp288 [1/1] 1.37ns
_ifconv347:99  %sel_tmp288 = select i1 %sel_tmp287, float %weights_temp_5_13, float %sel_tmp285

ST_21: sel_tmp289 [1/1] 1.62ns
_ifconv347:100  %sel_tmp289 = icmp eq i3 %weightID_12_i, -2

ST_21: sel_tmp290 [1/1] 1.37ns
_ifconv347:101  %sel_tmp290 = and i1 %tmp_162_0_i, %sel_tmp289

ST_21: sel_tmp291 [1/1] 1.37ns
_ifconv347:102  %sel_tmp291 = select i1 %sel_tmp290, float %weights_temp_6_13, float %sel_tmp288

ST_21: sel_tmp292 [1/1] 1.62ns
_ifconv347:103  %sel_tmp292 = icmp eq i3 %weightID_12_i, 0

ST_21: sel_tmp293 [1/1] 1.37ns
_ifconv347:104  %sel_tmp293 = and i1 %tmp_162_0_i, %sel_tmp292

ST_21: weights_local_load_13_4_i [1/1] 1.37ns
_ifconv347:105  %weights_local_load_13_4_i = select i1 %sel_tmp293, float %weights_temp_0_13, float %sel_tmp291

ST_21: tmp_166_13_3_i [4/4] 5.70ns
_ifconv347:109  %tmp_166_13_3_i = fmul float %p_107_i, %p_read_6

ST_21: tmp_166_13_7_i [3/4] 5.70ns
_ifconv347:113  %tmp_166_13_7_i = fmul float %p_111_i, %p_read_2

ST_21: accumulator_13_2_i [4/5] 7.26ns
_ifconv347:117  %accumulator_13_2_i = fadd float %accumulator_13_1_i, %tmp_166_13_2_i

ST_21: p_115_i [1/1] 1.37ns
_ifconv374:44  %p_115_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_14

ST_21: WBRAM_14_0_5_load [1/4] 2.61ns
_ifconv374:53  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr, align 4

ST_21: WBRAM_14_1_5_load [1/4] 2.61ns
_ifconv374:55  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr, align 4

ST_21: WBRAM_14_2_5_load [1/4] 2.61ns
_ifconv374:57  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr, align 4

ST_21: weights_temp_5_14 [1/1] 1.57ns
_ifconv374:58  %weights_temp_5_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_5_load, float %WBRAM_14_1_5_load, float %WBRAM_14_2_5_load, i2 %tmp_102)

ST_21: p_117_i [1/1] 1.37ns
_ifconv374:59  %p_117_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_14

ST_21: WBRAM_14_0_6_load [1/4] 2.61ns
_ifconv374:61  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr, align 4

ST_21: WBRAM_14_1_6_load [1/4] 2.61ns
_ifconv374:63  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr, align 4

ST_21: WBRAM_14_2_6_load [1/4] 2.61ns
_ifconv374:65  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr, align 4

ST_21: weights_temp_6_14 [1/1] 1.57ns
_ifconv374:66  %weights_temp_6_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_6_load, float %WBRAM_14_1_6_load, float %WBRAM_14_2_6_load, i2 %tmp_102)

ST_21: p_118_i [1/1] 1.37ns
_ifconv374:67  %p_118_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_14

ST_21: WBRAM_14_0_8_load [1/4] 2.61ns
_ifconv374:77  %WBRAM_14_0_8_load = load float* %WBRAM_14_0_8_addr, align 4

ST_21: WBRAM_14_1_8_load [1/4] 2.61ns
_ifconv374:79  %WBRAM_14_1_8_load = load float* %WBRAM_14_1_8_addr, align 4

ST_21: WBRAM_14_2_8_load [1/4] 2.61ns
_ifconv374:81  %WBRAM_14_2_8_load = load float* %WBRAM_14_2_8_addr, align 4

ST_21: tmp_103 [1/1] 1.57ns
_ifconv374:82  %tmp_103 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_14_0_8_load, float %WBRAM_14_1_8_load, float %WBRAM_14_2_8_load, i2 %tmp_102)

ST_21: p_120_i [1/1] 1.37ns
_ifconv374:83  %p_120_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_103

ST_21: sel_tmp307 [1/1] 1.62ns
_ifconv374:97  %sel_tmp307 = icmp eq i3 %weightID_13_i, -3

ST_21: sel_tmp308 [1/1] 1.37ns
_ifconv374:98  %sel_tmp308 = and i1 %tmp_162_0_i, %sel_tmp307

ST_21: sel_tmp309 [1/1] 1.37ns
_ifconv374:99  %sel_tmp309 = select i1 %sel_tmp308, float %weights_temp_5_14, float %sel_tmp306

ST_21: sel_tmp310 [1/1] 1.62ns
_ifconv374:100  %sel_tmp310 = icmp eq i3 %weightID_13_i, -2

ST_21: sel_tmp311 [1/1] 1.37ns
_ifconv374:101  %sel_tmp311 = and i1 %tmp_162_0_i, %sel_tmp310

ST_21: sel_tmp312 [1/1] 1.37ns
_ifconv374:102  %sel_tmp312 = select i1 %sel_tmp311, float %weights_temp_6_14, float %sel_tmp309

ST_21: sel_tmp313 [1/1] 1.62ns
_ifconv374:103  %sel_tmp313 = icmp eq i3 %weightID_13_i, 0

ST_21: sel_tmp314 [1/1] 1.37ns
_ifconv374:104  %sel_tmp314 = and i1 %tmp_162_0_i, %sel_tmp313

ST_21: weights_local_load_14_4_i [1/1] 1.37ns
_ifconv374:105  %weights_local_load_14_4_i = select i1 %sel_tmp314, float %weights_temp_0_14, float %sel_tmp312

ST_21: tmp_166_14_3_i [4/4] 5.70ns
_ifconv374:109  %tmp_166_14_3_i = fmul float %p_115_i, %p_read_6

ST_21: tmp_166_14_7_i [3/4] 5.70ns
_ifconv374:113  %tmp_166_14_7_i = fmul float %p_119_i, %p_read_2

ST_21: accumulator_14_2_i [4/5] 7.26ns
_ifconv374:117  %accumulator_14_2_i = fadd float %accumulator_14_1_i, %tmp_166_14_2_i

ST_21: p_123_i [1/1] 1.37ns
_ifconv401:44  %p_123_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_3_15

ST_21: WBRAM_15_0_5_load [1/4] 2.61ns
_ifconv401:53  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr, align 4

ST_21: WBRAM_15_1_5_load [1/4] 2.61ns
_ifconv401:55  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr, align 4

ST_21: WBRAM_15_2_5_load [1/4] 2.61ns
_ifconv401:57  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr, align 4

ST_21: weights_temp_5_15 [1/1] 1.57ns
_ifconv401:58  %weights_temp_5_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_5_load, float %WBRAM_15_1_5_load, float %WBRAM_15_2_5_load, i2 %tmp_109)

ST_21: p_125_i [1/1] 1.37ns
_ifconv401:59  %p_125_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_5_15

ST_21: WBRAM_15_0_6_load [1/4] 2.61ns
_ifconv401:61  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr, align 4

ST_21: WBRAM_15_1_6_load [1/4] 2.61ns
_ifconv401:63  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr, align 4

ST_21: WBRAM_15_2_6_load [1/4] 2.61ns
_ifconv401:65  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr, align 4

ST_21: weights_temp_6_15 [1/1] 1.57ns
_ifconv401:66  %weights_temp_6_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_6_load, float %WBRAM_15_1_6_load, float %WBRAM_15_2_6_load, i2 %tmp_109)

ST_21: p_126_i [1/1] 1.37ns
_ifconv401:67  %p_126_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %weights_temp_6_15

ST_21: WBRAM_15_0_8_load [1/4] 2.61ns
_ifconv401:77  %WBRAM_15_0_8_load = load float* %WBRAM_15_0_8_addr, align 4

ST_21: WBRAM_15_1_8_load [1/4] 2.61ns
_ifconv401:79  %WBRAM_15_1_8_load = load float* %WBRAM_15_1_8_addr, align 4

ST_21: WBRAM_15_2_8_load [1/4] 2.61ns
_ifconv401:81  %WBRAM_15_2_8_load = load float* %WBRAM_15_2_8_addr, align 4

ST_21: tmp_110 [1/1] 1.57ns
_ifconv401:82  %tmp_110 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float %WBRAM_15_0_8_load, float %WBRAM_15_1_8_load, float %WBRAM_15_2_8_load, i2 %tmp_109)

ST_21: p_128_i [1/1] 1.37ns
_ifconv401:83  %p_128_i = select i1 %tmp_162_0_i, float 0.000000e+00, float %tmp_110

ST_21: sel_tmp328 [1/1] 1.62ns
_ifconv401:97  %sel_tmp328 = icmp eq i3 %weightID_14_i, -3

ST_21: sel_tmp329 [1/1] 1.37ns
_ifconv401:98  %sel_tmp329 = and i1 %tmp_162_0_i, %sel_tmp328

ST_21: sel_tmp330 [1/1] 1.37ns
_ifconv401:99  %sel_tmp330 = select i1 %sel_tmp329, float %weights_temp_5_15, float %sel_tmp327

ST_21: sel_tmp331 [1/1] 1.62ns
_ifconv401:100  %sel_tmp331 = icmp eq i3 %weightID_14_i, -2

ST_21: sel_tmp332 [1/1] 1.37ns
_ifconv401:101  %sel_tmp332 = and i1 %tmp_162_0_i, %sel_tmp331

ST_21: sel_tmp333 [1/1] 1.37ns
_ifconv401:102  %sel_tmp333 = select i1 %sel_tmp332, float %weights_temp_6_15, float %sel_tmp330

ST_21: sel_tmp334 [1/1] 1.62ns
_ifconv401:103  %sel_tmp334 = icmp eq i3 %weightID_14_i, 0

ST_21: sel_tmp335 [1/1] 1.37ns
_ifconv401:104  %sel_tmp335 = and i1 %tmp_162_0_i, %sel_tmp334

ST_21: weights_local_load_15_4_i [1/1] 1.37ns
_ifconv401:105  %weights_local_load_15_4_i = select i1 %sel_tmp335, float %weights_temp_0_15, float %sel_tmp333

ST_21: tmp_166_15_3_i [4/4] 5.70ns
_ifconv401:109  %tmp_166_15_3_i = fmul float %p_123_i, %p_read_6

ST_21: tmp_166_15_7_i [3/4] 5.70ns
_ifconv401:113  %tmp_166_15_7_i = fmul float %p_127_i, %p_read_2

ST_21: accumulator_15_2_i [4/5] 7.26ns
_ifconv401:117  %accumulator_15_2_i = fadd float %accumulator_15_1_i, %tmp_166_15_2_i


 <State 22>: 7.26ns
ST_22: tmp_166_0_3_i [3/4] 5.70ns
_ifconv:115  %tmp_166_0_3_i = fmul float %p_3_i, %p_read_6

ST_22: tmp_166_0_4_i [4/4] 5.70ns
_ifconv:116  %tmp_166_0_4_i = fmul float %weights_local_load_0_4_i, %p_read_5

ST_22: tmp_166_0_5_i [4/4] 5.70ns
_ifconv:117  %tmp_166_0_5_i = fmul float %p_5_i, %p_read_4

ST_22: tmp_166_0_6_i [4/4] 5.70ns
_ifconv:118  %tmp_166_0_6_i = fmul float %p_6_i, %p_read_3

ST_22: tmp_166_0_7_i [2/4] 5.70ns
_ifconv:119  %tmp_166_0_7_i = fmul float %p_7_i, %p_read_2

ST_22: tmp_166_0_8_i [4/4] 5.70ns
_ifconv:120  %tmp_166_0_8_i = fmul float %p_8_i, %p_read_1

ST_22: accumulator_0_2_i [3/5] 7.26ns
_ifconv:123  %accumulator_0_2_i = fadd float %accumulator_0_1_i, %tmp_166_0_2_i

ST_22: tmp_166_1_3_i [3/4] 5.70ns
_ifconv23:109  %tmp_166_1_3_i = fmul float %p_11_i, %p_read_6

ST_22: tmp_166_1_4_i [4/4] 5.70ns
_ifconv23:110  %tmp_166_1_4_i = fmul float %weights_local_load_1_4_i, %p_read_5

ST_22: tmp_166_1_5_i [4/4] 5.70ns
_ifconv23:111  %tmp_166_1_5_i = fmul float %p_13_i, %p_read_4

ST_22: tmp_166_1_6_i [4/4] 5.70ns
_ifconv23:112  %tmp_166_1_6_i = fmul float %p_14_i, %p_read_3

ST_22: tmp_166_1_7_i [2/4] 5.70ns
_ifconv23:113  %tmp_166_1_7_i = fmul float %p_15_i, %p_read_2

ST_22: tmp_166_1_8_i [4/4] 5.70ns
_ifconv23:114  %tmp_166_1_8_i = fmul float %p_16_i, %p_read_1

ST_22: accumulator_1_2_i [3/5] 7.26ns
_ifconv23:117  %accumulator_1_2_i = fadd float %accumulator_1_1_i, %tmp_166_1_2_i

ST_22: tmp_166_2_3_i [3/4] 5.70ns
_ifconv50:109  %tmp_166_2_3_i = fmul float %p_19_i, %p_read_6

ST_22: tmp_166_2_4_i [4/4] 5.70ns
_ifconv50:110  %tmp_166_2_4_i = fmul float %weights_local_load_2_4_i, %p_read_5

ST_22: tmp_166_2_5_i [4/4] 5.70ns
_ifconv50:111  %tmp_166_2_5_i = fmul float %p_21_i, %p_read_4

ST_22: tmp_166_2_6_i [4/4] 5.70ns
_ifconv50:112  %tmp_166_2_6_i = fmul float %p_22_i, %p_read_3

ST_22: tmp_166_2_7_i [2/4] 5.70ns
_ifconv50:113  %tmp_166_2_7_i = fmul float %p_23_i, %p_read_2

ST_22: tmp_166_2_8_i [4/4] 5.70ns
_ifconv50:114  %tmp_166_2_8_i = fmul float %p_24_i, %p_read_1

ST_22: accumulator_2_2_i [3/5] 7.26ns
_ifconv50:117  %accumulator_2_2_i = fadd float %accumulator_2_1_i, %tmp_166_2_2_i

ST_22: tmp_166_3_3_i [3/4] 5.70ns
_ifconv77:109  %tmp_166_3_3_i = fmul float %p_27_i, %p_read_6

ST_22: tmp_166_3_4_i [4/4] 5.70ns
_ifconv77:110  %tmp_166_3_4_i = fmul float %weights_local_load_3_4_i, %p_read_5

ST_22: tmp_166_3_5_i [4/4] 5.70ns
_ifconv77:111  %tmp_166_3_5_i = fmul float %p_29_i, %p_read_4

ST_22: tmp_166_3_6_i [4/4] 5.70ns
_ifconv77:112  %tmp_166_3_6_i = fmul float %p_30_i, %p_read_3

ST_22: tmp_166_3_7_i [2/4] 5.70ns
_ifconv77:113  %tmp_166_3_7_i = fmul float %p_31_i, %p_read_2

ST_22: tmp_166_3_8_i [4/4] 5.70ns
_ifconv77:114  %tmp_166_3_8_i = fmul float %p_32_i, %p_read_1

ST_22: accumulator_3_2_i [3/5] 7.26ns
_ifconv77:117  %accumulator_3_2_i = fadd float %accumulator_3_1_i, %tmp_166_3_2_i

ST_22: tmp_166_4_3_i [3/4] 5.70ns
_ifconv104:109  %tmp_166_4_3_i = fmul float %p_35_i, %p_read_6

ST_22: tmp_166_4_4_i [4/4] 5.70ns
_ifconv104:110  %tmp_166_4_4_i = fmul float %weights_local_load_4_4_i, %p_read_5

ST_22: tmp_166_4_5_i [4/4] 5.70ns
_ifconv104:111  %tmp_166_4_5_i = fmul float %p_37_i, %p_read_4

ST_22: tmp_166_4_6_i [4/4] 5.70ns
_ifconv104:112  %tmp_166_4_6_i = fmul float %p_38_i, %p_read_3

ST_22: tmp_166_4_7_i [2/4] 5.70ns
_ifconv104:113  %tmp_166_4_7_i = fmul float %p_39_i, %p_read_2

ST_22: tmp_166_4_8_i [4/4] 5.70ns
_ifconv104:114  %tmp_166_4_8_i = fmul float %p_40_i, %p_read_1

ST_22: accumulator_4_2_i [3/5] 7.26ns
_ifconv104:117  %accumulator_4_2_i = fadd float %accumulator_4_1_i, %tmp_166_4_2_i

ST_22: tmp_166_5_3_i [3/4] 5.70ns
_ifconv131:109  %tmp_166_5_3_i = fmul float %p_43_i, %p_read_6

ST_22: tmp_166_5_4_i [4/4] 5.70ns
_ifconv131:110  %tmp_166_5_4_i = fmul float %weights_local_load_5_4_i, %p_read_5

ST_22: tmp_166_5_5_i [4/4] 5.70ns
_ifconv131:111  %tmp_166_5_5_i = fmul float %p_45_i, %p_read_4

ST_22: tmp_166_5_6_i [4/4] 5.70ns
_ifconv131:112  %tmp_166_5_6_i = fmul float %p_46_i, %p_read_3

ST_22: tmp_166_5_7_i [2/4] 5.70ns
_ifconv131:113  %tmp_166_5_7_i = fmul float %p_47_i, %p_read_2

ST_22: tmp_166_5_8_i [4/4] 5.70ns
_ifconv131:114  %tmp_166_5_8_i = fmul float %p_48_i, %p_read_1

ST_22: accumulator_5_2_i [3/5] 7.26ns
_ifconv131:117  %accumulator_5_2_i = fadd float %accumulator_5_1_i, %tmp_166_5_2_i

ST_22: tmp_166_6_3_i [3/4] 5.70ns
_ifconv158:109  %tmp_166_6_3_i = fmul float %p_51_i, %p_read_6

ST_22: tmp_166_6_4_i [4/4] 5.70ns
_ifconv158:110  %tmp_166_6_4_i = fmul float %weights_local_load_6_4_i, %p_read_5

ST_22: tmp_166_6_5_i [4/4] 5.70ns
_ifconv158:111  %tmp_166_6_5_i = fmul float %p_53_i, %p_read_4

ST_22: tmp_166_6_6_i [4/4] 5.70ns
_ifconv158:112  %tmp_166_6_6_i = fmul float %p_54_i, %p_read_3

ST_22: tmp_166_6_7_i [2/4] 5.70ns
_ifconv158:113  %tmp_166_6_7_i = fmul float %p_55_i, %p_read_2

ST_22: tmp_166_6_8_i [4/4] 5.70ns
_ifconv158:114  %tmp_166_6_8_i = fmul float %p_56_i, %p_read_1

ST_22: accumulator_6_2_i [3/5] 7.26ns
_ifconv158:117  %accumulator_6_2_i = fadd float %accumulator_6_1_i, %tmp_166_6_2_i

ST_22: tmp_166_7_3_i [3/4] 5.70ns
_ifconv185:109  %tmp_166_7_3_i = fmul float %p_59_i, %p_read_6

ST_22: tmp_166_7_4_i [4/4] 5.70ns
_ifconv185:110  %tmp_166_7_4_i = fmul float %weights_local_load_7_4_i, %p_read_5

ST_22: tmp_166_7_5_i [4/4] 5.70ns
_ifconv185:111  %tmp_166_7_5_i = fmul float %p_61_i, %p_read_4

ST_22: tmp_166_7_6_i [4/4] 5.70ns
_ifconv185:112  %tmp_166_7_6_i = fmul float %p_62_i, %p_read_3

ST_22: tmp_166_7_7_i [2/4] 5.70ns
_ifconv185:113  %tmp_166_7_7_i = fmul float %p_63_i, %p_read_2

ST_22: tmp_166_7_8_i [4/4] 5.70ns
_ifconv185:114  %tmp_166_7_8_i = fmul float %p_64_i, %p_read_1

ST_22: accumulator_7_2_i [3/5] 7.26ns
_ifconv185:117  %accumulator_7_2_i = fadd float %accumulator_7_1_i, %tmp_166_7_2_i

ST_22: tmp_166_8_3_i [3/4] 5.70ns
_ifconv212:109  %tmp_166_8_3_i = fmul float %p_67_i, %p_read_6

ST_22: tmp_166_8_4_i [4/4] 5.70ns
_ifconv212:110  %tmp_166_8_4_i = fmul float %weights_local_load_8_4_i, %p_read_5

ST_22: tmp_166_8_5_i [4/4] 5.70ns
_ifconv212:111  %tmp_166_8_5_i = fmul float %p_69_i, %p_read_4

ST_22: tmp_166_8_6_i [4/4] 5.70ns
_ifconv212:112  %tmp_166_8_6_i = fmul float %p_70_i, %p_read_3

ST_22: tmp_166_8_7_i [2/4] 5.70ns
_ifconv212:113  %tmp_166_8_7_i = fmul float %p_71_i, %p_read_2

ST_22: tmp_166_8_8_i [4/4] 5.70ns
_ifconv212:114  %tmp_166_8_8_i = fmul float %p_72_i, %p_read_1

ST_22: accumulator_8_2_i [3/5] 7.26ns
_ifconv212:117  %accumulator_8_2_i = fadd float %accumulator_8_1_i, %tmp_166_8_2_i

ST_22: tmp_166_9_3_i [3/4] 5.70ns
_ifconv239:109  %tmp_166_9_3_i = fmul float %p_75_i, %p_read_6

ST_22: tmp_166_9_4_i [4/4] 5.70ns
_ifconv239:110  %tmp_166_9_4_i = fmul float %weights_local_load_9_4_i, %p_read_5

ST_22: tmp_166_9_5_i [4/4] 5.70ns
_ifconv239:111  %tmp_166_9_5_i = fmul float %p_77_i, %p_read_4

ST_22: tmp_166_9_6_i [4/4] 5.70ns
_ifconv239:112  %tmp_166_9_6_i = fmul float %p_78_i, %p_read_3

ST_22: tmp_166_9_7_i [2/4] 5.70ns
_ifconv239:113  %tmp_166_9_7_i = fmul float %p_79_i, %p_read_2

ST_22: tmp_166_9_8_i [4/4] 5.70ns
_ifconv239:114  %tmp_166_9_8_i = fmul float %p_80_i, %p_read_1

ST_22: accumulator_9_2_i [3/5] 7.26ns
_ifconv239:117  %accumulator_9_2_i = fadd float %accumulator_9_1_i, %tmp_166_9_2_i

ST_22: tmp_166_10_3_i [3/4] 5.70ns
_ifconv266:109  %tmp_166_10_3_i = fmul float %p_83_i, %p_read_6

ST_22: tmp_166_10_4_i [4/4] 5.70ns
_ifconv266:110  %tmp_166_10_4_i = fmul float %weights_local_load_10_4_i, %p_read_5

ST_22: tmp_166_10_5_i [4/4] 5.70ns
_ifconv266:111  %tmp_166_10_5_i = fmul float %p_85_i, %p_read_4

ST_22: tmp_166_10_6_i [4/4] 5.70ns
_ifconv266:112  %tmp_166_10_6_i = fmul float %p_86_i, %p_read_3

ST_22: tmp_166_10_7_i [2/4] 5.70ns
_ifconv266:113  %tmp_166_10_7_i = fmul float %p_87_i, %p_read_2

ST_22: tmp_166_10_8_i [4/4] 5.70ns
_ifconv266:114  %tmp_166_10_8_i = fmul float %p_88_i, %p_read_1

ST_22: accumulator_10_2_i [3/5] 7.26ns
_ifconv266:117  %accumulator_10_2_i = fadd float %accumulator_10_1_i, %tmp_166_10_2_i

ST_22: tmp_166_11_3_i [3/4] 5.70ns
_ifconv293:109  %tmp_166_11_3_i = fmul float %p_91_i, %p_read_6

ST_22: tmp_166_11_4_i [4/4] 5.70ns
_ifconv293:110  %tmp_166_11_4_i = fmul float %weights_local_load_11_4_i, %p_read_5

ST_22: tmp_166_11_5_i [4/4] 5.70ns
_ifconv293:111  %tmp_166_11_5_i = fmul float %p_93_i, %p_read_4

ST_22: tmp_166_11_6_i [4/4] 5.70ns
_ifconv293:112  %tmp_166_11_6_i = fmul float %p_94_i, %p_read_3

ST_22: tmp_166_11_7_i [2/4] 5.70ns
_ifconv293:113  %tmp_166_11_7_i = fmul float %p_95_i, %p_read_2

ST_22: tmp_166_11_8_i [4/4] 5.70ns
_ifconv293:114  %tmp_166_11_8_i = fmul float %p_96_i, %p_read_1

ST_22: accumulator_11_2_i [3/5] 7.26ns
_ifconv293:117  %accumulator_11_2_i = fadd float %accumulator_11_1_i, %tmp_166_11_2_i

ST_22: tmp_166_12_3_i [3/4] 5.70ns
_ifconv320:109  %tmp_166_12_3_i = fmul float %p_99_i, %p_read_6

ST_22: tmp_166_12_4_i [4/4] 5.70ns
_ifconv320:110  %tmp_166_12_4_i = fmul float %weights_local_load_12_4_i, %p_read_5

ST_22: tmp_166_12_5_i [4/4] 5.70ns
_ifconv320:111  %tmp_166_12_5_i = fmul float %p_101_i, %p_read_4

ST_22: tmp_166_12_6_i [4/4] 5.70ns
_ifconv320:112  %tmp_166_12_6_i = fmul float %p_102_i, %p_read_3

ST_22: tmp_166_12_7_i [2/4] 5.70ns
_ifconv320:113  %tmp_166_12_7_i = fmul float %p_103_i, %p_read_2

ST_22: tmp_166_12_8_i [4/4] 5.70ns
_ifconv320:114  %tmp_166_12_8_i = fmul float %p_104_i, %p_read_1

ST_22: accumulator_12_2_i [3/5] 7.26ns
_ifconv320:117  %accumulator_12_2_i = fadd float %accumulator_12_1_i, %tmp_166_12_2_i

ST_22: tmp_166_13_3_i [3/4] 5.70ns
_ifconv347:109  %tmp_166_13_3_i = fmul float %p_107_i, %p_read_6

ST_22: tmp_166_13_4_i [4/4] 5.70ns
_ifconv347:110  %tmp_166_13_4_i = fmul float %weights_local_load_13_4_i, %p_read_5

ST_22: tmp_166_13_5_i [4/4] 5.70ns
_ifconv347:111  %tmp_166_13_5_i = fmul float %p_109_i, %p_read_4

ST_22: tmp_166_13_6_i [4/4] 5.70ns
_ifconv347:112  %tmp_166_13_6_i = fmul float %p_110_i, %p_read_3

ST_22: tmp_166_13_7_i [2/4] 5.70ns
_ifconv347:113  %tmp_166_13_7_i = fmul float %p_111_i, %p_read_2

ST_22: tmp_166_13_8_i [4/4] 5.70ns
_ifconv347:114  %tmp_166_13_8_i = fmul float %p_112_i, %p_read_1

ST_22: accumulator_13_2_i [3/5] 7.26ns
_ifconv347:117  %accumulator_13_2_i = fadd float %accumulator_13_1_i, %tmp_166_13_2_i

ST_22: tmp_166_14_3_i [3/4] 5.70ns
_ifconv374:109  %tmp_166_14_3_i = fmul float %p_115_i, %p_read_6

ST_22: tmp_166_14_4_i [4/4] 5.70ns
_ifconv374:110  %tmp_166_14_4_i = fmul float %weights_local_load_14_4_i, %p_read_5

ST_22: tmp_166_14_5_i [4/4] 5.70ns
_ifconv374:111  %tmp_166_14_5_i = fmul float %p_117_i, %p_read_4

ST_22: tmp_166_14_6_i [4/4] 5.70ns
_ifconv374:112  %tmp_166_14_6_i = fmul float %p_118_i, %p_read_3

ST_22: tmp_166_14_7_i [2/4] 5.70ns
_ifconv374:113  %tmp_166_14_7_i = fmul float %p_119_i, %p_read_2

ST_22: tmp_166_14_8_i [4/4] 5.70ns
_ifconv374:114  %tmp_166_14_8_i = fmul float %p_120_i, %p_read_1

ST_22: accumulator_14_2_i [3/5] 7.26ns
_ifconv374:117  %accumulator_14_2_i = fadd float %accumulator_14_1_i, %tmp_166_14_2_i

ST_22: tmp_166_15_3_i [3/4] 5.70ns
_ifconv401:109  %tmp_166_15_3_i = fmul float %p_123_i, %p_read_6

ST_22: tmp_166_15_4_i [4/4] 5.70ns
_ifconv401:110  %tmp_166_15_4_i = fmul float %weights_local_load_15_4_i, %p_read_5

ST_22: tmp_166_15_5_i [4/4] 5.70ns
_ifconv401:111  %tmp_166_15_5_i = fmul float %p_125_i, %p_read_4

ST_22: tmp_166_15_6_i [4/4] 5.70ns
_ifconv401:112  %tmp_166_15_6_i = fmul float %p_126_i, %p_read_3

ST_22: tmp_166_15_7_i [2/4] 5.70ns
_ifconv401:113  %tmp_166_15_7_i = fmul float %p_127_i, %p_read_2

ST_22: tmp_166_15_8_i [4/4] 5.70ns
_ifconv401:114  %tmp_166_15_8_i = fmul float %p_128_i, %p_read_1

ST_22: accumulator_15_2_i [3/5] 7.26ns
_ifconv401:117  %accumulator_15_2_i = fadd float %accumulator_15_1_i, %tmp_166_15_2_i


 <State 23>: 7.26ns
ST_23: tmp_166_0_3_i [2/4] 5.70ns
_ifconv:115  %tmp_166_0_3_i = fmul float %p_3_i, %p_read_6

ST_23: tmp_166_0_4_i [3/4] 5.70ns
_ifconv:116  %tmp_166_0_4_i = fmul float %weights_local_load_0_4_i, %p_read_5

ST_23: tmp_166_0_5_i [3/4] 5.70ns
_ifconv:117  %tmp_166_0_5_i = fmul float %p_5_i, %p_read_4

ST_23: tmp_166_0_6_i [3/4] 5.70ns
_ifconv:118  %tmp_166_0_6_i = fmul float %p_6_i, %p_read_3

ST_23: tmp_166_0_7_i [1/4] 5.70ns
_ifconv:119  %tmp_166_0_7_i = fmul float %p_7_i, %p_read_2

ST_23: tmp_166_0_8_i [3/4] 5.70ns
_ifconv:120  %tmp_166_0_8_i = fmul float %p_8_i, %p_read_1

ST_23: accumulator_0_2_i [2/5] 7.26ns
_ifconv:123  %accumulator_0_2_i = fadd float %accumulator_0_1_i, %tmp_166_0_2_i

ST_23: tmp_166_1_3_i [2/4] 5.70ns
_ifconv23:109  %tmp_166_1_3_i = fmul float %p_11_i, %p_read_6

ST_23: tmp_166_1_4_i [3/4] 5.70ns
_ifconv23:110  %tmp_166_1_4_i = fmul float %weights_local_load_1_4_i, %p_read_5

ST_23: tmp_166_1_5_i [3/4] 5.70ns
_ifconv23:111  %tmp_166_1_5_i = fmul float %p_13_i, %p_read_4

ST_23: tmp_166_1_6_i [3/4] 5.70ns
_ifconv23:112  %tmp_166_1_6_i = fmul float %p_14_i, %p_read_3

ST_23: tmp_166_1_7_i [1/4] 5.70ns
_ifconv23:113  %tmp_166_1_7_i = fmul float %p_15_i, %p_read_2

ST_23: tmp_166_1_8_i [3/4] 5.70ns
_ifconv23:114  %tmp_166_1_8_i = fmul float %p_16_i, %p_read_1

ST_23: accumulator_1_2_i [2/5] 7.26ns
_ifconv23:117  %accumulator_1_2_i = fadd float %accumulator_1_1_i, %tmp_166_1_2_i

ST_23: tmp_166_2_3_i [2/4] 5.70ns
_ifconv50:109  %tmp_166_2_3_i = fmul float %p_19_i, %p_read_6

ST_23: tmp_166_2_4_i [3/4] 5.70ns
_ifconv50:110  %tmp_166_2_4_i = fmul float %weights_local_load_2_4_i, %p_read_5

ST_23: tmp_166_2_5_i [3/4] 5.70ns
_ifconv50:111  %tmp_166_2_5_i = fmul float %p_21_i, %p_read_4

ST_23: tmp_166_2_6_i [3/4] 5.70ns
_ifconv50:112  %tmp_166_2_6_i = fmul float %p_22_i, %p_read_3

ST_23: tmp_166_2_7_i [1/4] 5.70ns
_ifconv50:113  %tmp_166_2_7_i = fmul float %p_23_i, %p_read_2

ST_23: tmp_166_2_8_i [3/4] 5.70ns
_ifconv50:114  %tmp_166_2_8_i = fmul float %p_24_i, %p_read_1

ST_23: accumulator_2_2_i [2/5] 7.26ns
_ifconv50:117  %accumulator_2_2_i = fadd float %accumulator_2_1_i, %tmp_166_2_2_i

ST_23: tmp_166_3_3_i [2/4] 5.70ns
_ifconv77:109  %tmp_166_3_3_i = fmul float %p_27_i, %p_read_6

ST_23: tmp_166_3_4_i [3/4] 5.70ns
_ifconv77:110  %tmp_166_3_4_i = fmul float %weights_local_load_3_4_i, %p_read_5

ST_23: tmp_166_3_5_i [3/4] 5.70ns
_ifconv77:111  %tmp_166_3_5_i = fmul float %p_29_i, %p_read_4

ST_23: tmp_166_3_6_i [3/4] 5.70ns
_ifconv77:112  %tmp_166_3_6_i = fmul float %p_30_i, %p_read_3

ST_23: tmp_166_3_7_i [1/4] 5.70ns
_ifconv77:113  %tmp_166_3_7_i = fmul float %p_31_i, %p_read_2

ST_23: tmp_166_3_8_i [3/4] 5.70ns
_ifconv77:114  %tmp_166_3_8_i = fmul float %p_32_i, %p_read_1

ST_23: accumulator_3_2_i [2/5] 7.26ns
_ifconv77:117  %accumulator_3_2_i = fadd float %accumulator_3_1_i, %tmp_166_3_2_i

ST_23: tmp_166_4_3_i [2/4] 5.70ns
_ifconv104:109  %tmp_166_4_3_i = fmul float %p_35_i, %p_read_6

ST_23: tmp_166_4_4_i [3/4] 5.70ns
_ifconv104:110  %tmp_166_4_4_i = fmul float %weights_local_load_4_4_i, %p_read_5

ST_23: tmp_166_4_5_i [3/4] 5.70ns
_ifconv104:111  %tmp_166_4_5_i = fmul float %p_37_i, %p_read_4

ST_23: tmp_166_4_6_i [3/4] 5.70ns
_ifconv104:112  %tmp_166_4_6_i = fmul float %p_38_i, %p_read_3

ST_23: tmp_166_4_7_i [1/4] 5.70ns
_ifconv104:113  %tmp_166_4_7_i = fmul float %p_39_i, %p_read_2

ST_23: tmp_166_4_8_i [3/4] 5.70ns
_ifconv104:114  %tmp_166_4_8_i = fmul float %p_40_i, %p_read_1

ST_23: accumulator_4_2_i [2/5] 7.26ns
_ifconv104:117  %accumulator_4_2_i = fadd float %accumulator_4_1_i, %tmp_166_4_2_i

ST_23: tmp_166_5_3_i [2/4] 5.70ns
_ifconv131:109  %tmp_166_5_3_i = fmul float %p_43_i, %p_read_6

ST_23: tmp_166_5_4_i [3/4] 5.70ns
_ifconv131:110  %tmp_166_5_4_i = fmul float %weights_local_load_5_4_i, %p_read_5

ST_23: tmp_166_5_5_i [3/4] 5.70ns
_ifconv131:111  %tmp_166_5_5_i = fmul float %p_45_i, %p_read_4

ST_23: tmp_166_5_6_i [3/4] 5.70ns
_ifconv131:112  %tmp_166_5_6_i = fmul float %p_46_i, %p_read_3

ST_23: tmp_166_5_7_i [1/4] 5.70ns
_ifconv131:113  %tmp_166_5_7_i = fmul float %p_47_i, %p_read_2

ST_23: tmp_166_5_8_i [3/4] 5.70ns
_ifconv131:114  %tmp_166_5_8_i = fmul float %p_48_i, %p_read_1

ST_23: accumulator_5_2_i [2/5] 7.26ns
_ifconv131:117  %accumulator_5_2_i = fadd float %accumulator_5_1_i, %tmp_166_5_2_i

ST_23: tmp_166_6_3_i [2/4] 5.70ns
_ifconv158:109  %tmp_166_6_3_i = fmul float %p_51_i, %p_read_6

ST_23: tmp_166_6_4_i [3/4] 5.70ns
_ifconv158:110  %tmp_166_6_4_i = fmul float %weights_local_load_6_4_i, %p_read_5

ST_23: tmp_166_6_5_i [3/4] 5.70ns
_ifconv158:111  %tmp_166_6_5_i = fmul float %p_53_i, %p_read_4

ST_23: tmp_166_6_6_i [3/4] 5.70ns
_ifconv158:112  %tmp_166_6_6_i = fmul float %p_54_i, %p_read_3

ST_23: tmp_166_6_7_i [1/4] 5.70ns
_ifconv158:113  %tmp_166_6_7_i = fmul float %p_55_i, %p_read_2

ST_23: tmp_166_6_8_i [3/4] 5.70ns
_ifconv158:114  %tmp_166_6_8_i = fmul float %p_56_i, %p_read_1

ST_23: accumulator_6_2_i [2/5] 7.26ns
_ifconv158:117  %accumulator_6_2_i = fadd float %accumulator_6_1_i, %tmp_166_6_2_i

ST_23: tmp_166_7_3_i [2/4] 5.70ns
_ifconv185:109  %tmp_166_7_3_i = fmul float %p_59_i, %p_read_6

ST_23: tmp_166_7_4_i [3/4] 5.70ns
_ifconv185:110  %tmp_166_7_4_i = fmul float %weights_local_load_7_4_i, %p_read_5

ST_23: tmp_166_7_5_i [3/4] 5.70ns
_ifconv185:111  %tmp_166_7_5_i = fmul float %p_61_i, %p_read_4

ST_23: tmp_166_7_6_i [3/4] 5.70ns
_ifconv185:112  %tmp_166_7_6_i = fmul float %p_62_i, %p_read_3

ST_23: tmp_166_7_7_i [1/4] 5.70ns
_ifconv185:113  %tmp_166_7_7_i = fmul float %p_63_i, %p_read_2

ST_23: tmp_166_7_8_i [3/4] 5.70ns
_ifconv185:114  %tmp_166_7_8_i = fmul float %p_64_i, %p_read_1

ST_23: accumulator_7_2_i [2/5] 7.26ns
_ifconv185:117  %accumulator_7_2_i = fadd float %accumulator_7_1_i, %tmp_166_7_2_i

ST_23: tmp_166_8_3_i [2/4] 5.70ns
_ifconv212:109  %tmp_166_8_3_i = fmul float %p_67_i, %p_read_6

ST_23: tmp_166_8_4_i [3/4] 5.70ns
_ifconv212:110  %tmp_166_8_4_i = fmul float %weights_local_load_8_4_i, %p_read_5

ST_23: tmp_166_8_5_i [3/4] 5.70ns
_ifconv212:111  %tmp_166_8_5_i = fmul float %p_69_i, %p_read_4

ST_23: tmp_166_8_6_i [3/4] 5.70ns
_ifconv212:112  %tmp_166_8_6_i = fmul float %p_70_i, %p_read_3

ST_23: tmp_166_8_7_i [1/4] 5.70ns
_ifconv212:113  %tmp_166_8_7_i = fmul float %p_71_i, %p_read_2

ST_23: tmp_166_8_8_i [3/4] 5.70ns
_ifconv212:114  %tmp_166_8_8_i = fmul float %p_72_i, %p_read_1

ST_23: accumulator_8_2_i [2/5] 7.26ns
_ifconv212:117  %accumulator_8_2_i = fadd float %accumulator_8_1_i, %tmp_166_8_2_i

ST_23: tmp_166_9_3_i [2/4] 5.70ns
_ifconv239:109  %tmp_166_9_3_i = fmul float %p_75_i, %p_read_6

ST_23: tmp_166_9_4_i [3/4] 5.70ns
_ifconv239:110  %tmp_166_9_4_i = fmul float %weights_local_load_9_4_i, %p_read_5

ST_23: tmp_166_9_5_i [3/4] 5.70ns
_ifconv239:111  %tmp_166_9_5_i = fmul float %p_77_i, %p_read_4

ST_23: tmp_166_9_6_i [3/4] 5.70ns
_ifconv239:112  %tmp_166_9_6_i = fmul float %p_78_i, %p_read_3

ST_23: tmp_166_9_7_i [1/4] 5.70ns
_ifconv239:113  %tmp_166_9_7_i = fmul float %p_79_i, %p_read_2

ST_23: tmp_166_9_8_i [3/4] 5.70ns
_ifconv239:114  %tmp_166_9_8_i = fmul float %p_80_i, %p_read_1

ST_23: accumulator_9_2_i [2/5] 7.26ns
_ifconv239:117  %accumulator_9_2_i = fadd float %accumulator_9_1_i, %tmp_166_9_2_i

ST_23: tmp_166_10_3_i [2/4] 5.70ns
_ifconv266:109  %tmp_166_10_3_i = fmul float %p_83_i, %p_read_6

ST_23: tmp_166_10_4_i [3/4] 5.70ns
_ifconv266:110  %tmp_166_10_4_i = fmul float %weights_local_load_10_4_i, %p_read_5

ST_23: tmp_166_10_5_i [3/4] 5.70ns
_ifconv266:111  %tmp_166_10_5_i = fmul float %p_85_i, %p_read_4

ST_23: tmp_166_10_6_i [3/4] 5.70ns
_ifconv266:112  %tmp_166_10_6_i = fmul float %p_86_i, %p_read_3

ST_23: tmp_166_10_7_i [1/4] 5.70ns
_ifconv266:113  %tmp_166_10_7_i = fmul float %p_87_i, %p_read_2

ST_23: tmp_166_10_8_i [3/4] 5.70ns
_ifconv266:114  %tmp_166_10_8_i = fmul float %p_88_i, %p_read_1

ST_23: accumulator_10_2_i [2/5] 7.26ns
_ifconv266:117  %accumulator_10_2_i = fadd float %accumulator_10_1_i, %tmp_166_10_2_i

ST_23: tmp_166_11_3_i [2/4] 5.70ns
_ifconv293:109  %tmp_166_11_3_i = fmul float %p_91_i, %p_read_6

ST_23: tmp_166_11_4_i [3/4] 5.70ns
_ifconv293:110  %tmp_166_11_4_i = fmul float %weights_local_load_11_4_i, %p_read_5

ST_23: tmp_166_11_5_i [3/4] 5.70ns
_ifconv293:111  %tmp_166_11_5_i = fmul float %p_93_i, %p_read_4

ST_23: tmp_166_11_6_i [3/4] 5.70ns
_ifconv293:112  %tmp_166_11_6_i = fmul float %p_94_i, %p_read_3

ST_23: tmp_166_11_7_i [1/4] 5.70ns
_ifconv293:113  %tmp_166_11_7_i = fmul float %p_95_i, %p_read_2

ST_23: tmp_166_11_8_i [3/4] 5.70ns
_ifconv293:114  %tmp_166_11_8_i = fmul float %p_96_i, %p_read_1

ST_23: accumulator_11_2_i [2/5] 7.26ns
_ifconv293:117  %accumulator_11_2_i = fadd float %accumulator_11_1_i, %tmp_166_11_2_i

ST_23: tmp_166_12_3_i [2/4] 5.70ns
_ifconv320:109  %tmp_166_12_3_i = fmul float %p_99_i, %p_read_6

ST_23: tmp_166_12_4_i [3/4] 5.70ns
_ifconv320:110  %tmp_166_12_4_i = fmul float %weights_local_load_12_4_i, %p_read_5

ST_23: tmp_166_12_5_i [3/4] 5.70ns
_ifconv320:111  %tmp_166_12_5_i = fmul float %p_101_i, %p_read_4

ST_23: tmp_166_12_6_i [3/4] 5.70ns
_ifconv320:112  %tmp_166_12_6_i = fmul float %p_102_i, %p_read_3

ST_23: tmp_166_12_7_i [1/4] 5.70ns
_ifconv320:113  %tmp_166_12_7_i = fmul float %p_103_i, %p_read_2

ST_23: tmp_166_12_8_i [3/4] 5.70ns
_ifconv320:114  %tmp_166_12_8_i = fmul float %p_104_i, %p_read_1

ST_23: accumulator_12_2_i [2/5] 7.26ns
_ifconv320:117  %accumulator_12_2_i = fadd float %accumulator_12_1_i, %tmp_166_12_2_i

ST_23: tmp_166_13_3_i [2/4] 5.70ns
_ifconv347:109  %tmp_166_13_3_i = fmul float %p_107_i, %p_read_6

ST_23: tmp_166_13_4_i [3/4] 5.70ns
_ifconv347:110  %tmp_166_13_4_i = fmul float %weights_local_load_13_4_i, %p_read_5

ST_23: tmp_166_13_5_i [3/4] 5.70ns
_ifconv347:111  %tmp_166_13_5_i = fmul float %p_109_i, %p_read_4

ST_23: tmp_166_13_6_i [3/4] 5.70ns
_ifconv347:112  %tmp_166_13_6_i = fmul float %p_110_i, %p_read_3

ST_23: tmp_166_13_7_i [1/4] 5.70ns
_ifconv347:113  %tmp_166_13_7_i = fmul float %p_111_i, %p_read_2

ST_23: tmp_166_13_8_i [3/4] 5.70ns
_ifconv347:114  %tmp_166_13_8_i = fmul float %p_112_i, %p_read_1

ST_23: accumulator_13_2_i [2/5] 7.26ns
_ifconv347:117  %accumulator_13_2_i = fadd float %accumulator_13_1_i, %tmp_166_13_2_i

ST_23: tmp_166_14_3_i [2/4] 5.70ns
_ifconv374:109  %tmp_166_14_3_i = fmul float %p_115_i, %p_read_6

ST_23: tmp_166_14_4_i [3/4] 5.70ns
_ifconv374:110  %tmp_166_14_4_i = fmul float %weights_local_load_14_4_i, %p_read_5

ST_23: tmp_166_14_5_i [3/4] 5.70ns
_ifconv374:111  %tmp_166_14_5_i = fmul float %p_117_i, %p_read_4

ST_23: tmp_166_14_6_i [3/4] 5.70ns
_ifconv374:112  %tmp_166_14_6_i = fmul float %p_118_i, %p_read_3

ST_23: tmp_166_14_7_i [1/4] 5.70ns
_ifconv374:113  %tmp_166_14_7_i = fmul float %p_119_i, %p_read_2

ST_23: tmp_166_14_8_i [3/4] 5.70ns
_ifconv374:114  %tmp_166_14_8_i = fmul float %p_120_i, %p_read_1

ST_23: accumulator_14_2_i [2/5] 7.26ns
_ifconv374:117  %accumulator_14_2_i = fadd float %accumulator_14_1_i, %tmp_166_14_2_i

ST_23: tmp_166_15_3_i [2/4] 5.70ns
_ifconv401:109  %tmp_166_15_3_i = fmul float %p_123_i, %p_read_6

ST_23: tmp_166_15_4_i [3/4] 5.70ns
_ifconv401:110  %tmp_166_15_4_i = fmul float %weights_local_load_15_4_i, %p_read_5

ST_23: tmp_166_15_5_i [3/4] 5.70ns
_ifconv401:111  %tmp_166_15_5_i = fmul float %p_125_i, %p_read_4

ST_23: tmp_166_15_6_i [3/4] 5.70ns
_ifconv401:112  %tmp_166_15_6_i = fmul float %p_126_i, %p_read_3

ST_23: tmp_166_15_7_i [1/4] 5.70ns
_ifconv401:113  %tmp_166_15_7_i = fmul float %p_127_i, %p_read_2

ST_23: tmp_166_15_8_i [3/4] 5.70ns
_ifconv401:114  %tmp_166_15_8_i = fmul float %p_128_i, %p_read_1

ST_23: accumulator_15_2_i [2/5] 7.26ns
_ifconv401:117  %accumulator_15_2_i = fadd float %accumulator_15_1_i, %tmp_166_15_2_i


 <State 24>: 7.26ns
ST_24: tmp_166_0_3_i [1/4] 5.70ns
_ifconv:115  %tmp_166_0_3_i = fmul float %p_3_i, %p_read_6

ST_24: tmp_166_0_4_i [2/4] 5.70ns
_ifconv:116  %tmp_166_0_4_i = fmul float %weights_local_load_0_4_i, %p_read_5

ST_24: tmp_166_0_5_i [2/4] 5.70ns
_ifconv:117  %tmp_166_0_5_i = fmul float %p_5_i, %p_read_4

ST_24: tmp_166_0_6_i [2/4] 5.70ns
_ifconv:118  %tmp_166_0_6_i = fmul float %p_6_i, %p_read_3

ST_24: tmp_166_0_8_i [2/4] 5.70ns
_ifconv:120  %tmp_166_0_8_i = fmul float %p_8_i, %p_read_1

ST_24: accumulator_0_2_i [1/5] 7.26ns
_ifconv:123  %accumulator_0_2_i = fadd float %accumulator_0_1_i, %tmp_166_0_2_i

ST_24: tmp_166_1_3_i [1/4] 5.70ns
_ifconv23:109  %tmp_166_1_3_i = fmul float %p_11_i, %p_read_6

ST_24: tmp_166_1_4_i [2/4] 5.70ns
_ifconv23:110  %tmp_166_1_4_i = fmul float %weights_local_load_1_4_i, %p_read_5

ST_24: tmp_166_1_5_i [2/4] 5.70ns
_ifconv23:111  %tmp_166_1_5_i = fmul float %p_13_i, %p_read_4

ST_24: tmp_166_1_6_i [2/4] 5.70ns
_ifconv23:112  %tmp_166_1_6_i = fmul float %p_14_i, %p_read_3

ST_24: tmp_166_1_8_i [2/4] 5.70ns
_ifconv23:114  %tmp_166_1_8_i = fmul float %p_16_i, %p_read_1

ST_24: accumulator_1_2_i [1/5] 7.26ns
_ifconv23:117  %accumulator_1_2_i = fadd float %accumulator_1_1_i, %tmp_166_1_2_i

ST_24: tmp_166_2_3_i [1/4] 5.70ns
_ifconv50:109  %tmp_166_2_3_i = fmul float %p_19_i, %p_read_6

ST_24: tmp_166_2_4_i [2/4] 5.70ns
_ifconv50:110  %tmp_166_2_4_i = fmul float %weights_local_load_2_4_i, %p_read_5

ST_24: tmp_166_2_5_i [2/4] 5.70ns
_ifconv50:111  %tmp_166_2_5_i = fmul float %p_21_i, %p_read_4

ST_24: tmp_166_2_6_i [2/4] 5.70ns
_ifconv50:112  %tmp_166_2_6_i = fmul float %p_22_i, %p_read_3

ST_24: tmp_166_2_8_i [2/4] 5.70ns
_ifconv50:114  %tmp_166_2_8_i = fmul float %p_24_i, %p_read_1

ST_24: accumulator_2_2_i [1/5] 7.26ns
_ifconv50:117  %accumulator_2_2_i = fadd float %accumulator_2_1_i, %tmp_166_2_2_i

ST_24: tmp_166_3_3_i [1/4] 5.70ns
_ifconv77:109  %tmp_166_3_3_i = fmul float %p_27_i, %p_read_6

ST_24: tmp_166_3_4_i [2/4] 5.70ns
_ifconv77:110  %tmp_166_3_4_i = fmul float %weights_local_load_3_4_i, %p_read_5

ST_24: tmp_166_3_5_i [2/4] 5.70ns
_ifconv77:111  %tmp_166_3_5_i = fmul float %p_29_i, %p_read_4

ST_24: tmp_166_3_6_i [2/4] 5.70ns
_ifconv77:112  %tmp_166_3_6_i = fmul float %p_30_i, %p_read_3

ST_24: tmp_166_3_8_i [2/4] 5.70ns
_ifconv77:114  %tmp_166_3_8_i = fmul float %p_32_i, %p_read_1

ST_24: accumulator_3_2_i [1/5] 7.26ns
_ifconv77:117  %accumulator_3_2_i = fadd float %accumulator_3_1_i, %tmp_166_3_2_i

ST_24: tmp_166_4_3_i [1/4] 5.70ns
_ifconv104:109  %tmp_166_4_3_i = fmul float %p_35_i, %p_read_6

ST_24: tmp_166_4_4_i [2/4] 5.70ns
_ifconv104:110  %tmp_166_4_4_i = fmul float %weights_local_load_4_4_i, %p_read_5

ST_24: tmp_166_4_5_i [2/4] 5.70ns
_ifconv104:111  %tmp_166_4_5_i = fmul float %p_37_i, %p_read_4

ST_24: tmp_166_4_6_i [2/4] 5.70ns
_ifconv104:112  %tmp_166_4_6_i = fmul float %p_38_i, %p_read_3

ST_24: tmp_166_4_8_i [2/4] 5.70ns
_ifconv104:114  %tmp_166_4_8_i = fmul float %p_40_i, %p_read_1

ST_24: accumulator_4_2_i [1/5] 7.26ns
_ifconv104:117  %accumulator_4_2_i = fadd float %accumulator_4_1_i, %tmp_166_4_2_i

ST_24: tmp_166_5_3_i [1/4] 5.70ns
_ifconv131:109  %tmp_166_5_3_i = fmul float %p_43_i, %p_read_6

ST_24: tmp_166_5_4_i [2/4] 5.70ns
_ifconv131:110  %tmp_166_5_4_i = fmul float %weights_local_load_5_4_i, %p_read_5

ST_24: tmp_166_5_5_i [2/4] 5.70ns
_ifconv131:111  %tmp_166_5_5_i = fmul float %p_45_i, %p_read_4

ST_24: tmp_166_5_6_i [2/4] 5.70ns
_ifconv131:112  %tmp_166_5_6_i = fmul float %p_46_i, %p_read_3

ST_24: tmp_166_5_8_i [2/4] 5.70ns
_ifconv131:114  %tmp_166_5_8_i = fmul float %p_48_i, %p_read_1

ST_24: accumulator_5_2_i [1/5] 7.26ns
_ifconv131:117  %accumulator_5_2_i = fadd float %accumulator_5_1_i, %tmp_166_5_2_i

ST_24: tmp_166_6_3_i [1/4] 5.70ns
_ifconv158:109  %tmp_166_6_3_i = fmul float %p_51_i, %p_read_6

ST_24: tmp_166_6_4_i [2/4] 5.70ns
_ifconv158:110  %tmp_166_6_4_i = fmul float %weights_local_load_6_4_i, %p_read_5

ST_24: tmp_166_6_5_i [2/4] 5.70ns
_ifconv158:111  %tmp_166_6_5_i = fmul float %p_53_i, %p_read_4

ST_24: tmp_166_6_6_i [2/4] 5.70ns
_ifconv158:112  %tmp_166_6_6_i = fmul float %p_54_i, %p_read_3

ST_24: tmp_166_6_8_i [2/4] 5.70ns
_ifconv158:114  %tmp_166_6_8_i = fmul float %p_56_i, %p_read_1

ST_24: accumulator_6_2_i [1/5] 7.26ns
_ifconv158:117  %accumulator_6_2_i = fadd float %accumulator_6_1_i, %tmp_166_6_2_i

ST_24: tmp_166_7_3_i [1/4] 5.70ns
_ifconv185:109  %tmp_166_7_3_i = fmul float %p_59_i, %p_read_6

ST_24: tmp_166_7_4_i [2/4] 5.70ns
_ifconv185:110  %tmp_166_7_4_i = fmul float %weights_local_load_7_4_i, %p_read_5

ST_24: tmp_166_7_5_i [2/4] 5.70ns
_ifconv185:111  %tmp_166_7_5_i = fmul float %p_61_i, %p_read_4

ST_24: tmp_166_7_6_i [2/4] 5.70ns
_ifconv185:112  %tmp_166_7_6_i = fmul float %p_62_i, %p_read_3

ST_24: tmp_166_7_8_i [2/4] 5.70ns
_ifconv185:114  %tmp_166_7_8_i = fmul float %p_64_i, %p_read_1

ST_24: accumulator_7_2_i [1/5] 7.26ns
_ifconv185:117  %accumulator_7_2_i = fadd float %accumulator_7_1_i, %tmp_166_7_2_i

ST_24: tmp_166_8_3_i [1/4] 5.70ns
_ifconv212:109  %tmp_166_8_3_i = fmul float %p_67_i, %p_read_6

ST_24: tmp_166_8_4_i [2/4] 5.70ns
_ifconv212:110  %tmp_166_8_4_i = fmul float %weights_local_load_8_4_i, %p_read_5

ST_24: tmp_166_8_5_i [2/4] 5.70ns
_ifconv212:111  %tmp_166_8_5_i = fmul float %p_69_i, %p_read_4

ST_24: tmp_166_8_6_i [2/4] 5.70ns
_ifconv212:112  %tmp_166_8_6_i = fmul float %p_70_i, %p_read_3

ST_24: tmp_166_8_8_i [2/4] 5.70ns
_ifconv212:114  %tmp_166_8_8_i = fmul float %p_72_i, %p_read_1

ST_24: accumulator_8_2_i [1/5] 7.26ns
_ifconv212:117  %accumulator_8_2_i = fadd float %accumulator_8_1_i, %tmp_166_8_2_i

ST_24: tmp_166_9_3_i [1/4] 5.70ns
_ifconv239:109  %tmp_166_9_3_i = fmul float %p_75_i, %p_read_6

ST_24: tmp_166_9_4_i [2/4] 5.70ns
_ifconv239:110  %tmp_166_9_4_i = fmul float %weights_local_load_9_4_i, %p_read_5

ST_24: tmp_166_9_5_i [2/4] 5.70ns
_ifconv239:111  %tmp_166_9_5_i = fmul float %p_77_i, %p_read_4

ST_24: tmp_166_9_6_i [2/4] 5.70ns
_ifconv239:112  %tmp_166_9_6_i = fmul float %p_78_i, %p_read_3

ST_24: tmp_166_9_8_i [2/4] 5.70ns
_ifconv239:114  %tmp_166_9_8_i = fmul float %p_80_i, %p_read_1

ST_24: accumulator_9_2_i [1/5] 7.26ns
_ifconv239:117  %accumulator_9_2_i = fadd float %accumulator_9_1_i, %tmp_166_9_2_i

ST_24: tmp_166_10_3_i [1/4] 5.70ns
_ifconv266:109  %tmp_166_10_3_i = fmul float %p_83_i, %p_read_6

ST_24: tmp_166_10_4_i [2/4] 5.70ns
_ifconv266:110  %tmp_166_10_4_i = fmul float %weights_local_load_10_4_i, %p_read_5

ST_24: tmp_166_10_5_i [2/4] 5.70ns
_ifconv266:111  %tmp_166_10_5_i = fmul float %p_85_i, %p_read_4

ST_24: tmp_166_10_6_i [2/4] 5.70ns
_ifconv266:112  %tmp_166_10_6_i = fmul float %p_86_i, %p_read_3

ST_24: tmp_166_10_8_i [2/4] 5.70ns
_ifconv266:114  %tmp_166_10_8_i = fmul float %p_88_i, %p_read_1

ST_24: accumulator_10_2_i [1/5] 7.26ns
_ifconv266:117  %accumulator_10_2_i = fadd float %accumulator_10_1_i, %tmp_166_10_2_i

ST_24: tmp_166_11_3_i [1/4] 5.70ns
_ifconv293:109  %tmp_166_11_3_i = fmul float %p_91_i, %p_read_6

ST_24: tmp_166_11_4_i [2/4] 5.70ns
_ifconv293:110  %tmp_166_11_4_i = fmul float %weights_local_load_11_4_i, %p_read_5

ST_24: tmp_166_11_5_i [2/4] 5.70ns
_ifconv293:111  %tmp_166_11_5_i = fmul float %p_93_i, %p_read_4

ST_24: tmp_166_11_6_i [2/4] 5.70ns
_ifconv293:112  %tmp_166_11_6_i = fmul float %p_94_i, %p_read_3

ST_24: tmp_166_11_8_i [2/4] 5.70ns
_ifconv293:114  %tmp_166_11_8_i = fmul float %p_96_i, %p_read_1

ST_24: accumulator_11_2_i [1/5] 7.26ns
_ifconv293:117  %accumulator_11_2_i = fadd float %accumulator_11_1_i, %tmp_166_11_2_i

ST_24: tmp_166_12_3_i [1/4] 5.70ns
_ifconv320:109  %tmp_166_12_3_i = fmul float %p_99_i, %p_read_6

ST_24: tmp_166_12_4_i [2/4] 5.70ns
_ifconv320:110  %tmp_166_12_4_i = fmul float %weights_local_load_12_4_i, %p_read_5

ST_24: tmp_166_12_5_i [2/4] 5.70ns
_ifconv320:111  %tmp_166_12_5_i = fmul float %p_101_i, %p_read_4

ST_24: tmp_166_12_6_i [2/4] 5.70ns
_ifconv320:112  %tmp_166_12_6_i = fmul float %p_102_i, %p_read_3

ST_24: tmp_166_12_8_i [2/4] 5.70ns
_ifconv320:114  %tmp_166_12_8_i = fmul float %p_104_i, %p_read_1

ST_24: accumulator_12_2_i [1/5] 7.26ns
_ifconv320:117  %accumulator_12_2_i = fadd float %accumulator_12_1_i, %tmp_166_12_2_i

ST_24: tmp_166_13_3_i [1/4] 5.70ns
_ifconv347:109  %tmp_166_13_3_i = fmul float %p_107_i, %p_read_6

ST_24: tmp_166_13_4_i [2/4] 5.70ns
_ifconv347:110  %tmp_166_13_4_i = fmul float %weights_local_load_13_4_i, %p_read_5

ST_24: tmp_166_13_5_i [2/4] 5.70ns
_ifconv347:111  %tmp_166_13_5_i = fmul float %p_109_i, %p_read_4

ST_24: tmp_166_13_6_i [2/4] 5.70ns
_ifconv347:112  %tmp_166_13_6_i = fmul float %p_110_i, %p_read_3

ST_24: tmp_166_13_8_i [2/4] 5.70ns
_ifconv347:114  %tmp_166_13_8_i = fmul float %p_112_i, %p_read_1

ST_24: accumulator_13_2_i [1/5] 7.26ns
_ifconv347:117  %accumulator_13_2_i = fadd float %accumulator_13_1_i, %tmp_166_13_2_i

ST_24: tmp_166_14_3_i [1/4] 5.70ns
_ifconv374:109  %tmp_166_14_3_i = fmul float %p_115_i, %p_read_6

ST_24: tmp_166_14_4_i [2/4] 5.70ns
_ifconv374:110  %tmp_166_14_4_i = fmul float %weights_local_load_14_4_i, %p_read_5

ST_24: tmp_166_14_5_i [2/4] 5.70ns
_ifconv374:111  %tmp_166_14_5_i = fmul float %p_117_i, %p_read_4

ST_24: tmp_166_14_6_i [2/4] 5.70ns
_ifconv374:112  %tmp_166_14_6_i = fmul float %p_118_i, %p_read_3

ST_24: tmp_166_14_8_i [2/4] 5.70ns
_ifconv374:114  %tmp_166_14_8_i = fmul float %p_120_i, %p_read_1

ST_24: accumulator_14_2_i [1/5] 7.26ns
_ifconv374:117  %accumulator_14_2_i = fadd float %accumulator_14_1_i, %tmp_166_14_2_i

ST_24: tmp_166_15_3_i [1/4] 5.70ns
_ifconv401:109  %tmp_166_15_3_i = fmul float %p_123_i, %p_read_6

ST_24: tmp_166_15_4_i [2/4] 5.70ns
_ifconv401:110  %tmp_166_15_4_i = fmul float %weights_local_load_15_4_i, %p_read_5

ST_24: tmp_166_15_5_i [2/4] 5.70ns
_ifconv401:111  %tmp_166_15_5_i = fmul float %p_125_i, %p_read_4

ST_24: tmp_166_15_6_i [2/4] 5.70ns
_ifconv401:112  %tmp_166_15_6_i = fmul float %p_126_i, %p_read_3

ST_24: tmp_166_15_8_i [2/4] 5.70ns
_ifconv401:114  %tmp_166_15_8_i = fmul float %p_128_i, %p_read_1

ST_24: accumulator_15_2_i [1/5] 7.26ns
_ifconv401:117  %accumulator_15_2_i = fadd float %accumulator_15_1_i, %tmp_166_15_2_i


 <State 25>: 7.26ns
ST_25: tmp_166_0_4_i [1/4] 5.70ns
_ifconv:116  %tmp_166_0_4_i = fmul float %weights_local_load_0_4_i, %p_read_5

ST_25: tmp_166_0_5_i [1/4] 5.70ns
_ifconv:117  %tmp_166_0_5_i = fmul float %p_5_i, %p_read_4

ST_25: tmp_166_0_6_i [1/4] 5.70ns
_ifconv:118  %tmp_166_0_6_i = fmul float %p_6_i, %p_read_3

ST_25: tmp_166_0_8_i [1/4] 5.70ns
_ifconv:120  %tmp_166_0_8_i = fmul float %p_8_i, %p_read_1

ST_25: accumulator_0_3_i [5/5] 7.26ns
_ifconv:124  %accumulator_0_3_i = fadd float %accumulator_0_2_i, %tmp_166_0_3_i

ST_25: tmp_166_1_4_i [1/4] 5.70ns
_ifconv23:110  %tmp_166_1_4_i = fmul float %weights_local_load_1_4_i, %p_read_5

ST_25: tmp_166_1_5_i [1/4] 5.70ns
_ifconv23:111  %tmp_166_1_5_i = fmul float %p_13_i, %p_read_4

ST_25: tmp_166_1_6_i [1/4] 5.70ns
_ifconv23:112  %tmp_166_1_6_i = fmul float %p_14_i, %p_read_3

ST_25: tmp_166_1_8_i [1/4] 5.70ns
_ifconv23:114  %tmp_166_1_8_i = fmul float %p_16_i, %p_read_1

ST_25: accumulator_1_3_i [5/5] 7.26ns
_ifconv23:118  %accumulator_1_3_i = fadd float %accumulator_1_2_i, %tmp_166_1_3_i

ST_25: tmp_166_2_4_i [1/4] 5.70ns
_ifconv50:110  %tmp_166_2_4_i = fmul float %weights_local_load_2_4_i, %p_read_5

ST_25: tmp_166_2_5_i [1/4] 5.70ns
_ifconv50:111  %tmp_166_2_5_i = fmul float %p_21_i, %p_read_4

ST_25: tmp_166_2_6_i [1/4] 5.70ns
_ifconv50:112  %tmp_166_2_6_i = fmul float %p_22_i, %p_read_3

ST_25: tmp_166_2_8_i [1/4] 5.70ns
_ifconv50:114  %tmp_166_2_8_i = fmul float %p_24_i, %p_read_1

ST_25: accumulator_2_3_i [5/5] 7.26ns
_ifconv50:118  %accumulator_2_3_i = fadd float %accumulator_2_2_i, %tmp_166_2_3_i

ST_25: tmp_166_3_4_i [1/4] 5.70ns
_ifconv77:110  %tmp_166_3_4_i = fmul float %weights_local_load_3_4_i, %p_read_5

ST_25: tmp_166_3_5_i [1/4] 5.70ns
_ifconv77:111  %tmp_166_3_5_i = fmul float %p_29_i, %p_read_4

ST_25: tmp_166_3_6_i [1/4] 5.70ns
_ifconv77:112  %tmp_166_3_6_i = fmul float %p_30_i, %p_read_3

ST_25: tmp_166_3_8_i [1/4] 5.70ns
_ifconv77:114  %tmp_166_3_8_i = fmul float %p_32_i, %p_read_1

ST_25: accumulator_3_3_i [5/5] 7.26ns
_ifconv77:118  %accumulator_3_3_i = fadd float %accumulator_3_2_i, %tmp_166_3_3_i

ST_25: tmp_166_4_4_i [1/4] 5.70ns
_ifconv104:110  %tmp_166_4_4_i = fmul float %weights_local_load_4_4_i, %p_read_5

ST_25: tmp_166_4_5_i [1/4] 5.70ns
_ifconv104:111  %tmp_166_4_5_i = fmul float %p_37_i, %p_read_4

ST_25: tmp_166_4_6_i [1/4] 5.70ns
_ifconv104:112  %tmp_166_4_6_i = fmul float %p_38_i, %p_read_3

ST_25: tmp_166_4_8_i [1/4] 5.70ns
_ifconv104:114  %tmp_166_4_8_i = fmul float %p_40_i, %p_read_1

ST_25: accumulator_4_3_i [5/5] 7.26ns
_ifconv104:118  %accumulator_4_3_i = fadd float %accumulator_4_2_i, %tmp_166_4_3_i

ST_25: tmp_166_5_4_i [1/4] 5.70ns
_ifconv131:110  %tmp_166_5_4_i = fmul float %weights_local_load_5_4_i, %p_read_5

ST_25: tmp_166_5_5_i [1/4] 5.70ns
_ifconv131:111  %tmp_166_5_5_i = fmul float %p_45_i, %p_read_4

ST_25: tmp_166_5_6_i [1/4] 5.70ns
_ifconv131:112  %tmp_166_5_6_i = fmul float %p_46_i, %p_read_3

ST_25: tmp_166_5_8_i [1/4] 5.70ns
_ifconv131:114  %tmp_166_5_8_i = fmul float %p_48_i, %p_read_1

ST_25: accumulator_5_3_i [5/5] 7.26ns
_ifconv131:118  %accumulator_5_3_i = fadd float %accumulator_5_2_i, %tmp_166_5_3_i

ST_25: tmp_166_6_4_i [1/4] 5.70ns
_ifconv158:110  %tmp_166_6_4_i = fmul float %weights_local_load_6_4_i, %p_read_5

ST_25: tmp_166_6_5_i [1/4] 5.70ns
_ifconv158:111  %tmp_166_6_5_i = fmul float %p_53_i, %p_read_4

ST_25: tmp_166_6_6_i [1/4] 5.70ns
_ifconv158:112  %tmp_166_6_6_i = fmul float %p_54_i, %p_read_3

ST_25: tmp_166_6_8_i [1/4] 5.70ns
_ifconv158:114  %tmp_166_6_8_i = fmul float %p_56_i, %p_read_1

ST_25: accumulator_6_3_i [5/5] 7.26ns
_ifconv158:118  %accumulator_6_3_i = fadd float %accumulator_6_2_i, %tmp_166_6_3_i

ST_25: tmp_166_7_4_i [1/4] 5.70ns
_ifconv185:110  %tmp_166_7_4_i = fmul float %weights_local_load_7_4_i, %p_read_5

ST_25: tmp_166_7_5_i [1/4] 5.70ns
_ifconv185:111  %tmp_166_7_5_i = fmul float %p_61_i, %p_read_4

ST_25: tmp_166_7_6_i [1/4] 5.70ns
_ifconv185:112  %tmp_166_7_6_i = fmul float %p_62_i, %p_read_3

ST_25: tmp_166_7_8_i [1/4] 5.70ns
_ifconv185:114  %tmp_166_7_8_i = fmul float %p_64_i, %p_read_1

ST_25: accumulator_7_3_i [5/5] 7.26ns
_ifconv185:118  %accumulator_7_3_i = fadd float %accumulator_7_2_i, %tmp_166_7_3_i

ST_25: tmp_166_8_4_i [1/4] 5.70ns
_ifconv212:110  %tmp_166_8_4_i = fmul float %weights_local_load_8_4_i, %p_read_5

ST_25: tmp_166_8_5_i [1/4] 5.70ns
_ifconv212:111  %tmp_166_8_5_i = fmul float %p_69_i, %p_read_4

ST_25: tmp_166_8_6_i [1/4] 5.70ns
_ifconv212:112  %tmp_166_8_6_i = fmul float %p_70_i, %p_read_3

ST_25: tmp_166_8_8_i [1/4] 5.70ns
_ifconv212:114  %tmp_166_8_8_i = fmul float %p_72_i, %p_read_1

ST_25: accumulator_8_3_i [5/5] 7.26ns
_ifconv212:118  %accumulator_8_3_i = fadd float %accumulator_8_2_i, %tmp_166_8_3_i

ST_25: tmp_166_9_4_i [1/4] 5.70ns
_ifconv239:110  %tmp_166_9_4_i = fmul float %weights_local_load_9_4_i, %p_read_5

ST_25: tmp_166_9_5_i [1/4] 5.70ns
_ifconv239:111  %tmp_166_9_5_i = fmul float %p_77_i, %p_read_4

ST_25: tmp_166_9_6_i [1/4] 5.70ns
_ifconv239:112  %tmp_166_9_6_i = fmul float %p_78_i, %p_read_3

ST_25: tmp_166_9_8_i [1/4] 5.70ns
_ifconv239:114  %tmp_166_9_8_i = fmul float %p_80_i, %p_read_1

ST_25: accumulator_9_3_i [5/5] 7.26ns
_ifconv239:118  %accumulator_9_3_i = fadd float %accumulator_9_2_i, %tmp_166_9_3_i

ST_25: tmp_166_10_4_i [1/4] 5.70ns
_ifconv266:110  %tmp_166_10_4_i = fmul float %weights_local_load_10_4_i, %p_read_5

ST_25: tmp_166_10_5_i [1/4] 5.70ns
_ifconv266:111  %tmp_166_10_5_i = fmul float %p_85_i, %p_read_4

ST_25: tmp_166_10_6_i [1/4] 5.70ns
_ifconv266:112  %tmp_166_10_6_i = fmul float %p_86_i, %p_read_3

ST_25: tmp_166_10_8_i [1/4] 5.70ns
_ifconv266:114  %tmp_166_10_8_i = fmul float %p_88_i, %p_read_1

ST_25: accumulator_10_3_i [5/5] 7.26ns
_ifconv266:118  %accumulator_10_3_i = fadd float %accumulator_10_2_i, %tmp_166_10_3_i

ST_25: tmp_166_11_4_i [1/4] 5.70ns
_ifconv293:110  %tmp_166_11_4_i = fmul float %weights_local_load_11_4_i, %p_read_5

ST_25: tmp_166_11_5_i [1/4] 5.70ns
_ifconv293:111  %tmp_166_11_5_i = fmul float %p_93_i, %p_read_4

ST_25: tmp_166_11_6_i [1/4] 5.70ns
_ifconv293:112  %tmp_166_11_6_i = fmul float %p_94_i, %p_read_3

ST_25: tmp_166_11_8_i [1/4] 5.70ns
_ifconv293:114  %tmp_166_11_8_i = fmul float %p_96_i, %p_read_1

ST_25: accumulator_11_3_i [5/5] 7.26ns
_ifconv293:118  %accumulator_11_3_i = fadd float %accumulator_11_2_i, %tmp_166_11_3_i

ST_25: tmp_166_12_4_i [1/4] 5.70ns
_ifconv320:110  %tmp_166_12_4_i = fmul float %weights_local_load_12_4_i, %p_read_5

ST_25: tmp_166_12_5_i [1/4] 5.70ns
_ifconv320:111  %tmp_166_12_5_i = fmul float %p_101_i, %p_read_4

ST_25: tmp_166_12_6_i [1/4] 5.70ns
_ifconv320:112  %tmp_166_12_6_i = fmul float %p_102_i, %p_read_3

ST_25: tmp_166_12_8_i [1/4] 5.70ns
_ifconv320:114  %tmp_166_12_8_i = fmul float %p_104_i, %p_read_1

ST_25: accumulator_12_3_i [5/5] 7.26ns
_ifconv320:118  %accumulator_12_3_i = fadd float %accumulator_12_2_i, %tmp_166_12_3_i

ST_25: tmp_166_13_4_i [1/4] 5.70ns
_ifconv347:110  %tmp_166_13_4_i = fmul float %weights_local_load_13_4_i, %p_read_5

ST_25: tmp_166_13_5_i [1/4] 5.70ns
_ifconv347:111  %tmp_166_13_5_i = fmul float %p_109_i, %p_read_4

ST_25: tmp_166_13_6_i [1/4] 5.70ns
_ifconv347:112  %tmp_166_13_6_i = fmul float %p_110_i, %p_read_3

ST_25: tmp_166_13_8_i [1/4] 5.70ns
_ifconv347:114  %tmp_166_13_8_i = fmul float %p_112_i, %p_read_1

ST_25: accumulator_13_3_i [5/5] 7.26ns
_ifconv347:118  %accumulator_13_3_i = fadd float %accumulator_13_2_i, %tmp_166_13_3_i

ST_25: tmp_166_14_4_i [1/4] 5.70ns
_ifconv374:110  %tmp_166_14_4_i = fmul float %weights_local_load_14_4_i, %p_read_5

ST_25: tmp_166_14_5_i [1/4] 5.70ns
_ifconv374:111  %tmp_166_14_5_i = fmul float %p_117_i, %p_read_4

ST_25: tmp_166_14_6_i [1/4] 5.70ns
_ifconv374:112  %tmp_166_14_6_i = fmul float %p_118_i, %p_read_3

ST_25: tmp_166_14_8_i [1/4] 5.70ns
_ifconv374:114  %tmp_166_14_8_i = fmul float %p_120_i, %p_read_1

ST_25: accumulator_14_3_i [5/5] 7.26ns
_ifconv374:118  %accumulator_14_3_i = fadd float %accumulator_14_2_i, %tmp_166_14_3_i

ST_25: tmp_166_15_4_i [1/4] 5.70ns
_ifconv401:110  %tmp_166_15_4_i = fmul float %weights_local_load_15_4_i, %p_read_5

ST_25: tmp_166_15_5_i [1/4] 5.70ns
_ifconv401:111  %tmp_166_15_5_i = fmul float %p_125_i, %p_read_4

ST_25: tmp_166_15_6_i [1/4] 5.70ns
_ifconv401:112  %tmp_166_15_6_i = fmul float %p_126_i, %p_read_3

ST_25: tmp_166_15_8_i [1/4] 5.70ns
_ifconv401:114  %tmp_166_15_8_i = fmul float %p_128_i, %p_read_1

ST_25: accumulator_15_3_i [5/5] 7.26ns
_ifconv401:118  %accumulator_15_3_i = fadd float %accumulator_15_2_i, %tmp_166_15_3_i


 <State 26>: 7.26ns
ST_26: accumulator_0_3_i [4/5] 7.26ns
_ifconv:124  %accumulator_0_3_i = fadd float %accumulator_0_2_i, %tmp_166_0_3_i

ST_26: accumulator_1_3_i [4/5] 7.26ns
_ifconv23:118  %accumulator_1_3_i = fadd float %accumulator_1_2_i, %tmp_166_1_3_i

ST_26: accumulator_2_3_i [4/5] 7.26ns
_ifconv50:118  %accumulator_2_3_i = fadd float %accumulator_2_2_i, %tmp_166_2_3_i

ST_26: accumulator_3_3_i [4/5] 7.26ns
_ifconv77:118  %accumulator_3_3_i = fadd float %accumulator_3_2_i, %tmp_166_3_3_i

ST_26: accumulator_4_3_i [4/5] 7.26ns
_ifconv104:118  %accumulator_4_3_i = fadd float %accumulator_4_2_i, %tmp_166_4_3_i

ST_26: accumulator_5_3_i [4/5] 7.26ns
_ifconv131:118  %accumulator_5_3_i = fadd float %accumulator_5_2_i, %tmp_166_5_3_i

ST_26: accumulator_6_3_i [4/5] 7.26ns
_ifconv158:118  %accumulator_6_3_i = fadd float %accumulator_6_2_i, %tmp_166_6_3_i

ST_26: accumulator_7_3_i [4/5] 7.26ns
_ifconv185:118  %accumulator_7_3_i = fadd float %accumulator_7_2_i, %tmp_166_7_3_i

ST_26: accumulator_8_3_i [4/5] 7.26ns
_ifconv212:118  %accumulator_8_3_i = fadd float %accumulator_8_2_i, %tmp_166_8_3_i

ST_26: accumulator_9_3_i [4/5] 7.26ns
_ifconv239:118  %accumulator_9_3_i = fadd float %accumulator_9_2_i, %tmp_166_9_3_i

ST_26: accumulator_10_3_i [4/5] 7.26ns
_ifconv266:118  %accumulator_10_3_i = fadd float %accumulator_10_2_i, %tmp_166_10_3_i

ST_26: accumulator_11_3_i [4/5] 7.26ns
_ifconv293:118  %accumulator_11_3_i = fadd float %accumulator_11_2_i, %tmp_166_11_3_i

ST_26: accumulator_12_3_i [4/5] 7.26ns
_ifconv320:118  %accumulator_12_3_i = fadd float %accumulator_12_2_i, %tmp_166_12_3_i

ST_26: accumulator_13_3_i [4/5] 7.26ns
_ifconv347:118  %accumulator_13_3_i = fadd float %accumulator_13_2_i, %tmp_166_13_3_i

ST_26: accumulator_14_3_i [4/5] 7.26ns
_ifconv374:118  %accumulator_14_3_i = fadd float %accumulator_14_2_i, %tmp_166_14_3_i

ST_26: accumulator_15_3_i [4/5] 7.26ns
_ifconv401:118  %accumulator_15_3_i = fadd float %accumulator_15_2_i, %tmp_166_15_3_i


 <State 27>: 7.26ns
ST_27: accumulator_0_3_i [3/5] 7.26ns
_ifconv:124  %accumulator_0_3_i = fadd float %accumulator_0_2_i, %tmp_166_0_3_i

ST_27: accumulator_1_3_i [3/5] 7.26ns
_ifconv23:118  %accumulator_1_3_i = fadd float %accumulator_1_2_i, %tmp_166_1_3_i

ST_27: accumulator_2_3_i [3/5] 7.26ns
_ifconv50:118  %accumulator_2_3_i = fadd float %accumulator_2_2_i, %tmp_166_2_3_i

ST_27: accumulator_3_3_i [3/5] 7.26ns
_ifconv77:118  %accumulator_3_3_i = fadd float %accumulator_3_2_i, %tmp_166_3_3_i

ST_27: accumulator_4_3_i [3/5] 7.26ns
_ifconv104:118  %accumulator_4_3_i = fadd float %accumulator_4_2_i, %tmp_166_4_3_i

ST_27: accumulator_5_3_i [3/5] 7.26ns
_ifconv131:118  %accumulator_5_3_i = fadd float %accumulator_5_2_i, %tmp_166_5_3_i

ST_27: accumulator_6_3_i [3/5] 7.26ns
_ifconv158:118  %accumulator_6_3_i = fadd float %accumulator_6_2_i, %tmp_166_6_3_i

ST_27: accumulator_7_3_i [3/5] 7.26ns
_ifconv185:118  %accumulator_7_3_i = fadd float %accumulator_7_2_i, %tmp_166_7_3_i

ST_27: accumulator_8_3_i [3/5] 7.26ns
_ifconv212:118  %accumulator_8_3_i = fadd float %accumulator_8_2_i, %tmp_166_8_3_i

ST_27: accumulator_9_3_i [3/5] 7.26ns
_ifconv239:118  %accumulator_9_3_i = fadd float %accumulator_9_2_i, %tmp_166_9_3_i

ST_27: accumulator_10_3_i [3/5] 7.26ns
_ifconv266:118  %accumulator_10_3_i = fadd float %accumulator_10_2_i, %tmp_166_10_3_i

ST_27: accumulator_11_3_i [3/5] 7.26ns
_ifconv293:118  %accumulator_11_3_i = fadd float %accumulator_11_2_i, %tmp_166_11_3_i

ST_27: accumulator_12_3_i [3/5] 7.26ns
_ifconv320:118  %accumulator_12_3_i = fadd float %accumulator_12_2_i, %tmp_166_12_3_i

ST_27: accumulator_13_3_i [3/5] 7.26ns
_ifconv347:118  %accumulator_13_3_i = fadd float %accumulator_13_2_i, %tmp_166_13_3_i

ST_27: accumulator_14_3_i [3/5] 7.26ns
_ifconv374:118  %accumulator_14_3_i = fadd float %accumulator_14_2_i, %tmp_166_14_3_i

ST_27: accumulator_15_3_i [3/5] 7.26ns
_ifconv401:118  %accumulator_15_3_i = fadd float %accumulator_15_2_i, %tmp_166_15_3_i


 <State 28>: 7.26ns
ST_28: accumulator_0_3_i [2/5] 7.26ns
_ifconv:124  %accumulator_0_3_i = fadd float %accumulator_0_2_i, %tmp_166_0_3_i

ST_28: accumulator_1_3_i [2/5] 7.26ns
_ifconv23:118  %accumulator_1_3_i = fadd float %accumulator_1_2_i, %tmp_166_1_3_i

ST_28: accumulator_2_3_i [2/5] 7.26ns
_ifconv50:118  %accumulator_2_3_i = fadd float %accumulator_2_2_i, %tmp_166_2_3_i

ST_28: accumulator_3_3_i [2/5] 7.26ns
_ifconv77:118  %accumulator_3_3_i = fadd float %accumulator_3_2_i, %tmp_166_3_3_i

ST_28: accumulator_4_3_i [2/5] 7.26ns
_ifconv104:118  %accumulator_4_3_i = fadd float %accumulator_4_2_i, %tmp_166_4_3_i

ST_28: accumulator_5_3_i [2/5] 7.26ns
_ifconv131:118  %accumulator_5_3_i = fadd float %accumulator_5_2_i, %tmp_166_5_3_i

ST_28: accumulator_6_3_i [2/5] 7.26ns
_ifconv158:118  %accumulator_6_3_i = fadd float %accumulator_6_2_i, %tmp_166_6_3_i

ST_28: accumulator_7_3_i [2/5] 7.26ns
_ifconv185:118  %accumulator_7_3_i = fadd float %accumulator_7_2_i, %tmp_166_7_3_i

ST_28: accumulator_8_3_i [2/5] 7.26ns
_ifconv212:118  %accumulator_8_3_i = fadd float %accumulator_8_2_i, %tmp_166_8_3_i

ST_28: accumulator_9_3_i [2/5] 7.26ns
_ifconv239:118  %accumulator_9_3_i = fadd float %accumulator_9_2_i, %tmp_166_9_3_i

ST_28: accumulator_10_3_i [2/5] 7.26ns
_ifconv266:118  %accumulator_10_3_i = fadd float %accumulator_10_2_i, %tmp_166_10_3_i

ST_28: accumulator_11_3_i [2/5] 7.26ns
_ifconv293:118  %accumulator_11_3_i = fadd float %accumulator_11_2_i, %tmp_166_11_3_i

ST_28: accumulator_12_3_i [2/5] 7.26ns
_ifconv320:118  %accumulator_12_3_i = fadd float %accumulator_12_2_i, %tmp_166_12_3_i

ST_28: accumulator_13_3_i [2/5] 7.26ns
_ifconv347:118  %accumulator_13_3_i = fadd float %accumulator_13_2_i, %tmp_166_13_3_i

ST_28: accumulator_14_3_i [2/5] 7.26ns
_ifconv374:118  %accumulator_14_3_i = fadd float %accumulator_14_2_i, %tmp_166_14_3_i

ST_28: accumulator_15_3_i [2/5] 7.26ns
_ifconv401:118  %accumulator_15_3_i = fadd float %accumulator_15_2_i, %tmp_166_15_3_i


 <State 29>: 7.26ns
ST_29: accumulator_0_3_i [1/5] 7.26ns
_ifconv:124  %accumulator_0_3_i = fadd float %accumulator_0_2_i, %tmp_166_0_3_i

ST_29: accumulator_1_3_i [1/5] 7.26ns
_ifconv23:118  %accumulator_1_3_i = fadd float %accumulator_1_2_i, %tmp_166_1_3_i

ST_29: accumulator_2_3_i [1/5] 7.26ns
_ifconv50:118  %accumulator_2_3_i = fadd float %accumulator_2_2_i, %tmp_166_2_3_i

ST_29: accumulator_3_3_i [1/5] 7.26ns
_ifconv77:118  %accumulator_3_3_i = fadd float %accumulator_3_2_i, %tmp_166_3_3_i

ST_29: accumulator_4_3_i [1/5] 7.26ns
_ifconv104:118  %accumulator_4_3_i = fadd float %accumulator_4_2_i, %tmp_166_4_3_i

ST_29: accumulator_5_3_i [1/5] 7.26ns
_ifconv131:118  %accumulator_5_3_i = fadd float %accumulator_5_2_i, %tmp_166_5_3_i

ST_29: accumulator_6_3_i [1/5] 7.26ns
_ifconv158:118  %accumulator_6_3_i = fadd float %accumulator_6_2_i, %tmp_166_6_3_i

ST_29: accumulator_7_3_i [1/5] 7.26ns
_ifconv185:118  %accumulator_7_3_i = fadd float %accumulator_7_2_i, %tmp_166_7_3_i

ST_29: accumulator_8_3_i [1/5] 7.26ns
_ifconv212:118  %accumulator_8_3_i = fadd float %accumulator_8_2_i, %tmp_166_8_3_i

ST_29: accumulator_9_3_i [1/5] 7.26ns
_ifconv239:118  %accumulator_9_3_i = fadd float %accumulator_9_2_i, %tmp_166_9_3_i

ST_29: accumulator_10_3_i [1/5] 7.26ns
_ifconv266:118  %accumulator_10_3_i = fadd float %accumulator_10_2_i, %tmp_166_10_3_i

ST_29: accumulator_11_3_i [1/5] 7.26ns
_ifconv293:118  %accumulator_11_3_i = fadd float %accumulator_11_2_i, %tmp_166_11_3_i

ST_29: accumulator_12_3_i [1/5] 7.26ns
_ifconv320:118  %accumulator_12_3_i = fadd float %accumulator_12_2_i, %tmp_166_12_3_i

ST_29: accumulator_13_3_i [1/5] 7.26ns
_ifconv347:118  %accumulator_13_3_i = fadd float %accumulator_13_2_i, %tmp_166_13_3_i

ST_29: accumulator_14_3_i [1/5] 7.26ns
_ifconv374:118  %accumulator_14_3_i = fadd float %accumulator_14_2_i, %tmp_166_14_3_i

ST_29: accumulator_15_3_i [1/5] 7.26ns
_ifconv401:118  %accumulator_15_3_i = fadd float %accumulator_15_2_i, %tmp_166_15_3_i


 <State 30>: 7.26ns
ST_30: accumulator_0_4_i [5/5] 7.26ns
_ifconv:125  %accumulator_0_4_i = fadd float %accumulator_0_3_i, %tmp_166_0_4_i

ST_30: accumulator_1_4_i [5/5] 7.26ns
_ifconv23:119  %accumulator_1_4_i = fadd float %accumulator_1_3_i, %tmp_166_1_4_i

ST_30: accumulator_2_4_i [5/5] 7.26ns
_ifconv50:119  %accumulator_2_4_i = fadd float %accumulator_2_3_i, %tmp_166_2_4_i

ST_30: accumulator_3_4_i [5/5] 7.26ns
_ifconv77:119  %accumulator_3_4_i = fadd float %accumulator_3_3_i, %tmp_166_3_4_i

ST_30: accumulator_4_4_i [5/5] 7.26ns
_ifconv104:119  %accumulator_4_4_i = fadd float %accumulator_4_3_i, %tmp_166_4_4_i

ST_30: accumulator_5_4_i [5/5] 7.26ns
_ifconv131:119  %accumulator_5_4_i = fadd float %accumulator_5_3_i, %tmp_166_5_4_i

ST_30: accumulator_6_4_i [5/5] 7.26ns
_ifconv158:119  %accumulator_6_4_i = fadd float %accumulator_6_3_i, %tmp_166_6_4_i

ST_30: accumulator_7_4_i [5/5] 7.26ns
_ifconv185:119  %accumulator_7_4_i = fadd float %accumulator_7_3_i, %tmp_166_7_4_i

ST_30: accumulator_8_4_i [5/5] 7.26ns
_ifconv212:119  %accumulator_8_4_i = fadd float %accumulator_8_3_i, %tmp_166_8_4_i

ST_30: accumulator_9_4_i [5/5] 7.26ns
_ifconv239:119  %accumulator_9_4_i = fadd float %accumulator_9_3_i, %tmp_166_9_4_i

ST_30: accumulator_10_4_i [5/5] 7.26ns
_ifconv266:119  %accumulator_10_4_i = fadd float %accumulator_10_3_i, %tmp_166_10_4_i

ST_30: accumulator_11_4_i [5/5] 7.26ns
_ifconv293:119  %accumulator_11_4_i = fadd float %accumulator_11_3_i, %tmp_166_11_4_i

ST_30: accumulator_12_4_i [5/5] 7.26ns
_ifconv320:119  %accumulator_12_4_i = fadd float %accumulator_12_3_i, %tmp_166_12_4_i

ST_30: accumulator_13_4_i [5/5] 7.26ns
_ifconv347:119  %accumulator_13_4_i = fadd float %accumulator_13_3_i, %tmp_166_13_4_i

ST_30: accumulator_14_4_i [5/5] 7.26ns
_ifconv374:119  %accumulator_14_4_i = fadd float %accumulator_14_3_i, %tmp_166_14_4_i

ST_30: accumulator_15_4_i [5/5] 7.26ns
_ifconv401:119  %accumulator_15_4_i = fadd float %accumulator_15_3_i, %tmp_166_15_4_i


 <State 31>: 7.26ns
ST_31: accumulator_0_4_i [4/5] 7.26ns
_ifconv:125  %accumulator_0_4_i = fadd float %accumulator_0_3_i, %tmp_166_0_4_i

ST_31: accumulator_1_4_i [4/5] 7.26ns
_ifconv23:119  %accumulator_1_4_i = fadd float %accumulator_1_3_i, %tmp_166_1_4_i

ST_31: accumulator_2_4_i [4/5] 7.26ns
_ifconv50:119  %accumulator_2_4_i = fadd float %accumulator_2_3_i, %tmp_166_2_4_i

ST_31: accumulator_3_4_i [4/5] 7.26ns
_ifconv77:119  %accumulator_3_4_i = fadd float %accumulator_3_3_i, %tmp_166_3_4_i

ST_31: accumulator_4_4_i [4/5] 7.26ns
_ifconv104:119  %accumulator_4_4_i = fadd float %accumulator_4_3_i, %tmp_166_4_4_i

ST_31: accumulator_5_4_i [4/5] 7.26ns
_ifconv131:119  %accumulator_5_4_i = fadd float %accumulator_5_3_i, %tmp_166_5_4_i

ST_31: accumulator_6_4_i [4/5] 7.26ns
_ifconv158:119  %accumulator_6_4_i = fadd float %accumulator_6_3_i, %tmp_166_6_4_i

ST_31: accumulator_7_4_i [4/5] 7.26ns
_ifconv185:119  %accumulator_7_4_i = fadd float %accumulator_7_3_i, %tmp_166_7_4_i

ST_31: accumulator_8_4_i [4/5] 7.26ns
_ifconv212:119  %accumulator_8_4_i = fadd float %accumulator_8_3_i, %tmp_166_8_4_i

ST_31: accumulator_9_4_i [4/5] 7.26ns
_ifconv239:119  %accumulator_9_4_i = fadd float %accumulator_9_3_i, %tmp_166_9_4_i

ST_31: accumulator_10_4_i [4/5] 7.26ns
_ifconv266:119  %accumulator_10_4_i = fadd float %accumulator_10_3_i, %tmp_166_10_4_i

ST_31: accumulator_11_4_i [4/5] 7.26ns
_ifconv293:119  %accumulator_11_4_i = fadd float %accumulator_11_3_i, %tmp_166_11_4_i

ST_31: accumulator_12_4_i [4/5] 7.26ns
_ifconv320:119  %accumulator_12_4_i = fadd float %accumulator_12_3_i, %tmp_166_12_4_i

ST_31: accumulator_13_4_i [4/5] 7.26ns
_ifconv347:119  %accumulator_13_4_i = fadd float %accumulator_13_3_i, %tmp_166_13_4_i

ST_31: accumulator_14_4_i [4/5] 7.26ns
_ifconv374:119  %accumulator_14_4_i = fadd float %accumulator_14_3_i, %tmp_166_14_4_i

ST_31: accumulator_15_4_i [4/5] 7.26ns
_ifconv401:119  %accumulator_15_4_i = fadd float %accumulator_15_3_i, %tmp_166_15_4_i


 <State 32>: 7.26ns
ST_32: accumulator_0_4_i [3/5] 7.26ns
_ifconv:125  %accumulator_0_4_i = fadd float %accumulator_0_3_i, %tmp_166_0_4_i

ST_32: accumulator_1_4_i [3/5] 7.26ns
_ifconv23:119  %accumulator_1_4_i = fadd float %accumulator_1_3_i, %tmp_166_1_4_i

ST_32: accumulator_2_4_i [3/5] 7.26ns
_ifconv50:119  %accumulator_2_4_i = fadd float %accumulator_2_3_i, %tmp_166_2_4_i

ST_32: accumulator_3_4_i [3/5] 7.26ns
_ifconv77:119  %accumulator_3_4_i = fadd float %accumulator_3_3_i, %tmp_166_3_4_i

ST_32: accumulator_4_4_i [3/5] 7.26ns
_ifconv104:119  %accumulator_4_4_i = fadd float %accumulator_4_3_i, %tmp_166_4_4_i

ST_32: accumulator_5_4_i [3/5] 7.26ns
_ifconv131:119  %accumulator_5_4_i = fadd float %accumulator_5_3_i, %tmp_166_5_4_i

ST_32: accumulator_6_4_i [3/5] 7.26ns
_ifconv158:119  %accumulator_6_4_i = fadd float %accumulator_6_3_i, %tmp_166_6_4_i

ST_32: accumulator_7_4_i [3/5] 7.26ns
_ifconv185:119  %accumulator_7_4_i = fadd float %accumulator_7_3_i, %tmp_166_7_4_i

ST_32: accumulator_8_4_i [3/5] 7.26ns
_ifconv212:119  %accumulator_8_4_i = fadd float %accumulator_8_3_i, %tmp_166_8_4_i

ST_32: accumulator_9_4_i [3/5] 7.26ns
_ifconv239:119  %accumulator_9_4_i = fadd float %accumulator_9_3_i, %tmp_166_9_4_i

ST_32: accumulator_10_4_i [3/5] 7.26ns
_ifconv266:119  %accumulator_10_4_i = fadd float %accumulator_10_3_i, %tmp_166_10_4_i

ST_32: accumulator_11_4_i [3/5] 7.26ns
_ifconv293:119  %accumulator_11_4_i = fadd float %accumulator_11_3_i, %tmp_166_11_4_i

ST_32: accumulator_12_4_i [3/5] 7.26ns
_ifconv320:119  %accumulator_12_4_i = fadd float %accumulator_12_3_i, %tmp_166_12_4_i

ST_32: accumulator_13_4_i [3/5] 7.26ns
_ifconv347:119  %accumulator_13_4_i = fadd float %accumulator_13_3_i, %tmp_166_13_4_i

ST_32: accumulator_14_4_i [3/5] 7.26ns
_ifconv374:119  %accumulator_14_4_i = fadd float %accumulator_14_3_i, %tmp_166_14_4_i

ST_32: accumulator_15_4_i [3/5] 7.26ns
_ifconv401:119  %accumulator_15_4_i = fadd float %accumulator_15_3_i, %tmp_166_15_4_i


 <State 33>: 7.26ns
ST_33: accumulator_0_4_i [2/5] 7.26ns
_ifconv:125  %accumulator_0_4_i = fadd float %accumulator_0_3_i, %tmp_166_0_4_i

ST_33: accumulator_1_4_i [2/5] 7.26ns
_ifconv23:119  %accumulator_1_4_i = fadd float %accumulator_1_3_i, %tmp_166_1_4_i

ST_33: accumulator_2_4_i [2/5] 7.26ns
_ifconv50:119  %accumulator_2_4_i = fadd float %accumulator_2_3_i, %tmp_166_2_4_i

ST_33: accumulator_3_4_i [2/5] 7.26ns
_ifconv77:119  %accumulator_3_4_i = fadd float %accumulator_3_3_i, %tmp_166_3_4_i

ST_33: accumulator_4_4_i [2/5] 7.26ns
_ifconv104:119  %accumulator_4_4_i = fadd float %accumulator_4_3_i, %tmp_166_4_4_i

ST_33: accumulator_5_4_i [2/5] 7.26ns
_ifconv131:119  %accumulator_5_4_i = fadd float %accumulator_5_3_i, %tmp_166_5_4_i

ST_33: accumulator_6_4_i [2/5] 7.26ns
_ifconv158:119  %accumulator_6_4_i = fadd float %accumulator_6_3_i, %tmp_166_6_4_i

ST_33: accumulator_7_4_i [2/5] 7.26ns
_ifconv185:119  %accumulator_7_4_i = fadd float %accumulator_7_3_i, %tmp_166_7_4_i

ST_33: accumulator_8_4_i [2/5] 7.26ns
_ifconv212:119  %accumulator_8_4_i = fadd float %accumulator_8_3_i, %tmp_166_8_4_i

ST_33: accumulator_9_4_i [2/5] 7.26ns
_ifconv239:119  %accumulator_9_4_i = fadd float %accumulator_9_3_i, %tmp_166_9_4_i

ST_33: accumulator_10_4_i [2/5] 7.26ns
_ifconv266:119  %accumulator_10_4_i = fadd float %accumulator_10_3_i, %tmp_166_10_4_i

ST_33: accumulator_11_4_i [2/5] 7.26ns
_ifconv293:119  %accumulator_11_4_i = fadd float %accumulator_11_3_i, %tmp_166_11_4_i

ST_33: accumulator_12_4_i [2/5] 7.26ns
_ifconv320:119  %accumulator_12_4_i = fadd float %accumulator_12_3_i, %tmp_166_12_4_i

ST_33: accumulator_13_4_i [2/5] 7.26ns
_ifconv347:119  %accumulator_13_4_i = fadd float %accumulator_13_3_i, %tmp_166_13_4_i

ST_33: accumulator_14_4_i [2/5] 7.26ns
_ifconv374:119  %accumulator_14_4_i = fadd float %accumulator_14_3_i, %tmp_166_14_4_i

ST_33: accumulator_15_4_i [2/5] 7.26ns
_ifconv401:119  %accumulator_15_4_i = fadd float %accumulator_15_3_i, %tmp_166_15_4_i


 <State 34>: 7.26ns
ST_34: accumulator_0_4_i [1/5] 7.26ns
_ifconv:125  %accumulator_0_4_i = fadd float %accumulator_0_3_i, %tmp_166_0_4_i

ST_34: accumulator_1_4_i [1/5] 7.26ns
_ifconv23:119  %accumulator_1_4_i = fadd float %accumulator_1_3_i, %tmp_166_1_4_i

ST_34: accumulator_2_4_i [1/5] 7.26ns
_ifconv50:119  %accumulator_2_4_i = fadd float %accumulator_2_3_i, %tmp_166_2_4_i

ST_34: accumulator_3_4_i [1/5] 7.26ns
_ifconv77:119  %accumulator_3_4_i = fadd float %accumulator_3_3_i, %tmp_166_3_4_i

ST_34: accumulator_4_4_i [1/5] 7.26ns
_ifconv104:119  %accumulator_4_4_i = fadd float %accumulator_4_3_i, %tmp_166_4_4_i

ST_34: accumulator_5_4_i [1/5] 7.26ns
_ifconv131:119  %accumulator_5_4_i = fadd float %accumulator_5_3_i, %tmp_166_5_4_i

ST_34: accumulator_6_4_i [1/5] 7.26ns
_ifconv158:119  %accumulator_6_4_i = fadd float %accumulator_6_3_i, %tmp_166_6_4_i

ST_34: accumulator_7_4_i [1/5] 7.26ns
_ifconv185:119  %accumulator_7_4_i = fadd float %accumulator_7_3_i, %tmp_166_7_4_i

ST_34: accumulator_8_4_i [1/5] 7.26ns
_ifconv212:119  %accumulator_8_4_i = fadd float %accumulator_8_3_i, %tmp_166_8_4_i

ST_34: accumulator_9_4_i [1/5] 7.26ns
_ifconv239:119  %accumulator_9_4_i = fadd float %accumulator_9_3_i, %tmp_166_9_4_i

ST_34: accumulator_10_4_i [1/5] 7.26ns
_ifconv266:119  %accumulator_10_4_i = fadd float %accumulator_10_3_i, %tmp_166_10_4_i

ST_34: accumulator_11_4_i [1/5] 7.26ns
_ifconv293:119  %accumulator_11_4_i = fadd float %accumulator_11_3_i, %tmp_166_11_4_i

ST_34: accumulator_12_4_i [1/5] 7.26ns
_ifconv320:119  %accumulator_12_4_i = fadd float %accumulator_12_3_i, %tmp_166_12_4_i

ST_34: accumulator_13_4_i [1/5] 7.26ns
_ifconv347:119  %accumulator_13_4_i = fadd float %accumulator_13_3_i, %tmp_166_13_4_i

ST_34: accumulator_14_4_i [1/5] 7.26ns
_ifconv374:119  %accumulator_14_4_i = fadd float %accumulator_14_3_i, %tmp_166_14_4_i

ST_34: accumulator_15_4_i [1/5] 7.26ns
_ifconv401:119  %accumulator_15_4_i = fadd float %accumulator_15_3_i, %tmp_166_15_4_i


 <State 35>: 7.26ns
ST_35: accumulator_0_5_i [5/5] 7.26ns
_ifconv:126  %accumulator_0_5_i = fadd float %accumulator_0_4_i, %tmp_166_0_5_i

ST_35: accumulator_1_5_i [5/5] 7.26ns
_ifconv23:120  %accumulator_1_5_i = fadd float %accumulator_1_4_i, %tmp_166_1_5_i

ST_35: accumulator_2_5_i [5/5] 7.26ns
_ifconv50:120  %accumulator_2_5_i = fadd float %accumulator_2_4_i, %tmp_166_2_5_i

ST_35: accumulator_3_5_i [5/5] 7.26ns
_ifconv77:120  %accumulator_3_5_i = fadd float %accumulator_3_4_i, %tmp_166_3_5_i

ST_35: accumulator_4_5_i [5/5] 7.26ns
_ifconv104:120  %accumulator_4_5_i = fadd float %accumulator_4_4_i, %tmp_166_4_5_i

ST_35: accumulator_5_5_i [5/5] 7.26ns
_ifconv131:120  %accumulator_5_5_i = fadd float %accumulator_5_4_i, %tmp_166_5_5_i

ST_35: accumulator_6_5_i [5/5] 7.26ns
_ifconv158:120  %accumulator_6_5_i = fadd float %accumulator_6_4_i, %tmp_166_6_5_i

ST_35: accumulator_7_5_i [5/5] 7.26ns
_ifconv185:120  %accumulator_7_5_i = fadd float %accumulator_7_4_i, %tmp_166_7_5_i

ST_35: accumulator_8_5_i [5/5] 7.26ns
_ifconv212:120  %accumulator_8_5_i = fadd float %accumulator_8_4_i, %tmp_166_8_5_i

ST_35: accumulator_9_5_i [5/5] 7.26ns
_ifconv239:120  %accumulator_9_5_i = fadd float %accumulator_9_4_i, %tmp_166_9_5_i

ST_35: accumulator_10_5_i [5/5] 7.26ns
_ifconv266:120  %accumulator_10_5_i = fadd float %accumulator_10_4_i, %tmp_166_10_5_i

ST_35: accumulator_11_5_i [5/5] 7.26ns
_ifconv293:120  %accumulator_11_5_i = fadd float %accumulator_11_4_i, %tmp_166_11_5_i

ST_35: accumulator_12_5_i [5/5] 7.26ns
_ifconv320:120  %accumulator_12_5_i = fadd float %accumulator_12_4_i, %tmp_166_12_5_i

ST_35: accumulator_13_5_i [5/5] 7.26ns
_ifconv347:120  %accumulator_13_5_i = fadd float %accumulator_13_4_i, %tmp_166_13_5_i

ST_35: accumulator_14_5_i [5/5] 7.26ns
_ifconv374:120  %accumulator_14_5_i = fadd float %accumulator_14_4_i, %tmp_166_14_5_i

ST_35: accumulator_15_5_i [5/5] 7.26ns
_ifconv401:120  %accumulator_15_5_i = fadd float %accumulator_15_4_i, %tmp_166_15_5_i


 <State 36>: 7.26ns
ST_36: accumulator_0_5_i [4/5] 7.26ns
_ifconv:126  %accumulator_0_5_i = fadd float %accumulator_0_4_i, %tmp_166_0_5_i

ST_36: accumulator_1_5_i [4/5] 7.26ns
_ifconv23:120  %accumulator_1_5_i = fadd float %accumulator_1_4_i, %tmp_166_1_5_i

ST_36: accumulator_2_5_i [4/5] 7.26ns
_ifconv50:120  %accumulator_2_5_i = fadd float %accumulator_2_4_i, %tmp_166_2_5_i

ST_36: accumulator_3_5_i [4/5] 7.26ns
_ifconv77:120  %accumulator_3_5_i = fadd float %accumulator_3_4_i, %tmp_166_3_5_i

ST_36: accumulator_4_5_i [4/5] 7.26ns
_ifconv104:120  %accumulator_4_5_i = fadd float %accumulator_4_4_i, %tmp_166_4_5_i

ST_36: accumulator_5_5_i [4/5] 7.26ns
_ifconv131:120  %accumulator_5_5_i = fadd float %accumulator_5_4_i, %tmp_166_5_5_i

ST_36: accumulator_6_5_i [4/5] 7.26ns
_ifconv158:120  %accumulator_6_5_i = fadd float %accumulator_6_4_i, %tmp_166_6_5_i

ST_36: accumulator_7_5_i [4/5] 7.26ns
_ifconv185:120  %accumulator_7_5_i = fadd float %accumulator_7_4_i, %tmp_166_7_5_i

ST_36: accumulator_8_5_i [4/5] 7.26ns
_ifconv212:120  %accumulator_8_5_i = fadd float %accumulator_8_4_i, %tmp_166_8_5_i

ST_36: accumulator_9_5_i [4/5] 7.26ns
_ifconv239:120  %accumulator_9_5_i = fadd float %accumulator_9_4_i, %tmp_166_9_5_i

ST_36: accumulator_10_5_i [4/5] 7.26ns
_ifconv266:120  %accumulator_10_5_i = fadd float %accumulator_10_4_i, %tmp_166_10_5_i

ST_36: accumulator_11_5_i [4/5] 7.26ns
_ifconv293:120  %accumulator_11_5_i = fadd float %accumulator_11_4_i, %tmp_166_11_5_i

ST_36: accumulator_12_5_i [4/5] 7.26ns
_ifconv320:120  %accumulator_12_5_i = fadd float %accumulator_12_4_i, %tmp_166_12_5_i

ST_36: accumulator_13_5_i [4/5] 7.26ns
_ifconv347:120  %accumulator_13_5_i = fadd float %accumulator_13_4_i, %tmp_166_13_5_i

ST_36: accumulator_14_5_i [4/5] 7.26ns
_ifconv374:120  %accumulator_14_5_i = fadd float %accumulator_14_4_i, %tmp_166_14_5_i

ST_36: accumulator_15_5_i [4/5] 7.26ns
_ifconv401:120  %accumulator_15_5_i = fadd float %accumulator_15_4_i, %tmp_166_15_5_i


 <State 37>: 7.26ns
ST_37: accumulator_0_5_i [3/5] 7.26ns
_ifconv:126  %accumulator_0_5_i = fadd float %accumulator_0_4_i, %tmp_166_0_5_i

ST_37: accumulator_1_5_i [3/5] 7.26ns
_ifconv23:120  %accumulator_1_5_i = fadd float %accumulator_1_4_i, %tmp_166_1_5_i

ST_37: accumulator_2_5_i [3/5] 7.26ns
_ifconv50:120  %accumulator_2_5_i = fadd float %accumulator_2_4_i, %tmp_166_2_5_i

ST_37: accumulator_3_5_i [3/5] 7.26ns
_ifconv77:120  %accumulator_3_5_i = fadd float %accumulator_3_4_i, %tmp_166_3_5_i

ST_37: accumulator_4_5_i [3/5] 7.26ns
_ifconv104:120  %accumulator_4_5_i = fadd float %accumulator_4_4_i, %tmp_166_4_5_i

ST_37: accumulator_5_5_i [3/5] 7.26ns
_ifconv131:120  %accumulator_5_5_i = fadd float %accumulator_5_4_i, %tmp_166_5_5_i

ST_37: accumulator_6_5_i [3/5] 7.26ns
_ifconv158:120  %accumulator_6_5_i = fadd float %accumulator_6_4_i, %tmp_166_6_5_i

ST_37: accumulator_7_5_i [3/5] 7.26ns
_ifconv185:120  %accumulator_7_5_i = fadd float %accumulator_7_4_i, %tmp_166_7_5_i

ST_37: accumulator_8_5_i [3/5] 7.26ns
_ifconv212:120  %accumulator_8_5_i = fadd float %accumulator_8_4_i, %tmp_166_8_5_i

ST_37: accumulator_9_5_i [3/5] 7.26ns
_ifconv239:120  %accumulator_9_5_i = fadd float %accumulator_9_4_i, %tmp_166_9_5_i

ST_37: accumulator_10_5_i [3/5] 7.26ns
_ifconv266:120  %accumulator_10_5_i = fadd float %accumulator_10_4_i, %tmp_166_10_5_i

ST_37: accumulator_11_5_i [3/5] 7.26ns
_ifconv293:120  %accumulator_11_5_i = fadd float %accumulator_11_4_i, %tmp_166_11_5_i

ST_37: accumulator_12_5_i [3/5] 7.26ns
_ifconv320:120  %accumulator_12_5_i = fadd float %accumulator_12_4_i, %tmp_166_12_5_i

ST_37: accumulator_13_5_i [3/5] 7.26ns
_ifconv347:120  %accumulator_13_5_i = fadd float %accumulator_13_4_i, %tmp_166_13_5_i

ST_37: accumulator_14_5_i [3/5] 7.26ns
_ifconv374:120  %accumulator_14_5_i = fadd float %accumulator_14_4_i, %tmp_166_14_5_i

ST_37: accumulator_15_5_i [3/5] 7.26ns
_ifconv401:120  %accumulator_15_5_i = fadd float %accumulator_15_4_i, %tmp_166_15_5_i


 <State 38>: 7.26ns
ST_38: accumulator_0_5_i [2/5] 7.26ns
_ifconv:126  %accumulator_0_5_i = fadd float %accumulator_0_4_i, %tmp_166_0_5_i

ST_38: accumulator_1_5_i [2/5] 7.26ns
_ifconv23:120  %accumulator_1_5_i = fadd float %accumulator_1_4_i, %tmp_166_1_5_i

ST_38: accumulator_2_5_i [2/5] 7.26ns
_ifconv50:120  %accumulator_2_5_i = fadd float %accumulator_2_4_i, %tmp_166_2_5_i

ST_38: accumulator_3_5_i [2/5] 7.26ns
_ifconv77:120  %accumulator_3_5_i = fadd float %accumulator_3_4_i, %tmp_166_3_5_i

ST_38: accumulator_4_5_i [2/5] 7.26ns
_ifconv104:120  %accumulator_4_5_i = fadd float %accumulator_4_4_i, %tmp_166_4_5_i

ST_38: accumulator_5_5_i [2/5] 7.26ns
_ifconv131:120  %accumulator_5_5_i = fadd float %accumulator_5_4_i, %tmp_166_5_5_i

ST_38: accumulator_6_5_i [2/5] 7.26ns
_ifconv158:120  %accumulator_6_5_i = fadd float %accumulator_6_4_i, %tmp_166_6_5_i

ST_38: accumulator_7_5_i [2/5] 7.26ns
_ifconv185:120  %accumulator_7_5_i = fadd float %accumulator_7_4_i, %tmp_166_7_5_i

ST_38: accumulator_8_5_i [2/5] 7.26ns
_ifconv212:120  %accumulator_8_5_i = fadd float %accumulator_8_4_i, %tmp_166_8_5_i

ST_38: accumulator_9_5_i [2/5] 7.26ns
_ifconv239:120  %accumulator_9_5_i = fadd float %accumulator_9_4_i, %tmp_166_9_5_i

ST_38: accumulator_10_5_i [2/5] 7.26ns
_ifconv266:120  %accumulator_10_5_i = fadd float %accumulator_10_4_i, %tmp_166_10_5_i

ST_38: accumulator_11_5_i [2/5] 7.26ns
_ifconv293:120  %accumulator_11_5_i = fadd float %accumulator_11_4_i, %tmp_166_11_5_i

ST_38: accumulator_12_5_i [2/5] 7.26ns
_ifconv320:120  %accumulator_12_5_i = fadd float %accumulator_12_4_i, %tmp_166_12_5_i

ST_38: accumulator_13_5_i [2/5] 7.26ns
_ifconv347:120  %accumulator_13_5_i = fadd float %accumulator_13_4_i, %tmp_166_13_5_i

ST_38: accumulator_14_5_i [2/5] 7.26ns
_ifconv374:120  %accumulator_14_5_i = fadd float %accumulator_14_4_i, %tmp_166_14_5_i

ST_38: accumulator_15_5_i [2/5] 7.26ns
_ifconv401:120  %accumulator_15_5_i = fadd float %accumulator_15_4_i, %tmp_166_15_5_i


 <State 39>: 7.26ns
ST_39: accumulator_0_5_i [1/5] 7.26ns
_ifconv:126  %accumulator_0_5_i = fadd float %accumulator_0_4_i, %tmp_166_0_5_i

ST_39: accumulator_1_5_i [1/5] 7.26ns
_ifconv23:120  %accumulator_1_5_i = fadd float %accumulator_1_4_i, %tmp_166_1_5_i

ST_39: accumulator_2_5_i [1/5] 7.26ns
_ifconv50:120  %accumulator_2_5_i = fadd float %accumulator_2_4_i, %tmp_166_2_5_i

ST_39: accumulator_3_5_i [1/5] 7.26ns
_ifconv77:120  %accumulator_3_5_i = fadd float %accumulator_3_4_i, %tmp_166_3_5_i

ST_39: accumulator_4_5_i [1/5] 7.26ns
_ifconv104:120  %accumulator_4_5_i = fadd float %accumulator_4_4_i, %tmp_166_4_5_i

ST_39: accumulator_5_5_i [1/5] 7.26ns
_ifconv131:120  %accumulator_5_5_i = fadd float %accumulator_5_4_i, %tmp_166_5_5_i

ST_39: accumulator_6_5_i [1/5] 7.26ns
_ifconv158:120  %accumulator_6_5_i = fadd float %accumulator_6_4_i, %tmp_166_6_5_i

ST_39: accumulator_7_5_i [1/5] 7.26ns
_ifconv185:120  %accumulator_7_5_i = fadd float %accumulator_7_4_i, %tmp_166_7_5_i

ST_39: accumulator_8_5_i [1/5] 7.26ns
_ifconv212:120  %accumulator_8_5_i = fadd float %accumulator_8_4_i, %tmp_166_8_5_i

ST_39: accumulator_9_5_i [1/5] 7.26ns
_ifconv239:120  %accumulator_9_5_i = fadd float %accumulator_9_4_i, %tmp_166_9_5_i

ST_39: accumulator_10_5_i [1/5] 7.26ns
_ifconv266:120  %accumulator_10_5_i = fadd float %accumulator_10_4_i, %tmp_166_10_5_i

ST_39: accumulator_11_5_i [1/5] 7.26ns
_ifconv293:120  %accumulator_11_5_i = fadd float %accumulator_11_4_i, %tmp_166_11_5_i

ST_39: accumulator_12_5_i [1/5] 7.26ns
_ifconv320:120  %accumulator_12_5_i = fadd float %accumulator_12_4_i, %tmp_166_12_5_i

ST_39: accumulator_13_5_i [1/5] 7.26ns
_ifconv347:120  %accumulator_13_5_i = fadd float %accumulator_13_4_i, %tmp_166_13_5_i

ST_39: accumulator_14_5_i [1/5] 7.26ns
_ifconv374:120  %accumulator_14_5_i = fadd float %accumulator_14_4_i, %tmp_166_14_5_i

ST_39: accumulator_15_5_i [1/5] 7.26ns
_ifconv401:120  %accumulator_15_5_i = fadd float %accumulator_15_4_i, %tmp_166_15_5_i


 <State 40>: 7.26ns
ST_40: accumulator_0_6_i [5/5] 7.26ns
_ifconv:127  %accumulator_0_6_i = fadd float %accumulator_0_5_i, %tmp_166_0_6_i

ST_40: accumulator_1_6_i [5/5] 7.26ns
_ifconv23:121  %accumulator_1_6_i = fadd float %accumulator_1_5_i, %tmp_166_1_6_i

ST_40: accumulator_2_6_i [5/5] 7.26ns
_ifconv50:121  %accumulator_2_6_i = fadd float %accumulator_2_5_i, %tmp_166_2_6_i

ST_40: accumulator_3_6_i [5/5] 7.26ns
_ifconv77:121  %accumulator_3_6_i = fadd float %accumulator_3_5_i, %tmp_166_3_6_i

ST_40: accumulator_4_6_i [5/5] 7.26ns
_ifconv104:121  %accumulator_4_6_i = fadd float %accumulator_4_5_i, %tmp_166_4_6_i

ST_40: accumulator_5_6_i [5/5] 7.26ns
_ifconv131:121  %accumulator_5_6_i = fadd float %accumulator_5_5_i, %tmp_166_5_6_i

ST_40: accumulator_6_6_i [5/5] 7.26ns
_ifconv158:121  %accumulator_6_6_i = fadd float %accumulator_6_5_i, %tmp_166_6_6_i

ST_40: accumulator_7_6_i [5/5] 7.26ns
_ifconv185:121  %accumulator_7_6_i = fadd float %accumulator_7_5_i, %tmp_166_7_6_i

ST_40: accumulator_8_6_i [5/5] 7.26ns
_ifconv212:121  %accumulator_8_6_i = fadd float %accumulator_8_5_i, %tmp_166_8_6_i

ST_40: accumulator_9_6_i [5/5] 7.26ns
_ifconv239:121  %accumulator_9_6_i = fadd float %accumulator_9_5_i, %tmp_166_9_6_i

ST_40: accumulator_10_6_i [5/5] 7.26ns
_ifconv266:121  %accumulator_10_6_i = fadd float %accumulator_10_5_i, %tmp_166_10_6_i

ST_40: accumulator_11_6_i [5/5] 7.26ns
_ifconv293:121  %accumulator_11_6_i = fadd float %accumulator_11_5_i, %tmp_166_11_6_i

ST_40: accumulator_12_6_i [5/5] 7.26ns
_ifconv320:121  %accumulator_12_6_i = fadd float %accumulator_12_5_i, %tmp_166_12_6_i

ST_40: accumulator_13_6_i [5/5] 7.26ns
_ifconv347:121  %accumulator_13_6_i = fadd float %accumulator_13_5_i, %tmp_166_13_6_i

ST_40: accumulator_14_6_i [5/5] 7.26ns
_ifconv374:121  %accumulator_14_6_i = fadd float %accumulator_14_5_i, %tmp_166_14_6_i

ST_40: accumulator_15_6_i [5/5] 7.26ns
_ifconv401:121  %accumulator_15_6_i = fadd float %accumulator_15_5_i, %tmp_166_15_6_i


 <State 41>: 7.26ns
ST_41: accumulator_0_6_i [4/5] 7.26ns
_ifconv:127  %accumulator_0_6_i = fadd float %accumulator_0_5_i, %tmp_166_0_6_i

ST_41: accumulator_1_6_i [4/5] 7.26ns
_ifconv23:121  %accumulator_1_6_i = fadd float %accumulator_1_5_i, %tmp_166_1_6_i

ST_41: accumulator_2_6_i [4/5] 7.26ns
_ifconv50:121  %accumulator_2_6_i = fadd float %accumulator_2_5_i, %tmp_166_2_6_i

ST_41: accumulator_3_6_i [4/5] 7.26ns
_ifconv77:121  %accumulator_3_6_i = fadd float %accumulator_3_5_i, %tmp_166_3_6_i

ST_41: accumulator_4_6_i [4/5] 7.26ns
_ifconv104:121  %accumulator_4_6_i = fadd float %accumulator_4_5_i, %tmp_166_4_6_i

ST_41: accumulator_5_6_i [4/5] 7.26ns
_ifconv131:121  %accumulator_5_6_i = fadd float %accumulator_5_5_i, %tmp_166_5_6_i

ST_41: accumulator_6_6_i [4/5] 7.26ns
_ifconv158:121  %accumulator_6_6_i = fadd float %accumulator_6_5_i, %tmp_166_6_6_i

ST_41: accumulator_7_6_i [4/5] 7.26ns
_ifconv185:121  %accumulator_7_6_i = fadd float %accumulator_7_5_i, %tmp_166_7_6_i

ST_41: accumulator_8_6_i [4/5] 7.26ns
_ifconv212:121  %accumulator_8_6_i = fadd float %accumulator_8_5_i, %tmp_166_8_6_i

ST_41: accumulator_9_6_i [4/5] 7.26ns
_ifconv239:121  %accumulator_9_6_i = fadd float %accumulator_9_5_i, %tmp_166_9_6_i

ST_41: accumulator_10_6_i [4/5] 7.26ns
_ifconv266:121  %accumulator_10_6_i = fadd float %accumulator_10_5_i, %tmp_166_10_6_i

ST_41: accumulator_11_6_i [4/5] 7.26ns
_ifconv293:121  %accumulator_11_6_i = fadd float %accumulator_11_5_i, %tmp_166_11_6_i

ST_41: accumulator_12_6_i [4/5] 7.26ns
_ifconv320:121  %accumulator_12_6_i = fadd float %accumulator_12_5_i, %tmp_166_12_6_i

ST_41: accumulator_13_6_i [4/5] 7.26ns
_ifconv347:121  %accumulator_13_6_i = fadd float %accumulator_13_5_i, %tmp_166_13_6_i

ST_41: accumulator_14_6_i [4/5] 7.26ns
_ifconv374:121  %accumulator_14_6_i = fadd float %accumulator_14_5_i, %tmp_166_14_6_i

ST_41: accumulator_15_6_i [4/5] 7.26ns
_ifconv401:121  %accumulator_15_6_i = fadd float %accumulator_15_5_i, %tmp_166_15_6_i


 <State 42>: 7.26ns
ST_42: accumulator_0_6_i [3/5] 7.26ns
_ifconv:127  %accumulator_0_6_i = fadd float %accumulator_0_5_i, %tmp_166_0_6_i

ST_42: accumulator_1_6_i [3/5] 7.26ns
_ifconv23:121  %accumulator_1_6_i = fadd float %accumulator_1_5_i, %tmp_166_1_6_i

ST_42: accumulator_2_6_i [3/5] 7.26ns
_ifconv50:121  %accumulator_2_6_i = fadd float %accumulator_2_5_i, %tmp_166_2_6_i

ST_42: accumulator_3_6_i [3/5] 7.26ns
_ifconv77:121  %accumulator_3_6_i = fadd float %accumulator_3_5_i, %tmp_166_3_6_i

ST_42: accumulator_4_6_i [3/5] 7.26ns
_ifconv104:121  %accumulator_4_6_i = fadd float %accumulator_4_5_i, %tmp_166_4_6_i

ST_42: accumulator_5_6_i [3/5] 7.26ns
_ifconv131:121  %accumulator_5_6_i = fadd float %accumulator_5_5_i, %tmp_166_5_6_i

ST_42: accumulator_6_6_i [3/5] 7.26ns
_ifconv158:121  %accumulator_6_6_i = fadd float %accumulator_6_5_i, %tmp_166_6_6_i

ST_42: accumulator_7_6_i [3/5] 7.26ns
_ifconv185:121  %accumulator_7_6_i = fadd float %accumulator_7_5_i, %tmp_166_7_6_i

ST_42: accumulator_8_6_i [3/5] 7.26ns
_ifconv212:121  %accumulator_8_6_i = fadd float %accumulator_8_5_i, %tmp_166_8_6_i

ST_42: accumulator_9_6_i [3/5] 7.26ns
_ifconv239:121  %accumulator_9_6_i = fadd float %accumulator_9_5_i, %tmp_166_9_6_i

ST_42: accumulator_10_6_i [3/5] 7.26ns
_ifconv266:121  %accumulator_10_6_i = fadd float %accumulator_10_5_i, %tmp_166_10_6_i

ST_42: accumulator_11_6_i [3/5] 7.26ns
_ifconv293:121  %accumulator_11_6_i = fadd float %accumulator_11_5_i, %tmp_166_11_6_i

ST_42: accumulator_12_6_i [3/5] 7.26ns
_ifconv320:121  %accumulator_12_6_i = fadd float %accumulator_12_5_i, %tmp_166_12_6_i

ST_42: accumulator_13_6_i [3/5] 7.26ns
_ifconv347:121  %accumulator_13_6_i = fadd float %accumulator_13_5_i, %tmp_166_13_6_i

ST_42: accumulator_14_6_i [3/5] 7.26ns
_ifconv374:121  %accumulator_14_6_i = fadd float %accumulator_14_5_i, %tmp_166_14_6_i

ST_42: accumulator_15_6_i [3/5] 7.26ns
_ifconv401:121  %accumulator_15_6_i = fadd float %accumulator_15_5_i, %tmp_166_15_6_i


 <State 43>: 7.26ns
ST_43: accumulator_0_6_i [2/5] 7.26ns
_ifconv:127  %accumulator_0_6_i = fadd float %accumulator_0_5_i, %tmp_166_0_6_i

ST_43: accumulator_1_6_i [2/5] 7.26ns
_ifconv23:121  %accumulator_1_6_i = fadd float %accumulator_1_5_i, %tmp_166_1_6_i

ST_43: accumulator_2_6_i [2/5] 7.26ns
_ifconv50:121  %accumulator_2_6_i = fadd float %accumulator_2_5_i, %tmp_166_2_6_i

ST_43: accumulator_3_6_i [2/5] 7.26ns
_ifconv77:121  %accumulator_3_6_i = fadd float %accumulator_3_5_i, %tmp_166_3_6_i

ST_43: accumulator_4_6_i [2/5] 7.26ns
_ifconv104:121  %accumulator_4_6_i = fadd float %accumulator_4_5_i, %tmp_166_4_6_i

ST_43: accumulator_5_6_i [2/5] 7.26ns
_ifconv131:121  %accumulator_5_6_i = fadd float %accumulator_5_5_i, %tmp_166_5_6_i

ST_43: accumulator_6_6_i [2/5] 7.26ns
_ifconv158:121  %accumulator_6_6_i = fadd float %accumulator_6_5_i, %tmp_166_6_6_i

ST_43: accumulator_7_6_i [2/5] 7.26ns
_ifconv185:121  %accumulator_7_6_i = fadd float %accumulator_7_5_i, %tmp_166_7_6_i

ST_43: accumulator_8_6_i [2/5] 7.26ns
_ifconv212:121  %accumulator_8_6_i = fadd float %accumulator_8_5_i, %tmp_166_8_6_i

ST_43: accumulator_9_6_i [2/5] 7.26ns
_ifconv239:121  %accumulator_9_6_i = fadd float %accumulator_9_5_i, %tmp_166_9_6_i

ST_43: accumulator_10_6_i [2/5] 7.26ns
_ifconv266:121  %accumulator_10_6_i = fadd float %accumulator_10_5_i, %tmp_166_10_6_i

ST_43: accumulator_11_6_i [2/5] 7.26ns
_ifconv293:121  %accumulator_11_6_i = fadd float %accumulator_11_5_i, %tmp_166_11_6_i

ST_43: accumulator_12_6_i [2/5] 7.26ns
_ifconv320:121  %accumulator_12_6_i = fadd float %accumulator_12_5_i, %tmp_166_12_6_i

ST_43: accumulator_13_6_i [2/5] 7.26ns
_ifconv347:121  %accumulator_13_6_i = fadd float %accumulator_13_5_i, %tmp_166_13_6_i

ST_43: accumulator_14_6_i [2/5] 7.26ns
_ifconv374:121  %accumulator_14_6_i = fadd float %accumulator_14_5_i, %tmp_166_14_6_i

ST_43: accumulator_15_6_i [2/5] 7.26ns
_ifconv401:121  %accumulator_15_6_i = fadd float %accumulator_15_5_i, %tmp_166_15_6_i


 <State 44>: 7.26ns
ST_44: accumulator_0_6_i [1/5] 7.26ns
_ifconv:127  %accumulator_0_6_i = fadd float %accumulator_0_5_i, %tmp_166_0_6_i

ST_44: accumulator_1_6_i [1/5] 7.26ns
_ifconv23:121  %accumulator_1_6_i = fadd float %accumulator_1_5_i, %tmp_166_1_6_i

ST_44: accumulator_2_6_i [1/5] 7.26ns
_ifconv50:121  %accumulator_2_6_i = fadd float %accumulator_2_5_i, %tmp_166_2_6_i

ST_44: accumulator_3_6_i [1/5] 7.26ns
_ifconv77:121  %accumulator_3_6_i = fadd float %accumulator_3_5_i, %tmp_166_3_6_i

ST_44: accumulator_4_6_i [1/5] 7.26ns
_ifconv104:121  %accumulator_4_6_i = fadd float %accumulator_4_5_i, %tmp_166_4_6_i

ST_44: accumulator_5_6_i [1/5] 7.26ns
_ifconv131:121  %accumulator_5_6_i = fadd float %accumulator_5_5_i, %tmp_166_5_6_i

ST_44: accumulator_6_6_i [1/5] 7.26ns
_ifconv158:121  %accumulator_6_6_i = fadd float %accumulator_6_5_i, %tmp_166_6_6_i

ST_44: accumulator_7_6_i [1/5] 7.26ns
_ifconv185:121  %accumulator_7_6_i = fadd float %accumulator_7_5_i, %tmp_166_7_6_i

ST_44: accumulator_8_6_i [1/5] 7.26ns
_ifconv212:121  %accumulator_8_6_i = fadd float %accumulator_8_5_i, %tmp_166_8_6_i

ST_44: accumulator_9_6_i [1/5] 7.26ns
_ifconv239:121  %accumulator_9_6_i = fadd float %accumulator_9_5_i, %tmp_166_9_6_i

ST_44: accumulator_10_6_i [1/5] 7.26ns
_ifconv266:121  %accumulator_10_6_i = fadd float %accumulator_10_5_i, %tmp_166_10_6_i

ST_44: accumulator_11_6_i [1/5] 7.26ns
_ifconv293:121  %accumulator_11_6_i = fadd float %accumulator_11_5_i, %tmp_166_11_6_i

ST_44: accumulator_12_6_i [1/5] 7.26ns
_ifconv320:121  %accumulator_12_6_i = fadd float %accumulator_12_5_i, %tmp_166_12_6_i

ST_44: accumulator_13_6_i [1/5] 7.26ns
_ifconv347:121  %accumulator_13_6_i = fadd float %accumulator_13_5_i, %tmp_166_13_6_i

ST_44: accumulator_14_6_i [1/5] 7.26ns
_ifconv374:121  %accumulator_14_6_i = fadd float %accumulator_14_5_i, %tmp_166_14_6_i

ST_44: accumulator_15_6_i [1/5] 7.26ns
_ifconv401:121  %accumulator_15_6_i = fadd float %accumulator_15_5_i, %tmp_166_15_6_i


 <State 45>: 7.26ns
ST_45: accumulator_0_7_i [5/5] 7.26ns
_ifconv:128  %accumulator_0_7_i = fadd float %accumulator_0_6_i, %tmp_166_0_7_i

ST_45: accumulator_1_7_i [5/5] 7.26ns
_ifconv23:122  %accumulator_1_7_i = fadd float %accumulator_1_6_i, %tmp_166_1_7_i

ST_45: accumulator_2_7_i [5/5] 7.26ns
_ifconv50:122  %accumulator_2_7_i = fadd float %accumulator_2_6_i, %tmp_166_2_7_i

ST_45: accumulator_3_7_i [5/5] 7.26ns
_ifconv77:122  %accumulator_3_7_i = fadd float %accumulator_3_6_i, %tmp_166_3_7_i

ST_45: accumulator_4_7_i [5/5] 7.26ns
_ifconv104:122  %accumulator_4_7_i = fadd float %accumulator_4_6_i, %tmp_166_4_7_i

ST_45: accumulator_5_7_i [5/5] 7.26ns
_ifconv131:122  %accumulator_5_7_i = fadd float %accumulator_5_6_i, %tmp_166_5_7_i

ST_45: accumulator_6_7_i [5/5] 7.26ns
_ifconv158:122  %accumulator_6_7_i = fadd float %accumulator_6_6_i, %tmp_166_6_7_i

ST_45: accumulator_7_7_i [5/5] 7.26ns
_ifconv185:122  %accumulator_7_7_i = fadd float %accumulator_7_6_i, %tmp_166_7_7_i

ST_45: accumulator_8_7_i [5/5] 7.26ns
_ifconv212:122  %accumulator_8_7_i = fadd float %accumulator_8_6_i, %tmp_166_8_7_i

ST_45: accumulator_9_7_i [5/5] 7.26ns
_ifconv239:122  %accumulator_9_7_i = fadd float %accumulator_9_6_i, %tmp_166_9_7_i

ST_45: accumulator_10_7_i [5/5] 7.26ns
_ifconv266:122  %accumulator_10_7_i = fadd float %accumulator_10_6_i, %tmp_166_10_7_i

ST_45: accumulator_11_7_i [5/5] 7.26ns
_ifconv293:122  %accumulator_11_7_i = fadd float %accumulator_11_6_i, %tmp_166_11_7_i

ST_45: accumulator_12_7_i [5/5] 7.26ns
_ifconv320:122  %accumulator_12_7_i = fadd float %accumulator_12_6_i, %tmp_166_12_7_i

ST_45: accumulator_13_7_i [5/5] 7.26ns
_ifconv347:122  %accumulator_13_7_i = fadd float %accumulator_13_6_i, %tmp_166_13_7_i

ST_45: accumulator_14_7_i [5/5] 7.26ns
_ifconv374:122  %accumulator_14_7_i = fadd float %accumulator_14_6_i, %tmp_166_14_7_i

ST_45: accumulator_15_7_i [5/5] 7.26ns
_ifconv401:122  %accumulator_15_7_i = fadd float %accumulator_15_6_i, %tmp_166_15_7_i


 <State 46>: 7.26ns
ST_46: accumulator_0_7_i [4/5] 7.26ns
_ifconv:128  %accumulator_0_7_i = fadd float %accumulator_0_6_i, %tmp_166_0_7_i

ST_46: accumulator_1_7_i [4/5] 7.26ns
_ifconv23:122  %accumulator_1_7_i = fadd float %accumulator_1_6_i, %tmp_166_1_7_i

ST_46: accumulator_2_7_i [4/5] 7.26ns
_ifconv50:122  %accumulator_2_7_i = fadd float %accumulator_2_6_i, %tmp_166_2_7_i

ST_46: accumulator_3_7_i [4/5] 7.26ns
_ifconv77:122  %accumulator_3_7_i = fadd float %accumulator_3_6_i, %tmp_166_3_7_i

ST_46: accumulator_4_7_i [4/5] 7.26ns
_ifconv104:122  %accumulator_4_7_i = fadd float %accumulator_4_6_i, %tmp_166_4_7_i

ST_46: accumulator_5_7_i [4/5] 7.26ns
_ifconv131:122  %accumulator_5_7_i = fadd float %accumulator_5_6_i, %tmp_166_5_7_i

ST_46: accumulator_6_7_i [4/5] 7.26ns
_ifconv158:122  %accumulator_6_7_i = fadd float %accumulator_6_6_i, %tmp_166_6_7_i

ST_46: accumulator_7_7_i [4/5] 7.26ns
_ifconv185:122  %accumulator_7_7_i = fadd float %accumulator_7_6_i, %tmp_166_7_7_i

ST_46: accumulator_8_7_i [4/5] 7.26ns
_ifconv212:122  %accumulator_8_7_i = fadd float %accumulator_8_6_i, %tmp_166_8_7_i

ST_46: accumulator_9_7_i [4/5] 7.26ns
_ifconv239:122  %accumulator_9_7_i = fadd float %accumulator_9_6_i, %tmp_166_9_7_i

ST_46: accumulator_10_7_i [4/5] 7.26ns
_ifconv266:122  %accumulator_10_7_i = fadd float %accumulator_10_6_i, %tmp_166_10_7_i

ST_46: accumulator_11_7_i [4/5] 7.26ns
_ifconv293:122  %accumulator_11_7_i = fadd float %accumulator_11_6_i, %tmp_166_11_7_i

ST_46: accumulator_12_7_i [4/5] 7.26ns
_ifconv320:122  %accumulator_12_7_i = fadd float %accumulator_12_6_i, %tmp_166_12_7_i

ST_46: accumulator_13_7_i [4/5] 7.26ns
_ifconv347:122  %accumulator_13_7_i = fadd float %accumulator_13_6_i, %tmp_166_13_7_i

ST_46: accumulator_14_7_i [4/5] 7.26ns
_ifconv374:122  %accumulator_14_7_i = fadd float %accumulator_14_6_i, %tmp_166_14_7_i

ST_46: accumulator_15_7_i [4/5] 7.26ns
_ifconv401:122  %accumulator_15_7_i = fadd float %accumulator_15_6_i, %tmp_166_15_7_i


 <State 47>: 7.26ns
ST_47: accumulator_0_7_i [3/5] 7.26ns
_ifconv:128  %accumulator_0_7_i = fadd float %accumulator_0_6_i, %tmp_166_0_7_i

ST_47: accumulator_1_7_i [3/5] 7.26ns
_ifconv23:122  %accumulator_1_7_i = fadd float %accumulator_1_6_i, %tmp_166_1_7_i

ST_47: accumulator_2_7_i [3/5] 7.26ns
_ifconv50:122  %accumulator_2_7_i = fadd float %accumulator_2_6_i, %tmp_166_2_7_i

ST_47: accumulator_3_7_i [3/5] 7.26ns
_ifconv77:122  %accumulator_3_7_i = fadd float %accumulator_3_6_i, %tmp_166_3_7_i

ST_47: accumulator_4_7_i [3/5] 7.26ns
_ifconv104:122  %accumulator_4_7_i = fadd float %accumulator_4_6_i, %tmp_166_4_7_i

ST_47: accumulator_5_7_i [3/5] 7.26ns
_ifconv131:122  %accumulator_5_7_i = fadd float %accumulator_5_6_i, %tmp_166_5_7_i

ST_47: accumulator_6_7_i [3/5] 7.26ns
_ifconv158:122  %accumulator_6_7_i = fadd float %accumulator_6_6_i, %tmp_166_6_7_i

ST_47: accumulator_7_7_i [3/5] 7.26ns
_ifconv185:122  %accumulator_7_7_i = fadd float %accumulator_7_6_i, %tmp_166_7_7_i

ST_47: accumulator_8_7_i [3/5] 7.26ns
_ifconv212:122  %accumulator_8_7_i = fadd float %accumulator_8_6_i, %tmp_166_8_7_i

ST_47: accumulator_9_7_i [3/5] 7.26ns
_ifconv239:122  %accumulator_9_7_i = fadd float %accumulator_9_6_i, %tmp_166_9_7_i

ST_47: accumulator_10_7_i [3/5] 7.26ns
_ifconv266:122  %accumulator_10_7_i = fadd float %accumulator_10_6_i, %tmp_166_10_7_i

ST_47: accumulator_11_7_i [3/5] 7.26ns
_ifconv293:122  %accumulator_11_7_i = fadd float %accumulator_11_6_i, %tmp_166_11_7_i

ST_47: accumulator_12_7_i [3/5] 7.26ns
_ifconv320:122  %accumulator_12_7_i = fadd float %accumulator_12_6_i, %tmp_166_12_7_i

ST_47: accumulator_13_7_i [3/5] 7.26ns
_ifconv347:122  %accumulator_13_7_i = fadd float %accumulator_13_6_i, %tmp_166_13_7_i

ST_47: accumulator_14_7_i [3/5] 7.26ns
_ifconv374:122  %accumulator_14_7_i = fadd float %accumulator_14_6_i, %tmp_166_14_7_i

ST_47: accumulator_15_7_i [3/5] 7.26ns
_ifconv401:122  %accumulator_15_7_i = fadd float %accumulator_15_6_i, %tmp_166_15_7_i


 <State 48>: 7.26ns
ST_48: accumulator_0_7_i [2/5] 7.26ns
_ifconv:128  %accumulator_0_7_i = fadd float %accumulator_0_6_i, %tmp_166_0_7_i

ST_48: accumulator_1_7_i [2/5] 7.26ns
_ifconv23:122  %accumulator_1_7_i = fadd float %accumulator_1_6_i, %tmp_166_1_7_i

ST_48: accumulator_2_7_i [2/5] 7.26ns
_ifconv50:122  %accumulator_2_7_i = fadd float %accumulator_2_6_i, %tmp_166_2_7_i

ST_48: accumulator_3_7_i [2/5] 7.26ns
_ifconv77:122  %accumulator_3_7_i = fadd float %accumulator_3_6_i, %tmp_166_3_7_i

ST_48: accumulator_4_7_i [2/5] 7.26ns
_ifconv104:122  %accumulator_4_7_i = fadd float %accumulator_4_6_i, %tmp_166_4_7_i

ST_48: accumulator_5_7_i [2/5] 7.26ns
_ifconv131:122  %accumulator_5_7_i = fadd float %accumulator_5_6_i, %tmp_166_5_7_i

ST_48: accumulator_6_7_i [2/5] 7.26ns
_ifconv158:122  %accumulator_6_7_i = fadd float %accumulator_6_6_i, %tmp_166_6_7_i

ST_48: accumulator_7_7_i [2/5] 7.26ns
_ifconv185:122  %accumulator_7_7_i = fadd float %accumulator_7_6_i, %tmp_166_7_7_i

ST_48: accumulator_8_7_i [2/5] 7.26ns
_ifconv212:122  %accumulator_8_7_i = fadd float %accumulator_8_6_i, %tmp_166_8_7_i

ST_48: accumulator_9_7_i [2/5] 7.26ns
_ifconv239:122  %accumulator_9_7_i = fadd float %accumulator_9_6_i, %tmp_166_9_7_i

ST_48: accumulator_10_7_i [2/5] 7.26ns
_ifconv266:122  %accumulator_10_7_i = fadd float %accumulator_10_6_i, %tmp_166_10_7_i

ST_48: accumulator_11_7_i [2/5] 7.26ns
_ifconv293:122  %accumulator_11_7_i = fadd float %accumulator_11_6_i, %tmp_166_11_7_i

ST_48: accumulator_12_7_i [2/5] 7.26ns
_ifconv320:122  %accumulator_12_7_i = fadd float %accumulator_12_6_i, %tmp_166_12_7_i

ST_48: accumulator_13_7_i [2/5] 7.26ns
_ifconv347:122  %accumulator_13_7_i = fadd float %accumulator_13_6_i, %tmp_166_13_7_i

ST_48: accumulator_14_7_i [2/5] 7.26ns
_ifconv374:122  %accumulator_14_7_i = fadd float %accumulator_14_6_i, %tmp_166_14_7_i

ST_48: accumulator_15_7_i [2/5] 7.26ns
_ifconv401:122  %accumulator_15_7_i = fadd float %accumulator_15_6_i, %tmp_166_15_7_i


 <State 49>: 7.26ns
ST_49: accumulator_0_7_i [1/5] 7.26ns
_ifconv:128  %accumulator_0_7_i = fadd float %accumulator_0_6_i, %tmp_166_0_7_i

ST_49: accumulator_1_7_i [1/5] 7.26ns
_ifconv23:122  %accumulator_1_7_i = fadd float %accumulator_1_6_i, %tmp_166_1_7_i

ST_49: accumulator_2_7_i [1/5] 7.26ns
_ifconv50:122  %accumulator_2_7_i = fadd float %accumulator_2_6_i, %tmp_166_2_7_i

ST_49: accumulator_3_7_i [1/5] 7.26ns
_ifconv77:122  %accumulator_3_7_i = fadd float %accumulator_3_6_i, %tmp_166_3_7_i

ST_49: accumulator_4_7_i [1/5] 7.26ns
_ifconv104:122  %accumulator_4_7_i = fadd float %accumulator_4_6_i, %tmp_166_4_7_i

ST_49: accumulator_5_7_i [1/5] 7.26ns
_ifconv131:122  %accumulator_5_7_i = fadd float %accumulator_5_6_i, %tmp_166_5_7_i

ST_49: accumulator_6_7_i [1/5] 7.26ns
_ifconv158:122  %accumulator_6_7_i = fadd float %accumulator_6_6_i, %tmp_166_6_7_i

ST_49: accumulator_7_7_i [1/5] 7.26ns
_ifconv185:122  %accumulator_7_7_i = fadd float %accumulator_7_6_i, %tmp_166_7_7_i

ST_49: accumulator_8_7_i [1/5] 7.26ns
_ifconv212:122  %accumulator_8_7_i = fadd float %accumulator_8_6_i, %tmp_166_8_7_i

ST_49: accumulator_9_7_i [1/5] 7.26ns
_ifconv239:122  %accumulator_9_7_i = fadd float %accumulator_9_6_i, %tmp_166_9_7_i

ST_49: accumulator_10_7_i [1/5] 7.26ns
_ifconv266:122  %accumulator_10_7_i = fadd float %accumulator_10_6_i, %tmp_166_10_7_i

ST_49: accumulator_11_7_i [1/5] 7.26ns
_ifconv293:122  %accumulator_11_7_i = fadd float %accumulator_11_6_i, %tmp_166_11_7_i

ST_49: accumulator_12_7_i [1/5] 7.26ns
_ifconv320:122  %accumulator_12_7_i = fadd float %accumulator_12_6_i, %tmp_166_12_7_i

ST_49: accumulator_13_7_i [1/5] 7.26ns
_ifconv347:122  %accumulator_13_7_i = fadd float %accumulator_13_6_i, %tmp_166_13_7_i

ST_49: accumulator_14_7_i [1/5] 7.26ns
_ifconv374:122  %accumulator_14_7_i = fadd float %accumulator_14_6_i, %tmp_166_14_7_i

ST_49: accumulator_15_7_i [1/5] 7.26ns
_ifconv401:122  %accumulator_15_7_i = fadd float %accumulator_15_6_i, %tmp_166_15_7_i


 <State 50>: 7.26ns
ST_50: accumulator_0_8_i [5/5] 7.26ns
_ifconv:129  %accumulator_0_8_i = fadd float %accumulator_0_7_i, %tmp_166_0_8_i

ST_50: accumulator_1_8_i [5/5] 7.26ns
_ifconv23:123  %accumulator_1_8_i = fadd float %accumulator_1_7_i, %tmp_166_1_8_i

ST_50: accumulator_2_8_i [5/5] 7.26ns
_ifconv50:123  %accumulator_2_8_i = fadd float %accumulator_2_7_i, %tmp_166_2_8_i

ST_50: accumulator_3_8_i [5/5] 7.26ns
_ifconv77:123  %accumulator_3_8_i = fadd float %accumulator_3_7_i, %tmp_166_3_8_i

ST_50: accumulator_4_8_i [5/5] 7.26ns
_ifconv104:123  %accumulator_4_8_i = fadd float %accumulator_4_7_i, %tmp_166_4_8_i

ST_50: accumulator_5_8_i [5/5] 7.26ns
_ifconv131:123  %accumulator_5_8_i = fadd float %accumulator_5_7_i, %tmp_166_5_8_i

ST_50: accumulator_6_8_i [5/5] 7.26ns
_ifconv158:123  %accumulator_6_8_i = fadd float %accumulator_6_7_i, %tmp_166_6_8_i

ST_50: accumulator_7_8_i [5/5] 7.26ns
_ifconv185:123  %accumulator_7_8_i = fadd float %accumulator_7_7_i, %tmp_166_7_8_i

ST_50: accumulator_8_8_i [5/5] 7.26ns
_ifconv212:123  %accumulator_8_8_i = fadd float %accumulator_8_7_i, %tmp_166_8_8_i

ST_50: accumulator_9_8_i [5/5] 7.26ns
_ifconv239:123  %accumulator_9_8_i = fadd float %accumulator_9_7_i, %tmp_166_9_8_i

ST_50: accumulator_10_8_i [5/5] 7.26ns
_ifconv266:123  %accumulator_10_8_i = fadd float %accumulator_10_7_i, %tmp_166_10_8_i

ST_50: accumulator_11_8_i [5/5] 7.26ns
_ifconv293:123  %accumulator_11_8_i = fadd float %accumulator_11_7_i, %tmp_166_11_8_i

ST_50: accumulator_12_8_i [5/5] 7.26ns
_ifconv320:123  %accumulator_12_8_i = fadd float %accumulator_12_7_i, %tmp_166_12_8_i

ST_50: accumulator_13_8_i [5/5] 7.26ns
_ifconv347:123  %accumulator_13_8_i = fadd float %accumulator_13_7_i, %tmp_166_13_8_i

ST_50: accumulator_14_8_i [5/5] 7.26ns
_ifconv374:123  %accumulator_14_8_i = fadd float %accumulator_14_7_i, %tmp_166_14_8_i

ST_50: accumulator_15_8_i [5/5] 7.26ns
_ifconv401:123  %accumulator_15_8_i = fadd float %accumulator_15_7_i, %tmp_166_15_8_i


 <State 51>: 7.26ns
ST_51: accumulator_0_8_i [4/5] 7.26ns
_ifconv:129  %accumulator_0_8_i = fadd float %accumulator_0_7_i, %tmp_166_0_8_i

ST_51: accumulator_1_8_i [4/5] 7.26ns
_ifconv23:123  %accumulator_1_8_i = fadd float %accumulator_1_7_i, %tmp_166_1_8_i

ST_51: accumulator_2_8_i [4/5] 7.26ns
_ifconv50:123  %accumulator_2_8_i = fadd float %accumulator_2_7_i, %tmp_166_2_8_i

ST_51: accumulator_3_8_i [4/5] 7.26ns
_ifconv77:123  %accumulator_3_8_i = fadd float %accumulator_3_7_i, %tmp_166_3_8_i

ST_51: accumulator_4_8_i [4/5] 7.26ns
_ifconv104:123  %accumulator_4_8_i = fadd float %accumulator_4_7_i, %tmp_166_4_8_i

ST_51: accumulator_5_8_i [4/5] 7.26ns
_ifconv131:123  %accumulator_5_8_i = fadd float %accumulator_5_7_i, %tmp_166_5_8_i

ST_51: accumulator_6_8_i [4/5] 7.26ns
_ifconv158:123  %accumulator_6_8_i = fadd float %accumulator_6_7_i, %tmp_166_6_8_i

ST_51: accumulator_7_8_i [4/5] 7.26ns
_ifconv185:123  %accumulator_7_8_i = fadd float %accumulator_7_7_i, %tmp_166_7_8_i

ST_51: accumulator_8_8_i [4/5] 7.26ns
_ifconv212:123  %accumulator_8_8_i = fadd float %accumulator_8_7_i, %tmp_166_8_8_i

ST_51: accumulator_9_8_i [4/5] 7.26ns
_ifconv239:123  %accumulator_9_8_i = fadd float %accumulator_9_7_i, %tmp_166_9_8_i

ST_51: accumulator_10_8_i [4/5] 7.26ns
_ifconv266:123  %accumulator_10_8_i = fadd float %accumulator_10_7_i, %tmp_166_10_8_i

ST_51: accumulator_11_8_i [4/5] 7.26ns
_ifconv293:123  %accumulator_11_8_i = fadd float %accumulator_11_7_i, %tmp_166_11_8_i

ST_51: accumulator_12_8_i [4/5] 7.26ns
_ifconv320:123  %accumulator_12_8_i = fadd float %accumulator_12_7_i, %tmp_166_12_8_i

ST_51: accumulator_13_8_i [4/5] 7.26ns
_ifconv347:123  %accumulator_13_8_i = fadd float %accumulator_13_7_i, %tmp_166_13_8_i

ST_51: accumulator_14_8_i [4/5] 7.26ns
_ifconv374:123  %accumulator_14_8_i = fadd float %accumulator_14_7_i, %tmp_166_14_8_i

ST_51: accumulator_15_8_i [4/5] 7.26ns
_ifconv401:123  %accumulator_15_8_i = fadd float %accumulator_15_7_i, %tmp_166_15_8_i


 <State 52>: 7.26ns
ST_52: accumulator_0_8_i [3/5] 7.26ns
_ifconv:129  %accumulator_0_8_i = fadd float %accumulator_0_7_i, %tmp_166_0_8_i

ST_52: accumulator_1_8_i [3/5] 7.26ns
_ifconv23:123  %accumulator_1_8_i = fadd float %accumulator_1_7_i, %tmp_166_1_8_i

ST_52: accumulator_2_8_i [3/5] 7.26ns
_ifconv50:123  %accumulator_2_8_i = fadd float %accumulator_2_7_i, %tmp_166_2_8_i

ST_52: accumulator_3_8_i [3/5] 7.26ns
_ifconv77:123  %accumulator_3_8_i = fadd float %accumulator_3_7_i, %tmp_166_3_8_i

ST_52: accumulator_4_8_i [3/5] 7.26ns
_ifconv104:123  %accumulator_4_8_i = fadd float %accumulator_4_7_i, %tmp_166_4_8_i

ST_52: accumulator_5_8_i [3/5] 7.26ns
_ifconv131:123  %accumulator_5_8_i = fadd float %accumulator_5_7_i, %tmp_166_5_8_i

ST_52: accumulator_6_8_i [3/5] 7.26ns
_ifconv158:123  %accumulator_6_8_i = fadd float %accumulator_6_7_i, %tmp_166_6_8_i

ST_52: accumulator_7_8_i [3/5] 7.26ns
_ifconv185:123  %accumulator_7_8_i = fadd float %accumulator_7_7_i, %tmp_166_7_8_i

ST_52: accumulator_8_8_i [3/5] 7.26ns
_ifconv212:123  %accumulator_8_8_i = fadd float %accumulator_8_7_i, %tmp_166_8_8_i

ST_52: accumulator_9_8_i [3/5] 7.26ns
_ifconv239:123  %accumulator_9_8_i = fadd float %accumulator_9_7_i, %tmp_166_9_8_i

ST_52: accumulator_10_8_i [3/5] 7.26ns
_ifconv266:123  %accumulator_10_8_i = fadd float %accumulator_10_7_i, %tmp_166_10_8_i

ST_52: accumulator_11_8_i [3/5] 7.26ns
_ifconv293:123  %accumulator_11_8_i = fadd float %accumulator_11_7_i, %tmp_166_11_8_i

ST_52: accumulator_12_8_i [3/5] 7.26ns
_ifconv320:123  %accumulator_12_8_i = fadd float %accumulator_12_7_i, %tmp_166_12_8_i

ST_52: accumulator_13_8_i [3/5] 7.26ns
_ifconv347:123  %accumulator_13_8_i = fadd float %accumulator_13_7_i, %tmp_166_13_8_i

ST_52: accumulator_14_8_i [3/5] 7.26ns
_ifconv374:123  %accumulator_14_8_i = fadd float %accumulator_14_7_i, %tmp_166_14_8_i

ST_52: accumulator_15_8_i [3/5] 7.26ns
_ifconv401:123  %accumulator_15_8_i = fadd float %accumulator_15_7_i, %tmp_166_15_8_i


 <State 53>: 7.26ns
ST_53: accumulator_0_8_i [2/5] 7.26ns
_ifconv:129  %accumulator_0_8_i = fadd float %accumulator_0_7_i, %tmp_166_0_8_i

ST_53: accumulator_1_8_i [2/5] 7.26ns
_ifconv23:123  %accumulator_1_8_i = fadd float %accumulator_1_7_i, %tmp_166_1_8_i

ST_53: accumulator_2_8_i [2/5] 7.26ns
_ifconv50:123  %accumulator_2_8_i = fadd float %accumulator_2_7_i, %tmp_166_2_8_i

ST_53: accumulator_3_8_i [2/5] 7.26ns
_ifconv77:123  %accumulator_3_8_i = fadd float %accumulator_3_7_i, %tmp_166_3_8_i

ST_53: accumulator_4_8_i [2/5] 7.26ns
_ifconv104:123  %accumulator_4_8_i = fadd float %accumulator_4_7_i, %tmp_166_4_8_i

ST_53: accumulator_5_8_i [2/5] 7.26ns
_ifconv131:123  %accumulator_5_8_i = fadd float %accumulator_5_7_i, %tmp_166_5_8_i

ST_53: accumulator_6_8_i [2/5] 7.26ns
_ifconv158:123  %accumulator_6_8_i = fadd float %accumulator_6_7_i, %tmp_166_6_8_i

ST_53: accumulator_7_8_i [2/5] 7.26ns
_ifconv185:123  %accumulator_7_8_i = fadd float %accumulator_7_7_i, %tmp_166_7_8_i

ST_53: accumulator_8_8_i [2/5] 7.26ns
_ifconv212:123  %accumulator_8_8_i = fadd float %accumulator_8_7_i, %tmp_166_8_8_i

ST_53: accumulator_9_8_i [2/5] 7.26ns
_ifconv239:123  %accumulator_9_8_i = fadd float %accumulator_9_7_i, %tmp_166_9_8_i

ST_53: accumulator_10_8_i [2/5] 7.26ns
_ifconv266:123  %accumulator_10_8_i = fadd float %accumulator_10_7_i, %tmp_166_10_8_i

ST_53: accumulator_11_8_i [2/5] 7.26ns
_ifconv293:123  %accumulator_11_8_i = fadd float %accumulator_11_7_i, %tmp_166_11_8_i

ST_53: accumulator_12_8_i [2/5] 7.26ns
_ifconv320:123  %accumulator_12_8_i = fadd float %accumulator_12_7_i, %tmp_166_12_8_i

ST_53: accumulator_13_8_i [2/5] 7.26ns
_ifconv347:123  %accumulator_13_8_i = fadd float %accumulator_13_7_i, %tmp_166_13_8_i

ST_53: accumulator_14_8_i [2/5] 7.26ns
_ifconv374:123  %accumulator_14_8_i = fadd float %accumulator_14_7_i, %tmp_166_14_8_i

ST_53: accumulator_15_8_i [2/5] 7.26ns
_ifconv401:123  %accumulator_15_8_i = fadd float %accumulator_15_7_i, %tmp_166_15_8_i


 <State 54>: 7.26ns
ST_54: stg_4423 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 64, i64 17)

ST_54: stg_4424 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1807) nounwind

ST_54: stg_4425 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18053794) nounwind

ST_54: stg_4426 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_0_8_i [1/5] 7.26ns
_ifconv:129  %accumulator_0_8_i = fadd float %accumulator_0_7_i, %tmp_166_0_8_i

ST_54: stg_4428 [1/1] 0.00ns
_ifconv23:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_1_8_i [1/5] 7.26ns
_ifconv23:123  %accumulator_1_8_i = fadd float %accumulator_1_7_i, %tmp_166_1_8_i

ST_54: stg_4430 [1/1] 0.00ns
_ifconv50:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_2_8_i [1/5] 7.26ns
_ifconv50:123  %accumulator_2_8_i = fadd float %accumulator_2_7_i, %tmp_166_2_8_i

ST_54: stg_4432 [1/1] 0.00ns
_ifconv77:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_3_8_i [1/5] 7.26ns
_ifconv77:123  %accumulator_3_8_i = fadd float %accumulator_3_7_i, %tmp_166_3_8_i

ST_54: stg_4434 [1/1] 0.00ns
_ifconv104:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_4_8_i [1/5] 7.26ns
_ifconv104:123  %accumulator_4_8_i = fadd float %accumulator_4_7_i, %tmp_166_4_8_i

ST_54: stg_4436 [1/1] 0.00ns
_ifconv131:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_5_8_i [1/5] 7.26ns
_ifconv131:123  %accumulator_5_8_i = fadd float %accumulator_5_7_i, %tmp_166_5_8_i

ST_54: stg_4438 [1/1] 0.00ns
_ifconv158:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_6_8_i [1/5] 7.26ns
_ifconv158:123  %accumulator_6_8_i = fadd float %accumulator_6_7_i, %tmp_166_6_8_i

ST_54: stg_4440 [1/1] 0.00ns
_ifconv185:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_7_8_i [1/5] 7.26ns
_ifconv185:123  %accumulator_7_8_i = fadd float %accumulator_7_7_i, %tmp_166_7_8_i

ST_54: stg_4442 [1/1] 0.00ns
_ifconv212:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_8_8_i [1/5] 7.26ns
_ifconv212:123  %accumulator_8_8_i = fadd float %accumulator_8_7_i, %tmp_166_8_8_i

ST_54: stg_4444 [1/1] 0.00ns
_ifconv239:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_9_8_i [1/5] 7.26ns
_ifconv239:123  %accumulator_9_8_i = fadd float %accumulator_9_7_i, %tmp_166_9_8_i

ST_54: stg_4446 [1/1] 0.00ns
_ifconv266:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_10_8_i [1/5] 7.26ns
_ifconv266:123  %accumulator_10_8_i = fadd float %accumulator_10_7_i, %tmp_166_10_8_i

ST_54: stg_4448 [1/1] 0.00ns
_ifconv293:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_11_8_i [1/5] 7.26ns
_ifconv293:123  %accumulator_11_8_i = fadd float %accumulator_11_7_i, %tmp_166_11_8_i

ST_54: stg_4450 [1/1] 0.00ns
_ifconv320:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_12_8_i [1/5] 7.26ns
_ifconv320:123  %accumulator_12_8_i = fadd float %accumulator_12_7_i, %tmp_166_12_8_i

ST_54: stg_4452 [1/1] 0.00ns
_ifconv347:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_13_8_i [1/5] 7.26ns
_ifconv347:123  %accumulator_13_8_i = fadd float %accumulator_13_7_i, %tmp_166_13_8_i

ST_54: stg_4454 [1/1] 0.00ns
_ifconv374:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_14_8_i [1/5] 7.26ns
_ifconv374:123  %accumulator_14_8_i = fadd float %accumulator_14_7_i, %tmp_166_14_8_i

ST_54: stg_4456 [1/1] 0.00ns
_ifconv401:1  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1024 x float]* @WBRAM_0_0_1, [1024 x float]* @WBRAM_0_0_2, [1024 x float]* @WBRAM_0_0_3, [1024 x float]* @WBRAM_0_0_4, [1024 x float]* @WBRAM_0_0_5, [1024 x float]* @WBRAM_0_0_6, [1024 x float]* @WBRAM_0_0_7, [1024 x float]* @WBRAM_0_0_8, [1024 x float]* @WBRAM_0_1_0, [1024 x float]* @WBRAM_0_1_1, [1024 x float]* @WBRAM_0_1_2, [1024 x float]* @WBRAM_0_1_3, [1024 x float]* @WBRAM_0_1_4, [1024 x float]* @WBRAM_0_1_5, [1024 x float]* @WBRAM_0_1_6, [1024 x float]* @WBRAM_0_1_7, [1024 x float]* @WBRAM_0_1_8, [1024 x float]* @WBRAM_0_2_0, [1024 x float]* @WBRAM_0_2_1, [1024 x float]* @WBRAM_0_2_2, [1024 x float]* @WBRAM_0_2_3, [1024 x float]* @WBRAM_0_2_4, [1024 x float]* @WBRAM_0_2_5, [1024 x float]* @WBRAM_0_2_6, [1024 x float]* @WBRAM_0_2_7, [1024 x float]* @WBRAM_0_2_8, [1024 x float]* @WBRAM_1_0_0, [1024 x float]* @WBRAM_1_0_1, [1024 x float]* @WBRAM_1_0_2, [1024 x float]* @WBRAM_1_0_3, [1024 x float]* @WBRAM_1_0_4, [1024 x float]* @WBRAM_1_0_5, [1024 x float]* @WBRAM_1_0_6, [1024 x float]* @WBRAM_1_0_7, [1024 x float]* @WBRAM_1_0_8, [1024 x float]* @WBRAM_1_1_0, [1024 x float]* @WBRAM_1_1_1, [1024 x float]* @WBRAM_1_1_2, [1024 x float]* @WBRAM_1_1_3, [1024 x float]* @WBRAM_1_1_4, [1024 x float]* @WBRAM_1_1_5, [1024 x float]* @WBRAM_1_1_6, [1024 x float]* @WBRAM_1_1_7, [1024 x float]* @WBRAM_1_1_8, [1024 x float]* @WBRAM_1_2_0, [1024 x float]* @WBRAM_1_2_1, [1024 x float]* @WBRAM_1_2_2, [1024 x float]* @WBRAM_1_2_3, [1024 x float]* @WBRAM_1_2_4, [1024 x float]* @WBRAM_1_2_5, [1024 x float]* @WBRAM_1_2_6, [1024 x float]* @WBRAM_1_2_7, [1024 x float]* @WBRAM_1_2_8, [1024 x float]* @WBRAM_2_0_0, [1024 x float]* @WBRAM_2_0_1, [1024 x float]* @WBRAM_2_0_2, [1024 x float]* @WBRAM_2_0_3, [1024 x float]* @WBRAM_2_0_4, [1024 x float]* @WBRAM_2_0_5, [1024 x float]* @WBRAM_2_0_6, [1024 x float]* @WBRAM_2_0_7, [1024 x float]* @WBRAM_2_0_8, [1024 x float]* @WBRAM_2_1_0, [1024 x float]* @WBRAM_2_1_1, [1024 x float]* @WBRAM_2_1_2, [1024 x float]* @WBRAM_2_1_3, [1024 x float]* @WBRAM_2_1_4, [1024 x float]* @WBRAM_2_1_5, [1024 x float]* @WBRAM_2_1_6, [1024 x float]* @WBRAM_2_1_7, [1024 x float]* @WBRAM_2_1_8, [1024 x float]* @WBRAM_2_2_0, [1024 x float]* @WBRAM_2_2_1, [1024 x float]* @WBRAM_2_2_2, [1024 x float]* @WBRAM_2_2_3, [1024 x float]* @WBRAM_2_2_4, [1024 x float]* @WBRAM_2_2_5, [1024 x float]* @WBRAM_2_2_6, [1024 x float]* @WBRAM_2_2_7, [1024 x float]* @WBRAM_2_2_8, [1024 x float]* @WBRAM_3_0_0, [1024 x float]* @WBRAM_3_0_1, [1024 x float]* @WBRAM_3_0_2, [1024 x float]* @WBRAM_3_0_3, [1024 x float]* @WBRAM_3_0_4, [1024 x float]* @WBRAM_3_0_5, [1024 x float]* @WBRAM_3_0_6, [1024 x float]* @WBRAM_3_0_7, [1024 x float]* @WBRAM_3_0_8, [1024 x float]* @WBRAM_3_1_0, [1024 x float]* @WBRAM_3_1_1, [1024 x float]* @WBRAM_3_1_2, [1024 x float]* @WBRAM_3_1_3, [1024 x float]* @WBRAM_3_1_4, [1024 x float]* @WBRAM_3_1_5, [1024 x float]* @WBRAM_3_1_6, [1024 x float]* @WBRAM_3_1_7, [1024 x float]* @WBRAM_3_1_8, [1024 x float]* @WBRAM_3_2_0, [1024 x float]* @WBRAM_3_2_1, [1024 x float]* @WBRAM_3_2_2, [1024 x float]* @WBRAM_3_2_3, [1024 x float]* @WBRAM_3_2_4, [1024 x float]* @WBRAM_3_2_5, [1024 x float]* @WBRAM_3_2_6, [1024 x float]* @WBRAM_3_2_7, [1024 x float]* @WBRAM_3_2_8, [1024 x float]* @WBRAM_4_0_0, [1024 x float]* @WBRAM_4_0_1, [1024 x float]* @WBRAM_4_0_2, [1024 x float]* @WBRAM_4_0_3, [1024 x float]* @WBRAM_4_0_4, [1024 x float]* @WBRAM_4_0_5, [1024 x float]* @WBRAM_4_0_6, [1024 x float]* @WBRAM_4_0_7, [1024 x float]* @WBRAM_4_0_8, [1024 x float]* @WBRAM_4_1_0, [1024 x float]* @WBRAM_4_1_1, [1024 x float]* @WBRAM_4_1_2, [1024 x float]* @WBRAM_4_1_3, [1024 x float]* @WBRAM_4_1_4, [1024 x float]* @WBRAM_4_1_5, [1024 x float]* @WBRAM_4_1_6, [1024 x float]* @WBRAM_4_1_7, [1024 x float]* @WBRAM_4_1_8, [1024 x float]* @WBRAM_4_2_0, [1024 x float]* @WBRAM_4_2_1, [1024 x float]* @WBRAM_4_2_2, [1024 x float]* @WBRAM_4_2_3, [1024 x float]* @WBRAM_4_2_4, [1024 x float]* @WBRAM_4_2_5, [1024 x float]* @WBRAM_4_2_6, [1024 x float]* @WBRAM_4_2_7, [1024 x float]* @WBRAM_4_2_8, [1024 x float]* @WBRAM_5_0_0, [1024 x float]* @WBRAM_5_0_1, [1024 x float]* @WBRAM_5_0_2, [1024 x float]* @WBRAM_5_0_3, [1024 x float]* @WBRAM_5_0_4, [1024 x float]* @WBRAM_5_0_5, [1024 x float]* @WBRAM_5_0_6, [1024 x float]* @WBRAM_5_0_7, [1024 x float]* @WBRAM_5_0_8, [1024 x float]* @WBRAM_5_1_0, [1024 x float]* @WBRAM_5_1_1, [1024 x float]* @WBRAM_5_1_2, [1024 x float]* @WBRAM_5_1_3, [1024 x float]* @WBRAM_5_1_4, [1024 x float]* @WBRAM_5_1_5, [1024 x float]* @WBRAM_5_1_6, [1024 x float]* @WBRAM_5_1_7, [1024 x float]* @WBRAM_5_1_8, [1024 x float]* @WBRAM_5_2_0, [1024 x float]* @WBRAM_5_2_1, [1024 x float]* @WBRAM_5_2_2, [1024 x float]* @WBRAM_5_2_3, [1024 x float]* @WBRAM_5_2_4, [1024 x float]* @WBRAM_5_2_5, [1024 x float]* @WBRAM_5_2_6, [1024 x float]* @WBRAM_5_2_7, [1024 x float]* @WBRAM_5_2_8, [1024 x float]* @WBRAM_6_0_0, [1024 x float]* @WBRAM_6_0_1, [1024 x float]* @WBRAM_6_0_2, [1024 x float]* @WBRAM_6_0_3, [1024 x float]* @WBRAM_6_0_4, [1024 x float]* @WBRAM_6_0_5, [1024 x float]* @WBRAM_6_0_6, [1024 x float]* @WBRAM_6_0_7, [1024 x float]* @WBRAM_6_0_8, [1024 x float]* @WBRAM_6_1_0, [1024 x float]* @WBRAM_6_1_1, [1024 x float]* @WBRAM_6_1_2, [1024 x float]* @WBRAM_6_1_3, [1024 x float]* @WBRAM_6_1_4, [1024 x float]* @WBRAM_6_1_5, [1024 x float]* @WBRAM_6_1_6, [1024 x float]* @WBRAM_6_1_7, [1024 x float]* @WBRAM_6_1_8, [1024 x float]* @WBRAM_6_2_0, [1024 x float]* @WBRAM_6_2_1, [1024 x float]* @WBRAM_6_2_2, [1024 x float]* @WBRAM_6_2_3, [1024 x float]* @WBRAM_6_2_4, [1024 x float]* @WBRAM_6_2_5, [1024 x float]* @WBRAM_6_2_6, [1024 x float]* @WBRAM_6_2_7, [1024 x float]* @WBRAM_6_2_8, [1024 x float]* @WBRAM_7_0_0, [1024 x float]* @WBRAM_7_0_1, [1024 x float]* @WBRAM_7_0_2, [1024 x float]* @WBRAM_7_0_3, [1024 x float]* @WBRAM_7_0_4, [1024 x float]* @WBRAM_7_0_5, [1024 x float]* @WBRAM_7_0_6, [1024 x float]* @WBRAM_7_0_7, [1024 x float]* @WBRAM_7_0_8, [1024 x float]* @WBRAM_7_1_0, [1024 x float]* @WBRAM_7_1_1, [1024 x float]* @WBRAM_7_1_2, [1024 x float]* @WBRAM_7_1_3, [1024 x float]* @WBRAM_7_1_4, [1024 x float]* @WBRAM_7_1_5, [1024 x float]* @WBRAM_7_1_6, [1024 x float]* @WBRAM_7_1_7, [1024 x float]* @WBRAM_7_1_8, [1024 x float]* @WBRAM_7_2_0, [1024 x float]* @WBRAM_7_2_1, [1024 x float]* @WBRAM_7_2_2, [1024 x float]* @WBRAM_7_2_3, [1024 x float]* @WBRAM_7_2_4, [1024 x float]* @WBRAM_7_2_5, [1024 x float]* @WBRAM_7_2_6, [1024 x float]* @WBRAM_7_2_7, [1024 x float]* @WBRAM_7_2_8, [1024 x float]* @WBRAM_8_0_0, [1024 x float]* @WBRAM_8_0_1, [1024 x float]* @WBRAM_8_0_2, [1024 x float]* @WBRAM_8_0_3, [1024 x float]* @WBRAM_8_0_4, [1024 x float]* @WBRAM_8_0_5, [1024 x float]* @WBRAM_8_0_6, [1024 x float]* @WBRAM_8_0_7, [1024 x float]* @WBRAM_8_0_8, [1024 x float]* @WBRAM_8_1_0, [1024 x float]* @WBRAM_8_1_1, [1024 x float]* @WBRAM_8_1_2, [1024 x float]* @WBRAM_8_1_3, [1024 x float]* @WBRAM_8_1_4, [1024 x float]* @WBRAM_8_1_5, [1024 x float]* @WBRAM_8_1_6, [1024 x float]* @WBRAM_8_1_7, [1024 x float]* @WBRAM_8_1_8, [1024 x float]* @WBRAM_8_2_0, [1024 x float]* @WBRAM_8_2_1, [1024 x float]* @WBRAM_8_2_2, [1024 x float]* @WBRAM_8_2_3, [1024 x float]* @WBRAM_8_2_4, [1024 x float]* @WBRAM_8_2_5, [1024 x float]* @WBRAM_8_2_6, [1024 x float]* @WBRAM_8_2_7, [1024 x float]* @WBRAM_8_2_8, [1024 x float]* @WBRAM_9_0_0, [1024 x float]* @WBRAM_9_0_1, [1024 x float]* @WBRAM_9_0_2, [1024 x float]* @WBRAM_9_0_3, [1024 x float]* @WBRAM_9_0_4, [1024 x float]* @WBRAM_9_0_5, [1024 x float]* @WBRAM_9_0_6, [1024 x float]* @WBRAM_9_0_7, [1024 x float]* @WBRAM_9_0_8, [1024 x float]* @WBRAM_9_1_0, [1024 x float]* @WBRAM_9_1_1, [1024 x float]* @WBRAM_9_1_2, [1024 x float]* @WBRAM_9_1_3, [1024 x float]* @WBRAM_9_1_4, [1024 x float]* @WBRAM_9_1_5, [1024 x float]* @WBRAM_9_1_6, [1024 x float]* @WBRAM_9_1_7, [1024 x float]* @WBRAM_9_1_8, [1024 x float]* @WBRAM_9_2_0, [1024 x float]* @WBRAM_9_2_1, [1024 x float]* @WBRAM_9_2_2, [1024 x float]* @WBRAM_9_2_3, [1024 x float]* @WBRAM_9_2_4, [1024 x float]* @WBRAM_9_2_5, [1024 x float]* @WBRAM_9_2_6, [1024 x float]* @WBRAM_9_2_7, [1024 x float]* @WBRAM_9_2_8, [1024 x float]* @WBRAM_10_0_0, [1024 x float]* @WBRAM_10_0_1, [1024 x float]* @WBRAM_10_0_2, [1024 x float]* @WBRAM_10_0_3, [1024 x float]* @WBRAM_10_0_4, [1024 x float]* @WBRAM_10_0_5, [1024 x float]* @WBRAM_10_0_6, [1024 x float]* @WBRAM_10_0_7, [1024 x float]* @WBRAM_10_0_8, [1024 x float]* @WBRAM_10_1_0, [1024 x float]* @WBRAM_10_1_1, [1024 x float]* @WBRAM_10_1_2, [1024 x float]* @WBRAM_10_1_3, [1024 x float]* @WBRAM_10_1_4, [1024 x float]* @WBRAM_10_1_5, [1024 x float]* @WBRAM_10_1_6, [1024 x float]* @WBRAM_10_1_7, [1024 x float]* @WBRAM_10_1_8, [1024 x float]* @WBRAM_10_2_0, [1024 x float]* @WBRAM_10_2_1, [1024 x float]* @WBRAM_10_2_2, [1024 x float]* @WBRAM_10_2_3, [1024 x float]* @WBRAM_10_2_4, [1024 x float]* @WBRAM_10_2_5, [1024 x float]* @WBRAM_10_2_6, [1024 x float]* @WBRAM_10_2_7, [1024 x float]* @WBRAM_10_2_8, [1024 x float]* @WBRAM_11_0_0, [1024 x float]* @WBRAM_11_0_1, [1024 x float]* @WBRAM_11_0_2, [1024 x float]* @WBRAM_11_0_3, [1024 x float]* @WBRAM_11_0_4, [1024 x float]* @WBRAM_11_0_5, [1024 x float]* @WBRAM_11_0_6, [1024 x float]* @WBRAM_11_0_7, [1024 x float]* @WBRAM_11_0_8, [1024 x float]* @WBRAM_11_1_0, [1024 x float]* @WBRAM_11_1_1, [1024 x float]* @WBRAM_11_1_2, [1024 x float]* @WBRAM_11_1_3, [1024 x float]* @WBRAM_11_1_4, [1024 x float]* @WBRAM_11_1_5, [1024 x float]* @WBRAM_11_1_6, [1024 x float]* @WBRAM_11_1_7, [1024 x float]* @WBRAM_11_1_8, [1024 x float]* @WBRAM_11_2_0, [1024 x float]* @WBRAM_11_2_1, [1024 x float]* @WBRAM_11_2_2, [1024 x float]* @WBRAM_11_2_3, [1024 x float]* @WBRAM_11_2_4, [1024 x float]* @WBRAM_11_2_5, [1024 x float]* @WBRAM_11_2_6, [1024 x float]* @WBRAM_11_2_7, [1024 x float]* @WBRAM_11_2_8, [1024 x float]* @WBRAM_12_0_0, [1024 x float]* @WBRAM_12_0_1, [1024 x float]* @WBRAM_12_0_2, [1024 x float]* @WBRAM_12_0_3, [1024 x float]* @WBRAM_12_0_4, [1024 x float]* @WBRAM_12_0_5, [1024 x float]* @WBRAM_12_0_6, [1024 x float]* @WBRAM_12_0_7, [1024 x float]* @WBRAM_12_0_8, [1024 x float]* @WBRAM_12_1_0, [1024 x float]* @WBRAM_12_1_1, [1024 x float]* @WBRAM_12_1_2, [1024 x float]* @WBRAM_12_1_3, [1024 x float]* @WBRAM_12_1_4, [1024 x float]* @WBRAM_12_1_5, [1024 x float]* @WBRAM_12_1_6, [1024 x float]* @WBRAM_12_1_7, [1024 x float]* @WBRAM_12_1_8, [1024 x float]* @WBRAM_12_2_0, [1024 x float]* @WBRAM_12_2_1, [1024 x float]* @WBRAM_12_2_2, [1024 x float]* @WBRAM_12_2_3, [1024 x float]* @WBRAM_12_2_4, [1024 x float]* @WBRAM_12_2_5, [1024 x float]* @WBRAM_12_2_6, [1024 x float]* @WBRAM_12_2_7, [1024 x float]* @WBRAM_12_2_8, [1024 x float]* @WBRAM_13_0_0, [1024 x float]* @WBRAM_13_0_1, [1024 x float]* @WBRAM_13_0_2, [1024 x float]* @WBRAM_13_0_3, [1024 x float]* @WBRAM_13_0_4, [1024 x float]* @WBRAM_13_0_5, [1024 x float]* @WBRAM_13_0_6, [1024 x float]* @WBRAM_13_0_7, [1024 x float]* @WBRAM_13_0_8, [1024 x float]* @WBRAM_13_1_0, [1024 x float]* @WBRAM_13_1_1, [1024 x float]* @WBRAM_13_1_2, [1024 x float]* @WBRAM_13_1_3, [1024 x float]* @WBRAM_13_1_4, [1024 x float]* @WBRAM_13_1_5, [1024 x float]* @WBRAM_13_1_6, [1024 x float]* @WBRAM_13_1_7, [1024 x float]* @WBRAM_13_1_8, [1024 x float]* @WBRAM_13_2_0, [1024 x float]* @WBRAM_13_2_1, [1024 x float]* @WBRAM_13_2_2, [1024 x float]* @WBRAM_13_2_3, [1024 x float]* @WBRAM_13_2_4, [1024 x float]* @WBRAM_13_2_5, [1024 x float]* @WBRAM_13_2_6, [1024 x float]* @WBRAM_13_2_7, [1024 x float]* @WBRAM_13_2_8, [1024 x float]* @WBRAM_14_0_0, [1024 x float]* @WBRAM_14_0_1, [1024 x float]* @WBRAM_14_0_2, [1024 x float]* @WBRAM_14_0_3, [1024 x float]* @WBRAM_14_0_4, [1024 x float]* @WBRAM_14_0_5, [1024 x float]* @WBRAM_14_0_6, [1024 x float]* @WBRAM_14_0_7, [1024 x float]* @WBRAM_14_0_8, [1024 x float]* @WBRAM_14_1_0, [1024 x float]* @WBRAM_14_1_1, [1024 x float]* @WBRAM_14_1_2, [1024 x float]* @WBRAM_14_1_3, [1024 x float]* @WBRAM_14_1_4, [1024 x float]* @WBRAM_14_1_5, [1024 x float]* @WBRAM_14_1_6, [1024 x float]* @WBRAM_14_1_7, [1024 x float]* @WBRAM_14_1_8, [1024 x float]* @WBRAM_14_2_0, [1024 x float]* @WBRAM_14_2_1, [1024 x float]* @WBRAM_14_2_2, [1024 x float]* @WBRAM_14_2_3, [1024 x float]* @WBRAM_14_2_4, [1024 x float]* @WBRAM_14_2_5, [1024 x float]* @WBRAM_14_2_6, [1024 x float]* @WBRAM_14_2_7, [1024 x float]* @WBRAM_14_2_8, [1024 x float]* @WBRAM_15_0_0, [1024 x float]* @WBRAM_15_0_1, [1024 x float]* @WBRAM_15_0_2, [1024 x float]* @WBRAM_15_0_3, [1024 x float]* @WBRAM_15_0_4, [1024 x float]* @WBRAM_15_0_5, [1024 x float]* @WBRAM_15_0_6, [1024 x float]* @WBRAM_15_0_7, [1024 x float]* @WBRAM_15_0_8, [1024 x float]* @WBRAM_15_1_0, [1024 x float]* @WBRAM_15_1_1, [1024 x float]* @WBRAM_15_1_2, [1024 x float]* @WBRAM_15_1_3, [1024 x float]* @WBRAM_15_1_4, [1024 x float]* @WBRAM_15_1_5, [1024 x float]* @WBRAM_15_1_6, [1024 x float]* @WBRAM_15_1_7, [1024 x float]* @WBRAM_15_1_8, [1024 x float]* @WBRAM_15_2_0, [1024 x float]* @WBRAM_15_2_1, [1024 x float]* @WBRAM_15_2_2, [1024 x float]* @WBRAM_15_2_3, [1024 x float]* @WBRAM_15_2_4, [1024 x float]* @WBRAM_15_2_5, [1024 x float]* @WBRAM_15_2_6, [1024 x float]* @WBRAM_15_2_7, [1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

ST_54: accumulator_15_8_i [1/5] 7.26ns
_ifconv401:123  %accumulator_15_8_i = fadd float %accumulator_15_7_i, %tmp_166_15_8_i


 <State 55>: 2.71ns
ST_55: newIndex6_i [1/1] 0.00ns
getChannel.exit.i.0.i:1  %newIndex6_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex7_i [1/1] 0.00ns
getChannel.exit.i.0.i:2  %newIndex7_i = zext i6 %newIndex6_i to i64

ST_55: OBRAM_0_addr_1 [1/1] 0.00ns
getChannel.exit.i.0.i:3  %OBRAM_0_addr_1 = getelementptr [32 x float]* @OBRAM_0, i64 0, i64 %newIndex7_i

ST_55: OBRAM_0_load [3/3] 2.61ns
getChannel.exit.i.0.i:4  %OBRAM_0_load = load float* %OBRAM_0_addr_1, align 4

ST_55: newIndex4_i [1/1] 0.00ns
setChannel.exit.0.i:0  %newIndex4_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex5_i [1/1] 0.00ns
setChannel.exit.0.i:1  %newIndex5_i = zext i6 %newIndex4_i to i64

ST_55: OBRAM_0_addr [1/1] 0.00ns
setChannel.exit.0.i:2  %OBRAM_0_addr = getelementptr [32 x float]* @OBRAM_0, i64 0, i64 %newIndex5_i

ST_55: stg_4465 [1/1] 2.71ns
setChannel.exit.0.i:3  store float %accumulator_0_8_i, float* %OBRAM_0_addr, align 16

ST_55: stg_4466 [1/1] 0.00ns
setChannel.exit.0.i:4  br label %1

ST_55: newIndex10_i [1/1] 0.00ns
getChannel.exit.i.1.i:1  %newIndex10_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex11_i [1/1] 0.00ns
getChannel.exit.i.1.i:2  %newIndex11_i = zext i6 %newIndex10_i to i64

ST_55: OBRAM_1_addr_1 [1/1] 0.00ns
getChannel.exit.i.1.i:3  %OBRAM_1_addr_1 = getelementptr [32 x float]* @OBRAM_1, i64 0, i64 %newIndex11_i

ST_55: OBRAM_1_load [3/3] 2.61ns
getChannel.exit.i.1.i:4  %OBRAM_1_load = load float* %OBRAM_1_addr_1, align 4

ST_55: newIndex8_i [1/1] 0.00ns
setChannel.exit.1.i:0  %newIndex8_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex9_i [1/1] 0.00ns
setChannel.exit.1.i:1  %newIndex9_i = zext i6 %newIndex8_i to i64

ST_55: OBRAM_1_addr [1/1] 0.00ns
setChannel.exit.1.i:2  %OBRAM_1_addr = getelementptr [32 x float]* @OBRAM_1, i64 0, i64 %newIndex9_i

ST_55: stg_4474 [1/1] 2.71ns
setChannel.exit.1.i:3  store float %accumulator_1_8_i, float* %OBRAM_1_addr, align 4

ST_55: stg_4475 [1/1] 0.00ns
setChannel.exit.1.i:4  br label %2

ST_55: newIndex14_i [1/1] 0.00ns
getChannel.exit.i.2.i:1  %newIndex14_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex15_i [1/1] 0.00ns
getChannel.exit.i.2.i:2  %newIndex15_i = zext i6 %newIndex14_i to i64

ST_55: OBRAM_2_addr_1 [1/1] 0.00ns
getChannel.exit.i.2.i:3  %OBRAM_2_addr_1 = getelementptr [32 x float]* @OBRAM_2, i64 0, i64 %newIndex15_i

ST_55: OBRAM_2_load [3/3] 2.61ns
getChannel.exit.i.2.i:4  %OBRAM_2_load = load float* %OBRAM_2_addr_1, align 4

ST_55: newIndex12_i [1/1] 0.00ns
setChannel.exit.2.i:0  %newIndex12_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex13_i [1/1] 0.00ns
setChannel.exit.2.i:1  %newIndex13_i = zext i6 %newIndex12_i to i64

ST_55: OBRAM_2_addr [1/1] 0.00ns
setChannel.exit.2.i:2  %OBRAM_2_addr = getelementptr [32 x float]* @OBRAM_2, i64 0, i64 %newIndex13_i

ST_55: stg_4483 [1/1] 2.71ns
setChannel.exit.2.i:3  store float %accumulator_2_8_i, float* %OBRAM_2_addr, align 8

ST_55: stg_4484 [1/1] 0.00ns
setChannel.exit.2.i:4  br label %3

ST_55: newIndex18_i [1/1] 0.00ns
getChannel.exit.i.3.i:1  %newIndex18_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex19_i [1/1] 0.00ns
getChannel.exit.i.3.i:2  %newIndex19_i = zext i6 %newIndex18_i to i64

ST_55: OBRAM_3_addr_1 [1/1] 0.00ns
getChannel.exit.i.3.i:3  %OBRAM_3_addr_1 = getelementptr [32 x float]* @OBRAM_3, i64 0, i64 %newIndex19_i

ST_55: OBRAM_3_load [3/3] 2.61ns
getChannel.exit.i.3.i:4  %OBRAM_3_load = load float* %OBRAM_3_addr_1, align 4

ST_55: newIndex16_i [1/1] 0.00ns
setChannel.exit.3.i:0  %newIndex16_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex17_i [1/1] 0.00ns
setChannel.exit.3.i:1  %newIndex17_i = zext i6 %newIndex16_i to i64

ST_55: OBRAM_3_addr [1/1] 0.00ns
setChannel.exit.3.i:2  %OBRAM_3_addr = getelementptr [32 x float]* @OBRAM_3, i64 0, i64 %newIndex17_i

ST_55: stg_4492 [1/1] 2.71ns
setChannel.exit.3.i:3  store float %accumulator_3_8_i, float* %OBRAM_3_addr, align 4

ST_55: stg_4493 [1/1] 0.00ns
setChannel.exit.3.i:4  br label %4

ST_55: newIndex22_i [1/1] 0.00ns
getChannel.exit.i.4.i:1  %newIndex22_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex23_i [1/1] 0.00ns
getChannel.exit.i.4.i:2  %newIndex23_i = zext i6 %newIndex22_i to i64

ST_55: OBRAM_4_addr_1 [1/1] 0.00ns
getChannel.exit.i.4.i:3  %OBRAM_4_addr_1 = getelementptr [32 x float]* @OBRAM_4, i64 0, i64 %newIndex23_i

ST_55: OBRAM_4_load [3/3] 2.61ns
getChannel.exit.i.4.i:4  %OBRAM_4_load = load float* %OBRAM_4_addr_1, align 4

ST_55: newIndex20_i [1/1] 0.00ns
setChannel.exit.4.i:0  %newIndex20_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex21_i [1/1] 0.00ns
setChannel.exit.4.i:1  %newIndex21_i = zext i6 %newIndex20_i to i64

ST_55: OBRAM_4_addr [1/1] 0.00ns
setChannel.exit.4.i:2  %OBRAM_4_addr = getelementptr [32 x float]* @OBRAM_4, i64 0, i64 %newIndex21_i

ST_55: stg_4501 [1/1] 2.71ns
setChannel.exit.4.i:3  store float %accumulator_4_8_i, float* %OBRAM_4_addr, align 16

ST_55: stg_4502 [1/1] 0.00ns
setChannel.exit.4.i:4  br label %5

ST_55: newIndex26_i [1/1] 0.00ns
getChannel.exit.i.5.i:1  %newIndex26_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex27_i [1/1] 0.00ns
getChannel.exit.i.5.i:2  %newIndex27_i = zext i6 %newIndex26_i to i64

ST_55: OBRAM_5_addr_1 [1/1] 0.00ns
getChannel.exit.i.5.i:3  %OBRAM_5_addr_1 = getelementptr [32 x float]* @OBRAM_5, i64 0, i64 %newIndex27_i

ST_55: OBRAM_5_load [3/3] 2.61ns
getChannel.exit.i.5.i:4  %OBRAM_5_load = load float* %OBRAM_5_addr_1, align 4

ST_55: newIndex24_i [1/1] 0.00ns
setChannel.exit.5.i:0  %newIndex24_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex25_i [1/1] 0.00ns
setChannel.exit.5.i:1  %newIndex25_i = zext i6 %newIndex24_i to i64

ST_55: OBRAM_5_addr [1/1] 0.00ns
setChannel.exit.5.i:2  %OBRAM_5_addr = getelementptr [32 x float]* @OBRAM_5, i64 0, i64 %newIndex25_i

ST_55: stg_4510 [1/1] 2.71ns
setChannel.exit.5.i:3  store float %accumulator_5_8_i, float* %OBRAM_5_addr, align 4

ST_55: stg_4511 [1/1] 0.00ns
setChannel.exit.5.i:4  br label %6

ST_55: newIndex30_i [1/1] 0.00ns
getChannel.exit.i.6.i:1  %newIndex30_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex31_i [1/1] 0.00ns
getChannel.exit.i.6.i:2  %newIndex31_i = zext i6 %newIndex30_i to i64

ST_55: OBRAM_6_addr_1 [1/1] 0.00ns
getChannel.exit.i.6.i:3  %OBRAM_6_addr_1 = getelementptr [32 x float]* @OBRAM_6, i64 0, i64 %newIndex31_i

ST_55: OBRAM_6_load [3/3] 2.61ns
getChannel.exit.i.6.i:4  %OBRAM_6_load = load float* %OBRAM_6_addr_1, align 4

ST_55: newIndex28_i [1/1] 0.00ns
setChannel.exit.6.i:0  %newIndex28_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex29_i [1/1] 0.00ns
setChannel.exit.6.i:1  %newIndex29_i = zext i6 %newIndex28_i to i64

ST_55: OBRAM_6_addr [1/1] 0.00ns
setChannel.exit.6.i:2  %OBRAM_6_addr = getelementptr [32 x float]* @OBRAM_6, i64 0, i64 %newIndex29_i

ST_55: stg_4519 [1/1] 2.71ns
setChannel.exit.6.i:3  store float %accumulator_6_8_i, float* %OBRAM_6_addr, align 8

ST_55: stg_4520 [1/1] 0.00ns
setChannel.exit.6.i:4  br label %7

ST_55: newIndex34_i [1/1] 0.00ns
getChannel.exit.i.7.i:1  %newIndex34_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex35_i [1/1] 0.00ns
getChannel.exit.i.7.i:2  %newIndex35_i = zext i6 %newIndex34_i to i64

ST_55: OBRAM_7_addr_1 [1/1] 0.00ns
getChannel.exit.i.7.i:3  %OBRAM_7_addr_1 = getelementptr [32 x float]* @OBRAM_7, i64 0, i64 %newIndex35_i

ST_55: OBRAM_7_load [3/3] 2.61ns
getChannel.exit.i.7.i:4  %OBRAM_7_load = load float* %OBRAM_7_addr_1, align 4

ST_55: newIndex32_i [1/1] 0.00ns
setChannel.exit.7.i:0  %newIndex32_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex33_i [1/1] 0.00ns
setChannel.exit.7.i:1  %newIndex33_i = zext i6 %newIndex32_i to i64

ST_55: OBRAM_7_addr [1/1] 0.00ns
setChannel.exit.7.i:2  %OBRAM_7_addr = getelementptr [32 x float]* @OBRAM_7, i64 0, i64 %newIndex33_i

ST_55: stg_4528 [1/1] 2.71ns
setChannel.exit.7.i:3  store float %accumulator_7_8_i, float* %OBRAM_7_addr, align 4

ST_55: stg_4529 [1/1] 0.00ns
setChannel.exit.7.i:4  br label %8

ST_55: newIndex38_i [1/1] 0.00ns
getChannel.exit.i.8.i:1  %newIndex38_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex39_i [1/1] 0.00ns
getChannel.exit.i.8.i:2  %newIndex39_i = zext i6 %newIndex38_i to i64

ST_55: OBRAM_8_addr_1 [1/1] 0.00ns
getChannel.exit.i.8.i:3  %OBRAM_8_addr_1 = getelementptr [32 x float]* @OBRAM_8, i64 0, i64 %newIndex39_i

ST_55: OBRAM_8_load [3/3] 2.61ns
getChannel.exit.i.8.i:4  %OBRAM_8_load = load float* %OBRAM_8_addr_1, align 4

ST_55: newIndex36_i [1/1] 0.00ns
setChannel.exit.8.i:0  %newIndex36_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex37_i [1/1] 0.00ns
setChannel.exit.8.i:1  %newIndex37_i = zext i6 %newIndex36_i to i64

ST_55: OBRAM_8_addr [1/1] 0.00ns
setChannel.exit.8.i:2  %OBRAM_8_addr = getelementptr [32 x float]* @OBRAM_8, i64 0, i64 %newIndex37_i

ST_55: stg_4537 [1/1] 2.71ns
setChannel.exit.8.i:3  store float %accumulator_8_8_i, float* %OBRAM_8_addr, align 16

ST_55: stg_4538 [1/1] 0.00ns
setChannel.exit.8.i:4  br label %9

ST_55: newIndex42_i [1/1] 0.00ns
getChannel.exit.i.9.i:1  %newIndex42_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex43_i [1/1] 0.00ns
getChannel.exit.i.9.i:2  %newIndex43_i = zext i6 %newIndex42_i to i64

ST_55: OBRAM_9_addr_1 [1/1] 0.00ns
getChannel.exit.i.9.i:3  %OBRAM_9_addr_1 = getelementptr [32 x float]* @OBRAM_9, i64 0, i64 %newIndex43_i

ST_55: OBRAM_9_load [3/3] 2.61ns
getChannel.exit.i.9.i:4  %OBRAM_9_load = load float* %OBRAM_9_addr_1, align 4

ST_55: newIndex40_i [1/1] 0.00ns
setChannel.exit.9.i:0  %newIndex40_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex41_i [1/1] 0.00ns
setChannel.exit.9.i:1  %newIndex41_i = zext i6 %newIndex40_i to i64

ST_55: OBRAM_9_addr [1/1] 0.00ns
setChannel.exit.9.i:2  %OBRAM_9_addr = getelementptr [32 x float]* @OBRAM_9, i64 0, i64 %newIndex41_i

ST_55: stg_4546 [1/1] 2.71ns
setChannel.exit.9.i:3  store float %accumulator_9_8_i, float* %OBRAM_9_addr, align 4

ST_55: stg_4547 [1/1] 0.00ns
setChannel.exit.9.i:4  br label %10

ST_55: newIndex46_i [1/1] 0.00ns
getChannel.exit.i.10.i:1  %newIndex46_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex47_i [1/1] 0.00ns
getChannel.exit.i.10.i:2  %newIndex47_i = zext i6 %newIndex46_i to i64

ST_55: OBRAM_10_addr_1 [1/1] 0.00ns
getChannel.exit.i.10.i:3  %OBRAM_10_addr_1 = getelementptr [32 x float]* @OBRAM_10, i64 0, i64 %newIndex47_i

ST_55: OBRAM_10_load [3/3] 2.61ns
getChannel.exit.i.10.i:4  %OBRAM_10_load = load float* %OBRAM_10_addr_1, align 4

ST_55: newIndex44_i [1/1] 0.00ns
setChannel.exit.10.i:0  %newIndex44_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex45_i [1/1] 0.00ns
setChannel.exit.10.i:1  %newIndex45_i = zext i6 %newIndex44_i to i64

ST_55: OBRAM_10_addr [1/1] 0.00ns
setChannel.exit.10.i:2  %OBRAM_10_addr = getelementptr [32 x float]* @OBRAM_10, i64 0, i64 %newIndex45_i

ST_55: stg_4555 [1/1] 2.71ns
setChannel.exit.10.i:3  store float %accumulator_10_8_i, float* %OBRAM_10_addr, align 8

ST_55: stg_4556 [1/1] 0.00ns
setChannel.exit.10.i:4  br label %11

ST_55: newIndex50_i [1/1] 0.00ns
getChannel.exit.i.11.i:1  %newIndex50_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex51_i [1/1] 0.00ns
getChannel.exit.i.11.i:2  %newIndex51_i = zext i6 %newIndex50_i to i64

ST_55: OBRAM_11_addr_1 [1/1] 0.00ns
getChannel.exit.i.11.i:3  %OBRAM_11_addr_1 = getelementptr [32 x float]* @OBRAM_11, i64 0, i64 %newIndex51_i

ST_55: OBRAM_11_load [3/3] 2.61ns
getChannel.exit.i.11.i:4  %OBRAM_11_load = load float* %OBRAM_11_addr_1, align 4

ST_55: newIndex48_i [1/1] 0.00ns
setChannel.exit.11.i:0  %newIndex48_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex49_i [1/1] 0.00ns
setChannel.exit.11.i:1  %newIndex49_i = zext i6 %newIndex48_i to i64

ST_55: OBRAM_11_addr [1/1] 0.00ns
setChannel.exit.11.i:2  %OBRAM_11_addr = getelementptr [32 x float]* @OBRAM_11, i64 0, i64 %newIndex49_i

ST_55: stg_4564 [1/1] 2.71ns
setChannel.exit.11.i:3  store float %accumulator_11_8_i, float* %OBRAM_11_addr, align 4

ST_55: stg_4565 [1/1] 0.00ns
setChannel.exit.11.i:4  br label %12

ST_55: newIndex54_i [1/1] 0.00ns
getChannel.exit.i.12.i:1  %newIndex54_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex55_i [1/1] 0.00ns
getChannel.exit.i.12.i:2  %newIndex55_i = zext i6 %newIndex54_i to i64

ST_55: OBRAM_12_addr_1 [1/1] 0.00ns
getChannel.exit.i.12.i:3  %OBRAM_12_addr_1 = getelementptr [32 x float]* @OBRAM_12, i64 0, i64 %newIndex55_i

ST_55: OBRAM_12_load [3/3] 2.61ns
getChannel.exit.i.12.i:4  %OBRAM_12_load = load float* %OBRAM_12_addr_1, align 4

ST_55: newIndex52_i [1/1] 0.00ns
setChannel.exit.12.i:0  %newIndex52_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex53_i [1/1] 0.00ns
setChannel.exit.12.i:1  %newIndex53_i = zext i6 %newIndex52_i to i64

ST_55: OBRAM_12_addr [1/1] 0.00ns
setChannel.exit.12.i:2  %OBRAM_12_addr = getelementptr [32 x float]* @OBRAM_12, i64 0, i64 %newIndex53_i

ST_55: stg_4573 [1/1] 2.71ns
setChannel.exit.12.i:3  store float %accumulator_12_8_i, float* %OBRAM_12_addr, align 16

ST_55: stg_4574 [1/1] 0.00ns
setChannel.exit.12.i:4  br label %13

ST_55: newIndex58_i [1/1] 0.00ns
getChannel.exit.i.13.i:1  %newIndex58_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex59_i [1/1] 0.00ns
getChannel.exit.i.13.i:2  %newIndex59_i = zext i6 %newIndex58_i to i64

ST_55: OBRAM_13_addr_1 [1/1] 0.00ns
getChannel.exit.i.13.i:3  %OBRAM_13_addr_1 = getelementptr [32 x float]* @OBRAM_13, i64 0, i64 %newIndex59_i

ST_55: OBRAM_13_load [3/3] 2.61ns
getChannel.exit.i.13.i:4  %OBRAM_13_load = load float* %OBRAM_13_addr_1, align 4

ST_55: newIndex56_i [1/1] 0.00ns
setChannel.exit.13.i:0  %newIndex56_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex57_i [1/1] 0.00ns
setChannel.exit.13.i:1  %newIndex57_i = zext i6 %newIndex56_i to i64

ST_55: OBRAM_13_addr [1/1] 0.00ns
setChannel.exit.13.i:2  %OBRAM_13_addr = getelementptr [32 x float]* @OBRAM_13, i64 0, i64 %newIndex57_i

ST_55: stg_4582 [1/1] 2.71ns
setChannel.exit.13.i:3  store float %accumulator_13_8_i, float* %OBRAM_13_addr, align 4

ST_55: stg_4583 [1/1] 0.00ns
setChannel.exit.13.i:4  br label %14

ST_55: newIndex62_i [1/1] 0.00ns
getChannel.exit.i.14.i:1  %newIndex62_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex63_i [1/1] 0.00ns
getChannel.exit.i.14.i:2  %newIndex63_i = zext i6 %newIndex62_i to i64

ST_55: OBRAM_14_addr_1 [1/1] 0.00ns
getChannel.exit.i.14.i:3  %OBRAM_14_addr_1 = getelementptr [32 x float]* @OBRAM_14, i64 0, i64 %newIndex63_i

ST_55: OBRAM_14_load [3/3] 2.61ns
getChannel.exit.i.14.i:4  %OBRAM_14_load = load float* %OBRAM_14_addr_1, align 4

ST_55: newIndex60_i [1/1] 0.00ns
setChannel.exit.14.i:0  %newIndex60_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex61_i [1/1] 0.00ns
setChannel.exit.14.i:1  %newIndex61_i = zext i6 %newIndex60_i to i64

ST_55: OBRAM_14_addr [1/1] 0.00ns
setChannel.exit.14.i:2  %OBRAM_14_addr = getelementptr [32 x float]* @OBRAM_14, i64 0, i64 %newIndex61_i

ST_55: stg_4591 [1/1] 2.71ns
setChannel.exit.14.i:3  store float %accumulator_14_8_i, float* %OBRAM_14_addr, align 8

ST_55: stg_4592 [1/1] 0.00ns
setChannel.exit.14.i:4  br label %15

ST_55: newIndex_i [1/1] 0.00ns
getChannel.exit.i.15.i:1  %newIndex_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex66_i [1/1] 0.00ns
getChannel.exit.i.15.i:2  %newIndex66_i = zext i6 %newIndex_i to i64

ST_55: OBRAM_15_addr_1 [1/1] 0.00ns
getChannel.exit.i.15.i:3  %OBRAM_15_addr_1 = getelementptr [32 x float]* @OBRAM_15, i64 0, i64 %newIndex66_i

ST_55: OBRAM_15_load [3/3] 2.61ns
getChannel.exit.i.15.i:4  %OBRAM_15_load = load float* %OBRAM_15_addr_1, align 4

ST_55: newIndex64_i [1/1] 0.00ns
setChannel.exit.15.i:0  %newIndex64_i = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_i_13, i32 4, i32 9)

ST_55: newIndex65_i [1/1] 0.00ns
setChannel.exit.15.i:1  %newIndex65_i = zext i6 %newIndex64_i to i64

ST_55: OBRAM_15_addr [1/1] 0.00ns
setChannel.exit.15.i:2  %OBRAM_15_addr = getelementptr [32 x float]* @OBRAM_15, i64 0, i64 %newIndex65_i

ST_55: stg_4600 [1/1] 2.71ns
setChannel.exit.15.i:3  store float %accumulator_15_8_i, float* %OBRAM_15_addr, align 4

ST_55: stg_4601 [1/1] 0.00ns
setChannel.exit.15.i:4  br label %16


 <State 56>: 2.61ns
ST_56: OBRAM_0_load [2/3] 2.61ns
getChannel.exit.i.0.i:4  %OBRAM_0_load = load float* %OBRAM_0_addr_1, align 4

ST_56: OBRAM_1_load [2/3] 2.61ns
getChannel.exit.i.1.i:4  %OBRAM_1_load = load float* %OBRAM_1_addr_1, align 4

ST_56: OBRAM_2_load [2/3] 2.61ns
getChannel.exit.i.2.i:4  %OBRAM_2_load = load float* %OBRAM_2_addr_1, align 4

ST_56: OBRAM_3_load [2/3] 2.61ns
getChannel.exit.i.3.i:4  %OBRAM_3_load = load float* %OBRAM_3_addr_1, align 4

ST_56: OBRAM_4_load [2/3] 2.61ns
getChannel.exit.i.4.i:4  %OBRAM_4_load = load float* %OBRAM_4_addr_1, align 4

ST_56: OBRAM_5_load [2/3] 2.61ns
getChannel.exit.i.5.i:4  %OBRAM_5_load = load float* %OBRAM_5_addr_1, align 4

ST_56: OBRAM_6_load [2/3] 2.61ns
getChannel.exit.i.6.i:4  %OBRAM_6_load = load float* %OBRAM_6_addr_1, align 4

ST_56: OBRAM_7_load [2/3] 2.61ns
getChannel.exit.i.7.i:4  %OBRAM_7_load = load float* %OBRAM_7_addr_1, align 4

ST_56: OBRAM_8_load [2/3] 2.61ns
getChannel.exit.i.8.i:4  %OBRAM_8_load = load float* %OBRAM_8_addr_1, align 4

ST_56: OBRAM_9_load [2/3] 2.61ns
getChannel.exit.i.9.i:4  %OBRAM_9_load = load float* %OBRAM_9_addr_1, align 4

ST_56: OBRAM_10_load [2/3] 2.61ns
getChannel.exit.i.10.i:4  %OBRAM_10_load = load float* %OBRAM_10_addr_1, align 4

ST_56: OBRAM_11_load [2/3] 2.61ns
getChannel.exit.i.11.i:4  %OBRAM_11_load = load float* %OBRAM_11_addr_1, align 4

ST_56: OBRAM_12_load [2/3] 2.61ns
getChannel.exit.i.12.i:4  %OBRAM_12_load = load float* %OBRAM_12_addr_1, align 4

ST_56: OBRAM_13_load [2/3] 2.61ns
getChannel.exit.i.13.i:4  %OBRAM_13_load = load float* %OBRAM_13_addr_1, align 4

ST_56: OBRAM_14_load [2/3] 2.61ns
getChannel.exit.i.14.i:4  %OBRAM_14_load = load float* %OBRAM_14_addr_1, align 4

ST_56: OBRAM_15_load [2/3] 2.61ns
getChannel.exit.i.15.i:4  %OBRAM_15_load = load float* %OBRAM_15_addr_1, align 4


 <State 57>: 2.61ns
ST_57: OBRAM_0_load [1/3] 2.61ns
getChannel.exit.i.0.i:4  %OBRAM_0_load = load float* %OBRAM_0_addr_1, align 4

ST_57: OBRAM_1_load [1/3] 2.61ns
getChannel.exit.i.1.i:4  %OBRAM_1_load = load float* %OBRAM_1_addr_1, align 4

ST_57: OBRAM_2_load [1/3] 2.61ns
getChannel.exit.i.2.i:4  %OBRAM_2_load = load float* %OBRAM_2_addr_1, align 4

ST_57: OBRAM_3_load [1/3] 2.61ns
getChannel.exit.i.3.i:4  %OBRAM_3_load = load float* %OBRAM_3_addr_1, align 4

ST_57: OBRAM_4_load [1/3] 2.61ns
getChannel.exit.i.4.i:4  %OBRAM_4_load = load float* %OBRAM_4_addr_1, align 4

ST_57: OBRAM_5_load [1/3] 2.61ns
getChannel.exit.i.5.i:4  %OBRAM_5_load = load float* %OBRAM_5_addr_1, align 4

ST_57: OBRAM_6_load [1/3] 2.61ns
getChannel.exit.i.6.i:4  %OBRAM_6_load = load float* %OBRAM_6_addr_1, align 4

ST_57: OBRAM_7_load [1/3] 2.61ns
getChannel.exit.i.7.i:4  %OBRAM_7_load = load float* %OBRAM_7_addr_1, align 4

ST_57: OBRAM_8_load [1/3] 2.61ns
getChannel.exit.i.8.i:4  %OBRAM_8_load = load float* %OBRAM_8_addr_1, align 4

ST_57: OBRAM_9_load [1/3] 2.61ns
getChannel.exit.i.9.i:4  %OBRAM_9_load = load float* %OBRAM_9_addr_1, align 4

ST_57: OBRAM_10_load [1/3] 2.61ns
getChannel.exit.i.10.i:4  %OBRAM_10_load = load float* %OBRAM_10_addr_1, align 4

ST_57: OBRAM_11_load [1/3] 2.61ns
getChannel.exit.i.11.i:4  %OBRAM_11_load = load float* %OBRAM_11_addr_1, align 4

ST_57: OBRAM_12_load [1/3] 2.61ns
getChannel.exit.i.12.i:4  %OBRAM_12_load = load float* %OBRAM_12_addr_1, align 4

ST_57: OBRAM_13_load [1/3] 2.61ns
getChannel.exit.i.13.i:4  %OBRAM_13_load = load float* %OBRAM_13_addr_1, align 4

ST_57: OBRAM_14_load [1/3] 2.61ns
getChannel.exit.i.14.i:4  %OBRAM_14_load = load float* %OBRAM_14_addr_1, align 4

ST_57: OBRAM_15_load [1/3] 2.61ns
getChannel.exit.i.15.i:4  %OBRAM_15_load = load float* %OBRAM_15_addr_1, align 4


 <State 58>: 7.26ns
ST_58: new_ch_i [5/5] 7.26ns
getChannel.exit.i.0.i:5  %new_ch_i = fadd float %OBRAM_0_load, %accumulator_0_8_i

ST_58: new_ch_1_i [5/5] 7.26ns
getChannel.exit.i.1.i:5  %new_ch_1_i = fadd float %OBRAM_1_load, %accumulator_1_8_i

ST_58: new_ch_2_i [5/5] 7.26ns
getChannel.exit.i.2.i:5  %new_ch_2_i = fadd float %OBRAM_2_load, %accumulator_2_8_i

ST_58: new_ch_3_i [5/5] 7.26ns
getChannel.exit.i.3.i:5  %new_ch_3_i = fadd float %OBRAM_3_load, %accumulator_3_8_i

ST_58: new_ch_4_i [5/5] 7.26ns
getChannel.exit.i.4.i:5  %new_ch_4_i = fadd float %OBRAM_4_load, %accumulator_4_8_i

ST_58: new_ch_5_i [5/5] 7.26ns
getChannel.exit.i.5.i:5  %new_ch_5_i = fadd float %OBRAM_5_load, %accumulator_5_8_i

ST_58: new_ch_6_i [5/5] 7.26ns
getChannel.exit.i.6.i:5  %new_ch_6_i = fadd float %OBRAM_6_load, %accumulator_6_8_i

ST_58: new_ch_7_i [5/5] 7.26ns
getChannel.exit.i.7.i:5  %new_ch_7_i = fadd float %OBRAM_7_load, %accumulator_7_8_i

ST_58: new_ch_8_i [5/5] 7.26ns
getChannel.exit.i.8.i:5  %new_ch_8_i = fadd float %OBRAM_8_load, %accumulator_8_8_i

ST_58: new_ch_9_i [5/5] 7.26ns
getChannel.exit.i.9.i:5  %new_ch_9_i = fadd float %OBRAM_9_load, %accumulator_9_8_i

ST_58: new_ch_i_30 [5/5] 7.26ns
getChannel.exit.i.10.i:5  %new_ch_i_30 = fadd float %OBRAM_10_load, %accumulator_10_8_i

ST_58: new_ch_10_i [5/5] 7.26ns
getChannel.exit.i.11.i:5  %new_ch_10_i = fadd float %OBRAM_11_load, %accumulator_11_8_i

ST_58: new_ch_11_i [5/5] 7.26ns
getChannel.exit.i.12.i:5  %new_ch_11_i = fadd float %OBRAM_12_load, %accumulator_12_8_i

ST_58: new_ch_12_i [5/5] 7.26ns
getChannel.exit.i.13.i:5  %new_ch_12_i = fadd float %OBRAM_13_load, %accumulator_13_8_i

ST_58: new_ch_13_i [5/5] 7.26ns
getChannel.exit.i.14.i:5  %new_ch_13_i = fadd float %OBRAM_14_load, %accumulator_14_8_i

ST_58: new_ch_14_i [5/5] 7.26ns
getChannel.exit.i.15.i:5  %new_ch_14_i = fadd float %OBRAM_15_load, %accumulator_15_8_i


 <State 59>: 7.26ns
ST_59: new_ch_i [4/5] 7.26ns
getChannel.exit.i.0.i:5  %new_ch_i = fadd float %OBRAM_0_load, %accumulator_0_8_i

ST_59: new_ch_1_i [4/5] 7.26ns
getChannel.exit.i.1.i:5  %new_ch_1_i = fadd float %OBRAM_1_load, %accumulator_1_8_i

ST_59: new_ch_2_i [4/5] 7.26ns
getChannel.exit.i.2.i:5  %new_ch_2_i = fadd float %OBRAM_2_load, %accumulator_2_8_i

ST_59: new_ch_3_i [4/5] 7.26ns
getChannel.exit.i.3.i:5  %new_ch_3_i = fadd float %OBRAM_3_load, %accumulator_3_8_i

ST_59: new_ch_4_i [4/5] 7.26ns
getChannel.exit.i.4.i:5  %new_ch_4_i = fadd float %OBRAM_4_load, %accumulator_4_8_i

ST_59: new_ch_5_i [4/5] 7.26ns
getChannel.exit.i.5.i:5  %new_ch_5_i = fadd float %OBRAM_5_load, %accumulator_5_8_i

ST_59: new_ch_6_i [4/5] 7.26ns
getChannel.exit.i.6.i:5  %new_ch_6_i = fadd float %OBRAM_6_load, %accumulator_6_8_i

ST_59: new_ch_7_i [4/5] 7.26ns
getChannel.exit.i.7.i:5  %new_ch_7_i = fadd float %OBRAM_7_load, %accumulator_7_8_i

ST_59: new_ch_8_i [4/5] 7.26ns
getChannel.exit.i.8.i:5  %new_ch_8_i = fadd float %OBRAM_8_load, %accumulator_8_8_i

ST_59: new_ch_9_i [4/5] 7.26ns
getChannel.exit.i.9.i:5  %new_ch_9_i = fadd float %OBRAM_9_load, %accumulator_9_8_i

ST_59: new_ch_i_30 [4/5] 7.26ns
getChannel.exit.i.10.i:5  %new_ch_i_30 = fadd float %OBRAM_10_load, %accumulator_10_8_i

ST_59: new_ch_10_i [4/5] 7.26ns
getChannel.exit.i.11.i:5  %new_ch_10_i = fadd float %OBRAM_11_load, %accumulator_11_8_i

ST_59: new_ch_11_i [4/5] 7.26ns
getChannel.exit.i.12.i:5  %new_ch_11_i = fadd float %OBRAM_12_load, %accumulator_12_8_i

ST_59: new_ch_12_i [4/5] 7.26ns
getChannel.exit.i.13.i:5  %new_ch_12_i = fadd float %OBRAM_13_load, %accumulator_13_8_i

ST_59: new_ch_13_i [4/5] 7.26ns
getChannel.exit.i.14.i:5  %new_ch_13_i = fadd float %OBRAM_14_load, %accumulator_14_8_i

ST_59: new_ch_14_i [4/5] 7.26ns
getChannel.exit.i.15.i:5  %new_ch_14_i = fadd float %OBRAM_15_load, %accumulator_15_8_i


 <State 60>: 7.26ns
ST_60: new_ch_i [3/5] 7.26ns
getChannel.exit.i.0.i:5  %new_ch_i = fadd float %OBRAM_0_load, %accumulator_0_8_i

ST_60: new_ch_1_i [3/5] 7.26ns
getChannel.exit.i.1.i:5  %new_ch_1_i = fadd float %OBRAM_1_load, %accumulator_1_8_i

ST_60: new_ch_2_i [3/5] 7.26ns
getChannel.exit.i.2.i:5  %new_ch_2_i = fadd float %OBRAM_2_load, %accumulator_2_8_i

ST_60: new_ch_3_i [3/5] 7.26ns
getChannel.exit.i.3.i:5  %new_ch_3_i = fadd float %OBRAM_3_load, %accumulator_3_8_i

ST_60: new_ch_4_i [3/5] 7.26ns
getChannel.exit.i.4.i:5  %new_ch_4_i = fadd float %OBRAM_4_load, %accumulator_4_8_i

ST_60: new_ch_5_i [3/5] 7.26ns
getChannel.exit.i.5.i:5  %new_ch_5_i = fadd float %OBRAM_5_load, %accumulator_5_8_i

ST_60: new_ch_6_i [3/5] 7.26ns
getChannel.exit.i.6.i:5  %new_ch_6_i = fadd float %OBRAM_6_load, %accumulator_6_8_i

ST_60: new_ch_7_i [3/5] 7.26ns
getChannel.exit.i.7.i:5  %new_ch_7_i = fadd float %OBRAM_7_load, %accumulator_7_8_i

ST_60: new_ch_8_i [3/5] 7.26ns
getChannel.exit.i.8.i:5  %new_ch_8_i = fadd float %OBRAM_8_load, %accumulator_8_8_i

ST_60: new_ch_9_i [3/5] 7.26ns
getChannel.exit.i.9.i:5  %new_ch_9_i = fadd float %OBRAM_9_load, %accumulator_9_8_i

ST_60: new_ch_i_30 [3/5] 7.26ns
getChannel.exit.i.10.i:5  %new_ch_i_30 = fadd float %OBRAM_10_load, %accumulator_10_8_i

ST_60: new_ch_10_i [3/5] 7.26ns
getChannel.exit.i.11.i:5  %new_ch_10_i = fadd float %OBRAM_11_load, %accumulator_11_8_i

ST_60: new_ch_11_i [3/5] 7.26ns
getChannel.exit.i.12.i:5  %new_ch_11_i = fadd float %OBRAM_12_load, %accumulator_12_8_i

ST_60: new_ch_12_i [3/5] 7.26ns
getChannel.exit.i.13.i:5  %new_ch_12_i = fadd float %OBRAM_13_load, %accumulator_13_8_i

ST_60: new_ch_13_i [3/5] 7.26ns
getChannel.exit.i.14.i:5  %new_ch_13_i = fadd float %OBRAM_14_load, %accumulator_14_8_i

ST_60: new_ch_14_i [3/5] 7.26ns
getChannel.exit.i.15.i:5  %new_ch_14_i = fadd float %OBRAM_15_load, %accumulator_15_8_i


 <State 61>: 7.26ns
ST_61: new_ch_i [2/5] 7.26ns
getChannel.exit.i.0.i:5  %new_ch_i = fadd float %OBRAM_0_load, %accumulator_0_8_i

ST_61: new_ch_1_i [2/5] 7.26ns
getChannel.exit.i.1.i:5  %new_ch_1_i = fadd float %OBRAM_1_load, %accumulator_1_8_i

ST_61: new_ch_2_i [2/5] 7.26ns
getChannel.exit.i.2.i:5  %new_ch_2_i = fadd float %OBRAM_2_load, %accumulator_2_8_i

ST_61: new_ch_3_i [2/5] 7.26ns
getChannel.exit.i.3.i:5  %new_ch_3_i = fadd float %OBRAM_3_load, %accumulator_3_8_i

ST_61: new_ch_4_i [2/5] 7.26ns
getChannel.exit.i.4.i:5  %new_ch_4_i = fadd float %OBRAM_4_load, %accumulator_4_8_i

ST_61: new_ch_5_i [2/5] 7.26ns
getChannel.exit.i.5.i:5  %new_ch_5_i = fadd float %OBRAM_5_load, %accumulator_5_8_i

ST_61: new_ch_6_i [2/5] 7.26ns
getChannel.exit.i.6.i:5  %new_ch_6_i = fadd float %OBRAM_6_load, %accumulator_6_8_i

ST_61: new_ch_7_i [2/5] 7.26ns
getChannel.exit.i.7.i:5  %new_ch_7_i = fadd float %OBRAM_7_load, %accumulator_7_8_i

ST_61: new_ch_8_i [2/5] 7.26ns
getChannel.exit.i.8.i:5  %new_ch_8_i = fadd float %OBRAM_8_load, %accumulator_8_8_i

ST_61: new_ch_9_i [2/5] 7.26ns
getChannel.exit.i.9.i:5  %new_ch_9_i = fadd float %OBRAM_9_load, %accumulator_9_8_i

ST_61: new_ch_i_30 [2/5] 7.26ns
getChannel.exit.i.10.i:5  %new_ch_i_30 = fadd float %OBRAM_10_load, %accumulator_10_8_i

ST_61: new_ch_10_i [2/5] 7.26ns
getChannel.exit.i.11.i:5  %new_ch_10_i = fadd float %OBRAM_11_load, %accumulator_11_8_i

ST_61: new_ch_11_i [2/5] 7.26ns
getChannel.exit.i.12.i:5  %new_ch_11_i = fadd float %OBRAM_12_load, %accumulator_12_8_i

ST_61: new_ch_12_i [2/5] 7.26ns
getChannel.exit.i.13.i:5  %new_ch_12_i = fadd float %OBRAM_13_load, %accumulator_13_8_i

ST_61: new_ch_13_i [2/5] 7.26ns
getChannel.exit.i.14.i:5  %new_ch_13_i = fadd float %OBRAM_14_load, %accumulator_14_8_i

ST_61: new_ch_14_i [2/5] 7.26ns
getChannel.exit.i.15.i:5  %new_ch_14_i = fadd float %OBRAM_15_load, %accumulator_15_8_i


 <State 62>: 7.26ns
ST_62: new_ch_i [1/5] 7.26ns
getChannel.exit.i.0.i:5  %new_ch_i = fadd float %OBRAM_0_load, %accumulator_0_8_i

ST_62: new_ch_1_i [1/5] 7.26ns
getChannel.exit.i.1.i:5  %new_ch_1_i = fadd float %OBRAM_1_load, %accumulator_1_8_i

ST_62: new_ch_2_i [1/5] 7.26ns
getChannel.exit.i.2.i:5  %new_ch_2_i = fadd float %OBRAM_2_load, %accumulator_2_8_i

ST_62: new_ch_3_i [1/5] 7.26ns
getChannel.exit.i.3.i:5  %new_ch_3_i = fadd float %OBRAM_3_load, %accumulator_3_8_i

ST_62: new_ch_4_i [1/5] 7.26ns
getChannel.exit.i.4.i:5  %new_ch_4_i = fadd float %OBRAM_4_load, %accumulator_4_8_i

ST_62: new_ch_5_i [1/5] 7.26ns
getChannel.exit.i.5.i:5  %new_ch_5_i = fadd float %OBRAM_5_load, %accumulator_5_8_i

ST_62: new_ch_6_i [1/5] 7.26ns
getChannel.exit.i.6.i:5  %new_ch_6_i = fadd float %OBRAM_6_load, %accumulator_6_8_i

ST_62: new_ch_7_i [1/5] 7.26ns
getChannel.exit.i.7.i:5  %new_ch_7_i = fadd float %OBRAM_7_load, %accumulator_7_8_i

ST_62: new_ch_8_i [1/5] 7.26ns
getChannel.exit.i.8.i:5  %new_ch_8_i = fadd float %OBRAM_8_load, %accumulator_8_8_i

ST_62: new_ch_9_i [1/5] 7.26ns
getChannel.exit.i.9.i:5  %new_ch_9_i = fadd float %OBRAM_9_load, %accumulator_9_8_i

ST_62: new_ch_i_30 [1/5] 7.26ns
getChannel.exit.i.10.i:5  %new_ch_i_30 = fadd float %OBRAM_10_load, %accumulator_10_8_i

ST_62: new_ch_10_i [1/5] 7.26ns
getChannel.exit.i.11.i:5  %new_ch_10_i = fadd float %OBRAM_11_load, %accumulator_11_8_i

ST_62: new_ch_11_i [1/5] 7.26ns
getChannel.exit.i.12.i:5  %new_ch_11_i = fadd float %OBRAM_12_load, %accumulator_12_8_i

ST_62: new_ch_12_i [1/5] 7.26ns
getChannel.exit.i.13.i:5  %new_ch_12_i = fadd float %OBRAM_13_load, %accumulator_13_8_i

ST_62: new_ch_13_i [1/5] 7.26ns
getChannel.exit.i.14.i:5  %new_ch_13_i = fadd float %OBRAM_14_load, %accumulator_14_8_i

ST_62: new_ch_14_i [1/5] 7.26ns
getChannel.exit.i.15.i:5  %new_ch_14_i = fadd float %OBRAM_15_load, %accumulator_15_8_i


 <State 63>: 2.71ns
ST_63: stg_4714 [1/1] 0.00ns
getChannel.exit.i.0.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4715 [1/1] 2.71ns
getChannel.exit.i.0.i:6  store float %new_ch_i, float* %OBRAM_0_addr_1, align 16

ST_63: stg_4716 [1/1] 0.00ns
getChannel.exit.i.0.i:7  br label %1

ST_63: stg_4717 [1/1] 0.00ns
getChannel.exit.i.1.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4718 [1/1] 2.71ns
getChannel.exit.i.1.i:6  store float %new_ch_1_i, float* %OBRAM_1_addr_1, align 4

ST_63: stg_4719 [1/1] 0.00ns
getChannel.exit.i.1.i:7  br label %2

ST_63: stg_4720 [1/1] 0.00ns
getChannel.exit.i.2.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4721 [1/1] 2.71ns
getChannel.exit.i.2.i:6  store float %new_ch_2_i, float* %OBRAM_2_addr_1, align 8

ST_63: stg_4722 [1/1] 0.00ns
getChannel.exit.i.2.i:7  br label %3

ST_63: stg_4723 [1/1] 0.00ns
getChannel.exit.i.3.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4724 [1/1] 2.71ns
getChannel.exit.i.3.i:6  store float %new_ch_3_i, float* %OBRAM_3_addr_1, align 4

ST_63: stg_4725 [1/1] 0.00ns
getChannel.exit.i.3.i:7  br label %4

ST_63: stg_4726 [1/1] 0.00ns
getChannel.exit.i.4.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4727 [1/1] 2.71ns
getChannel.exit.i.4.i:6  store float %new_ch_4_i, float* %OBRAM_4_addr_1, align 16

ST_63: stg_4728 [1/1] 0.00ns
getChannel.exit.i.4.i:7  br label %5

ST_63: stg_4729 [1/1] 0.00ns
getChannel.exit.i.5.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4730 [1/1] 2.71ns
getChannel.exit.i.5.i:6  store float %new_ch_5_i, float* %OBRAM_5_addr_1, align 4

ST_63: stg_4731 [1/1] 0.00ns
getChannel.exit.i.5.i:7  br label %6

ST_63: stg_4732 [1/1] 0.00ns
getChannel.exit.i.6.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4733 [1/1] 2.71ns
getChannel.exit.i.6.i:6  store float %new_ch_6_i, float* %OBRAM_6_addr_1, align 8

ST_63: stg_4734 [1/1] 0.00ns
getChannel.exit.i.6.i:7  br label %7

ST_63: stg_4735 [1/1] 0.00ns
getChannel.exit.i.7.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4736 [1/1] 2.71ns
getChannel.exit.i.7.i:6  store float %new_ch_7_i, float* %OBRAM_7_addr_1, align 4

ST_63: stg_4737 [1/1] 0.00ns
getChannel.exit.i.7.i:7  br label %8

ST_63: stg_4738 [1/1] 0.00ns
getChannel.exit.i.8.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4739 [1/1] 2.71ns
getChannel.exit.i.8.i:6  store float %new_ch_8_i, float* %OBRAM_8_addr_1, align 16

ST_63: stg_4740 [1/1] 0.00ns
getChannel.exit.i.8.i:7  br label %9

ST_63: stg_4741 [1/1] 0.00ns
getChannel.exit.i.9.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4742 [1/1] 2.71ns
getChannel.exit.i.9.i:6  store float %new_ch_9_i, float* %OBRAM_9_addr_1, align 4

ST_63: stg_4743 [1/1] 0.00ns
getChannel.exit.i.9.i:7  br label %10

ST_63: stg_4744 [1/1] 0.00ns
getChannel.exit.i.10.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4745 [1/1] 2.71ns
getChannel.exit.i.10.i:6  store float %new_ch_i_30, float* %OBRAM_10_addr_1, align 8

ST_63: stg_4746 [1/1] 0.00ns
getChannel.exit.i.10.i:7  br label %11

ST_63: stg_4747 [1/1] 0.00ns
getChannel.exit.i.11.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4748 [1/1] 2.71ns
getChannel.exit.i.11.i:6  store float %new_ch_10_i, float* %OBRAM_11_addr_1, align 4

ST_63: stg_4749 [1/1] 0.00ns
getChannel.exit.i.11.i:7  br label %12

ST_63: stg_4750 [1/1] 0.00ns
getChannel.exit.i.12.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4751 [1/1] 2.71ns
getChannel.exit.i.12.i:6  store float %new_ch_11_i, float* %OBRAM_12_addr_1, align 16

ST_63: stg_4752 [1/1] 0.00ns
getChannel.exit.i.12.i:7  br label %13

ST_63: stg_4753 [1/1] 0.00ns
getChannel.exit.i.13.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4754 [1/1] 2.71ns
getChannel.exit.i.13.i:6  store float %new_ch_12_i, float* %OBRAM_13_addr_1, align 4

ST_63: stg_4755 [1/1] 0.00ns
getChannel.exit.i.13.i:7  br label %14

ST_63: stg_4756 [1/1] 0.00ns
getChannel.exit.i.14.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4757 [1/1] 2.71ns
getChannel.exit.i.14.i:6  store float %new_ch_13_i, float* %OBRAM_14_addr_1, align 8

ST_63: stg_4758 [1/1] 0.00ns
getChannel.exit.i.14.i:7  br label %15

ST_63: stg_4759 [1/1] 0.00ns
getChannel.exit.i.15.i:0  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [32 x float]* @OBRAM_1, [32 x float]* @OBRAM_2, [32 x float]* @OBRAM_3, [32 x float]* @OBRAM_4, [32 x float]* @OBRAM_5, [32 x float]* @OBRAM_6, [32 x float]* @OBRAM_7, [32 x float]* @OBRAM_8, [32 x float]* @OBRAM_9, [32 x float]* @OBRAM_10, [32 x float]* @OBRAM_11, [32 x float]* @OBRAM_12, [32 x float]* @OBRAM_13, [32 x float]* @OBRAM_14, [32 x float]* @OBRAM_15, [1 x i8]* @p_str1804, [13 x i8]* @p_str18065693, [1 x i8]* @p_str1804, i32 2, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804, [1 x i8]* @p_str1804)

ST_63: stg_4760 [1/1] 2.71ns
getChannel.exit.i.15.i:6  store float %new_ch_14_i, float* %OBRAM_15_addr_1, align 4

ST_63: stg_4761 [1/1] 0.00ns
getChannel.exit.i.15.i:7  br label %16


 <State 64>: 0.00ns
ST_64: stg_4762 [1/1] 0.00ns
.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
