   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "xmc_eth_mac.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.XMC_ETH_MAC_Reset,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	XMC_ETH_MAC_Reset:
  25              	.LFB128:
  26              	 .file 1 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex\\Libraries\\XMCLib\\inc/xmc_eth_mac.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @file xmc_eth_mac.h
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @date 2015-10-27
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @cond
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  **************************************************************************************************
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * XMClib v2.1.2 - XMC Peripheral Driver Library 
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Copyright (c) 2015, Infineon Technologies AG
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * All rights reserved.                        
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *                                             
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * following conditions are met:   
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *                                                                              
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * disclaimer.                        
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * 
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * 
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * products derived from this software without specific prior written permission.                  
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *                                                                              
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *                                                                              
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  **************************************************************************************************
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Change History
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * --------------
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * 2015-06-20:
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *     - Initial <br>
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @endcond
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @addtogroup XMClib XMC Peripheral Library
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @{
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @addtogroup ETH_MAC
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @brief Ethernet Low level driver for XMC4000 microcontroller family.
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The Ethernet MAC (ETH) is a major communication peripheral that supports 10/100
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * MBit/s data transfer rates in compliance with the IEEE 802.3-2002 standard. The ETH
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * may be used to implement internet connected applications using IPv4 and IPv6. The
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH also includes support for IEEE1588 time synchronisation to allow implementation
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * of Real Time Ethernet protocols.
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The XMC_ETH_MAC low level driver provides functions to configure and initialize
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * the ETH_MAC hardware peripheral.
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @{
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #ifndef XMC_ETH_MAC_H
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #define XMC_ETH_MAC_H
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**************************************************************************************************
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * HEADER FILES
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  **************************************************************************************************
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #include "xmc_common.h"
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #if defined (ETH0)
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #include "xmc_eth_mac_map.h"
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**************************************************************************************************
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * MACROS
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  **************************************************************************************************
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #define XMC_ETH_MAC_BUF_SIZE           (1518)     /**< ETH MAC buffer size */
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #define XMC_ETH_MAC_PHY_MAX_RETRIES    (0xffffUL) /**< Maximum retries */
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #define XMC_ETH_WAKEUP_REGISTER_LENGTH (8U)       /**< Remote wakeup frame reg length */
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**************************************************************************************************
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ENUMS
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  **************************************************************************************************
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Ethernet MAC status return values
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_MAC_STATUS
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_STATUS_OK    = 0U, /**< Driver accepted application request */
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_STATUS_BUSY  = 1U, /**< Driver is busy and cannot handle request */
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_STATUS_ERROR = 2U  /**< Driver could not fulfil application request */
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_STATUS_t;
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Transmission frame
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_MAC_TX_FRAME
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TX_FRAME_FRAGMENT  = 0x1U, /**< Indicate frame fragment */
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TX_FRAME_EVENT     = 0x2U, /**< Generate event when frame is transmitted */
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TX_FRAME_TIMESTAMP = 0x4U  /**< Capture frame time stamp */
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_TX_FRAME_t;
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH MAC event
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_MAC_EVENT
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_PMT = ETH_INTERRUPT_MASK_PMTIM_Msk << 16,        /**< Power management event */
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_TIMESTAMP = ETH_INTERRUPT_MASK_TSIM_Msk << 16,   /**< Time stamp event */
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_EARLY_RECEIVE = ETH_STATUS_ERI_Msk,              /**< Early receive */
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_BUS_ERROR = ETH_STATUS_FBI_Msk,                  /**< Bus error */
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_EARLY_TRANSMIT = ETH_STATUS_ETI_Msk,             /**< Early transmit */
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_RECEIVE_WATCHDOG_TIMEOUT = ETH_STATUS_RWT_Msk,   /**< Receive watchdog time-out
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_RECEIVE_PROCESS_STOPPED = ETH_STATUS_RPS_Msk,    /**< Receive process stopped *
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_RECEIVE_BUFFER_UNAVAILABLE = ETH_STATUS_RU_Msk,  /**< Receive buffer unavailabl
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_RECEIVE = ETH_STATUS_RI_Msk,                     /**< Receive event */
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_TRANSMIT_UNDERFLOW = ETH_STATUS_UNF_Msk,         /**< Transmit underflow */
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_RECEIVE_OVERFLOW = ETH_STATUS_OVF_Msk,           /**< Receive overflow */
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_TRANSMIT_JABBER_TIMEOUT = ETH_STATUS_TJT_Msk,    /**< Transmit jabber time-out 
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_TRANSMIT_BUFFER_UNAVAILABLE = ETH_STATUS_TU_Msk, /**< Transmit buffer unavailab
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_TRANSMIT_PROCESS_STOPPED = ETH_STATUS_TPS_Msk,   /**< Transmit process stopped 
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_EVENT_TRANSMIT = ETH_STATUS_TI_Msk                     /**< Transmit event */
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_EVENT_t;
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Link interface
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_LINK_INTERFACE
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_INTERFACE_MII, /**< Link interface: Media independent interface */
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_INTERFACE_RMII /**< Link interface: Reduced media independent interface */
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_LINK_INTERFACE_t;
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH link status
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_LINK_STATUS
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_STATUS_DOWN, /**< Link status down */
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_STATUS_UP    /**< Link status up */
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_LINK_STATUS_t;
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH link speed
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_LINK_SPEED
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_SPEED_10M  = 0UL << ETH_MAC_CONFIGURATION_FES_Pos, /**< Link speed: 10M */
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_SPEED_100M = 1UL << ETH_MAC_CONFIGURATION_FES_Pos  /**< Link speed: 100M */
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_LINK_SPEED_t;
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH duplex settings (full/half?)
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_LINK_DUPLEX
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_DUPLEX_HALF = 0UL << ETH_MAC_CONFIGURATION_DM_Pos, /**< Half duplex */
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_LINK_DUPLEX_FULL = 1UL << ETH_MAC_CONFIGURATION_DM_Pos  /**< Full duplex */
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_LINK_DUPLEX_t;
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * MAC address filter
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_MAC_ADDR_FILTER
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE0 = 0x01000000UL, /**< Address filter mask: byte 0 */
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE1 = 0x02000000UL, /**< Address filter mask: byte 1 */
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE2 = 0x04000000UL, /**< Address filter mask: byte 2 */
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE3 = 0x08000000UL, /**< Address filter mask: byte 3 */
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE4 = 0x10000000UL, /**< Address filter mask: byte 4 */
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_ADDR_FILTER_MASK_BYTE5 = 0x20000000UL, /**< Address filter mask: byte 5 */
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_ADDR_FILTER_SA         = 0x40000000UL  /**< Address filter SA */
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_ADDR_FILTER_t;
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Power management events that triggers a PMT interrupt
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_MAC_PMT_EVENT
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_PMT_EVENT_ON_WAKEUP_FRAME         = ETH_PMT_CONTROL_STATUS_RWKPKTEN_Msk,  /**< Wakeup
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_PMT_EVENT_ON_MAGIC_PACKET         = ETH_PMT_CONTROL_STATUS_MGKPKTEN_Msk,  /**< Magic 
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_PMT_EVENT_ON_UNICAST_FRAME_FILTER = ETH_PMT_CONTROL_STATUS_GLBLUCAST_Msk  /**< Unicas
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_PMT_EVENT_t;
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH MAC time-stamp configuration enable
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef enum XMC_ETH_MAC_TIMESTAMP_CONFIG
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TIMESTAMP_CONFIG_FINE_UPDATE = ETH_TIMESTAMP_CONTROL_TSCFUPDT_Msk,             /**< F
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_ALL_FRAMES = ETH_TIMESTAMP_CONTROL_TSENALL_Msk,        /**< E
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTPV2 = ETH_TIMESTAMP_CONTROL_TSVER2ENA_Msk,           /**< P
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_ETHERNET = ETH_TIMESTAMP_CONTROL_TSIPENA_Msk, /**< P
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_IPV6 = ETH_TIMESTAMP_CONTROL_TSIPV6ENA_Msk,   /**< P
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_PTP_OVER_IPV4 = ETH_TIMESTAMP_CONTROL_TSIPV4ENA_Msk,   /**< P
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_TIMESTAMP_CONFIG_ENABLE_MAC_ADDRESS_FILTER = ETH_TIMESTAMP_CONTROL_TSENMACADDR_Msk /*
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_TIMESTAMP_CONFIG_t;
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**************************************************************************************************
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * DATA STRUCTURES
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  **************************************************************************************************
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /* Anonymous structure/union guard start */
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #if defined (__CC_ARM)
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #pragma push
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #pragma anon_unions
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #elif defined (__TASKING__)
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #pragma warning 586
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #endif
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH MAC port control
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef union XMC_ETH_MAC_PORT_CTRL
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   struct
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   {
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t rxd0: 2;     /**< Receive data bit 0 (::XMC_ETH_MAC_PORT_CTRL_RXD0_t) */
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t rxd1: 2;     /**< Receive data bit 1 (::XMC_ETH_MAC_PORT_CTRL_RXD1_t) */
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t rxd2: 2;     /**< Receive data bit 2 (only MII) (::XMC_ETH_MAC_PORT_CTRL_RXD2_t) */
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t rxd3: 2;     /**< Receive data bit 3 (only MII) (::XMC_ETH_MAC_PORT_CTRL_RXD3_t) */
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t clk_rmii: 2; /**< RMII: Continuous 50 MHz reference clock.
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****                                MII: Receive clock, 25 MHz for 100Mbit/s, 2.5 MHz for 10Mbit/s
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****                                (::XMC_ETH_MAC_PORT_CTRL_CLK_RMII_t) */
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t crs_dv: 2;   /**< RMII: carrier sense/RX_Data valid. MII: RX_Data valid (::XMC_ETH_MAC
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t crs: 2;      /**< Carrier sense for only MII (::XMC_ETH_MAC_PORT_CTRL_CRS_t) */
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t rxer: 2;     /**< Receive error (::XMC_ETH_MAC_PORT_CTRL_RXER_t) */
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t col: 2;      /**< Collision Detect for only MII (::XMC_ETH_MAC_PORT_CTRL_COL_t) */
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t clk_tx: 2;   /**< Transmit clock (only MII), 25 MHz for 100Mbit/s, 2.5 MHz for 10Mbit/
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t: 2;          /**< Reserved bits */
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t mdio: 2;     /**< Bidirectional, push-pull management data I/O line (::XMC_ETH_MAC_POR
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t: 2;          /**< Reserved bits */
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****     uint32_t mode: 1;     /**< RMII or MII (::XMC_ETH_MAC_PORT_CTRL_MODE_t) */
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   };
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t raw;
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_PORT_CTRL_t;
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH MAC DMA descriptor
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef struct XMC_ETH_MAC_DMA_DESC
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t status;                 /**< DMA descriptor status */
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t length;                 /**< Descriptor length */
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t buffer1;                /**< Buffer 1 */
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t buffer2;                /**< Buffer 2 */
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t extended_status;        /**< Extended status */
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t reserved;               /**< Reserved */
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t time_stamp_seconds;     /**< Time stamp low */
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t time_stamp_nanoseconds; /**< Time stamp high */
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_DMA_DESC_t;
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH MAC time
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef struct XMC_ETH_MAC_TIME
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   int32_t nanoseconds;
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint32_t seconds;
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_TIME_t;
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * ETH driver structure
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** typedef struct XMC_ETH_MAC
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   ETH_GLOBAL_TypeDef *regs;        /**< ETH module 0 (now, we have a single ETH module) */
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint64_t address;              /**< MAC address */
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_DMA_DESC_t *rx_desc; /**< DMA descriptor: RX */
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   XMC_ETH_MAC_DMA_DESC_t *tx_desc; /**< DMA descriptor: TX */
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t *rx_buf;                /**< RX buffer */
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t *tx_buf;                /**< TX buffer */
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t *frame_end;              /**< End of assembled frame fragments */
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t num_rx_buf;              /**< How many RX descriptors? */
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t num_tx_buf;              /**< How many TX descriptors? */
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t tx_index;                /**< Transmit descriptor index */
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t rx_index;                /**< Receive descriptor index */
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   uint8_t tx_ts_index;             /**< Transmit time-stamp descriptor index */
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** } XMC_ETH_MAC_t;
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /* Anonymous structure/union guard end */
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #if defined (__CC_ARM)
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #pragma pop
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #elif defined (__TASKING__)
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #pragma warning restore
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #endif
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**************************************************************************************************
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * API PROTOTYPES
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  **************************************************************************************************
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #ifdef __cplusplus
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** extern "C" {
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** #endif
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return XMC_ETH_MAC_STATUS_t Initialization status
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Initialize the Ethernet MAC peripheral <br>
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function sets the link speed, applies the duplex mode, sets auto-negotiation
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * and loop-back settings.
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_Init(XMC_ETH_MAC_t *const eth_mac);
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return None
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Initialize the RX DMA descriptors <br>
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function initializes the RX descriptors in a chained configuration. It sets
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * up the status bit, control bit, buffer length and the buffer pointer.
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** void XMC_ETH_MAC_InitRxDescriptors(XMC_ETH_MAC_t *const eth_mac);
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return None
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Initialize the TX DMA descriptors <br>
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function initializes the TX descriptors in a chained configuration. It sets
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * up the status bit, control bit, buffer length and the buffer pointer.
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** void XMC_ETH_MAC_InitTxDescriptors(XMC_ETH_MAC_t *const eth_mac);
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return None
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Enable the Ethernet MAC peripheral <br>
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function de-asserts the peripheral reset.
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** void XMC_ETH_MAC_Enable(XMC_ETH_MAC_t *const eth_mac);
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return None
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Disable the Ethernet MAC peripheral <br>
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function asserts the peripheral reset.
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** void XMC_ETH_MAC_Disable(XMC_ETH_MAC_t *const eth_mac);
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return bool
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Check if the ETH MAC is enabled <br>
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function checks if the ETH MAC is enabled or not. It returns "true" if the
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * peripheral is enabled, "false" otherwise.
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** bool XMC_ETH_MAC_IsEnabled(const XMC_ETH_MAC_t *const eth_mac);
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return None
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Reset the ETH MAC peripheral <br>
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function resets the ETH MAC peripheral. It blocks until reset.
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** __STATIC_INLINE void XMC_ETH_MAC_Reset(XMC_ETH_MAC_t *const eth_mac)
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
  27              	 .loc 1 393 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   eth_mac->regs->BUS_MODE |= (uint32_t)ETH_BUS_MODE_SWR_Msk;
  43              	 .loc 1 394 0
  44 0008 7B68     	 ldr r3,[r7,#4]
  45 000a 1B68     	 ldr r3,[r3]
  46 000c 7A68     	 ldr r2,[r7,#4]
  47 000e 1268     	 ldr r2,[r2]
  48 0010 02F58052 	 add r2,r2,#4096
  49 0014 1268     	 ldr r2,[r2]
  50 0016 42F00102 	 orr r2,r2,#1
  51 001a 03F58053 	 add r3,r3,#4096
  52 001e 1A60     	 str r2,[r3]
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   while ((eth_mac->regs->BUS_MODE & (uint32_t)ETH_BUS_MODE_SWR_Msk) != 0U)
  53              	 .loc 1 395 0
  54 0020 00BF     	 nop
  55              	.L2:
  56              	 .loc 1 395 0 is_stmt 0 discriminator 1
  57 0022 7B68     	 ldr r3,[r7,#4]
  58 0024 1B68     	 ldr r3,[r3]
  59 0026 03F58053 	 add r3,r3,#4096
  60 002a 1B68     	 ldr r3,[r3]
  61 002c 03F00103 	 and r3,r3,#1
  62 0030 002B     	 cmp r3,#0
  63 0032 F6D1     	 bne .L2
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   {
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   }
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** }
  64              	 .loc 1 398 0 is_stmt 1
  65 0034 0C37     	 adds r7,r7,#12
  66              	.LCFI3:
  67              	 .cfi_def_cfa_offset 4
  68 0036 BD46     	 mov sp,r7
  69              	.LCFI4:
  70              	 .cfi_def_cfa_register 13
  71              	 
  72 0038 5DF8047B 	 ldr r7,[sp],#4
  73              	.LCFI5:
  74              	 .cfi_restore 7
  75              	 .cfi_def_cfa_offset 0
  76 003c 7047     	 bx lr
  77              	 .cfi_endproc
  78              	.LFE128:
  80 003e 00BF     	 .section .text.XMC_ETH_MAC_SetAddress,"ax",%progbits
  81              	 .align 2
  82              	 .thumb
  83              	 .thumb_func
  85              	XMC_ETH_MAC_SetAddress:
  86              	.LFB130:
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param phy_addr PHY address
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param reg_addr Register address
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param data The destination to which the read data needs to be copied to
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return XMC_ETH_MAC_STATUS_t ETH MAC status
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Read a PHY register <br>
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function reads a PHY register. It essentially polls busy bit during max
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * PHY_TIMEOUT time and reads the information into 'data' when not busy.
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_ReadPhy(XMC_ETH_MAC_t *const eth_mac, uint8_t phy_addr, uint8_t re
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param phy_addr PHY address
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param reg_addr Register address
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param data The data to write
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return XMC_ETH_MAC_STATUS_t ETH MAC status
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 423:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 424:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Write a PHY register <br>
 425:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 426:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function reads a PHY register. It essentially writes the data and polls
 428:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * the busy bit until it is no longer busy.
 429:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 430:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_WritePhy(XMC_ETH_MAC_t *const eth_mac, uint8_t phy_addr, uint8_t r
 431:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 432:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 433:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 434:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param port_ctrl Port control configuration
 435:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return None
 436:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 437:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 438:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Set port control configuration <br>
 439:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 440:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 441:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function sets the port control by writing the configuration into the
 442:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * CON register.
 443:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 444:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \note
 445:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * MII Mode is only available in:
 446:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * - XMC4500 LQFP144 and BGA144 packages
 447:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * - XMC4700 LQFP144 and BGA196 packages
 448:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * - XMC4800 LQFP144 and BGA196 packages
 449:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 450:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 451:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** __STATIC_INLINE void XMC_ETH_MAC_SetPortControl(XMC_ETH_MAC_t *const eth_mac, const XMC_ETH_MAC_POR
 452:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
 453:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   ETH0_CON->CON = (uint32_t)port_ctrl.raw;
 454:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** }
 455:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 456:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 457:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 458:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return XMC_ETH_MAC_STATUS_t ETH MAC status
 459:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 460:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 461:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Set management clock divider <br>
 462:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 463:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 464:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function sets the management clock divider by writing to the GMII_ADDRESS
 465:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * register.
 466:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 467:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_SetManagmentClockDivider(XMC_ETH_MAC_t *const eth_mac);
 468:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** 
 469:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** /**
 470:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param eth_mac A constant pointer to XMC_ETH_MAC_t, pointing to the ETH MAC base address
 471:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @param addr The MAC address to set
 472:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * @return None
 473:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 474:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par<b>Description: </b><br>
 475:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * Set MAC address <br>
 476:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  *
 477:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * \par
 478:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * The function sets the MAC address by writing to the MAC_ADDRESS0_HIGH and
 479:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  * MAC_ADDRESS0_LOW registers.
 480:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****  */
 481:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** __STATIC_INLINE void XMC_ETH_MAC_SetAddress(XMC_ETH_MAC_t *const eth_mac, uint64_t addr)
 482:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** {
  87              	 .loc 1 482 0
  88              	 .cfi_startproc
  89              	 
  90              	 
  91              	 
  92 0000 B0B4     	 push {r4,r5,r7}
  93              	.LCFI6:
  94              	 .cfi_def_cfa_offset 12
  95              	 .cfi_offset 4,-12
  96              	 .cfi_offset 5,-8
  97              	 .cfi_offset 7,-4
  98 0002 85B0     	 sub sp,sp,#20
  99              	.LCFI7:
 100              	 .cfi_def_cfa_offset 32
 101 0004 00AF     	 add r7,sp,#0
 102              	.LCFI8:
 103              	 .cfi_def_cfa_register 7
 104 0006 F860     	 str r0,[r7,#12]
 105 0008 C7E90023 	 strd r2,[r7]
 483:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   eth_mac->regs->MAC_ADDRESS0_HIGH = (uint32_t)(addr >> 32);
 106              	 .loc 1 483 0
 107 000c FB68     	 ldr r3,[r7,#12]
 108 000e 1968     	 ldr r1,[r3]
 109 0010 D7E90023 	 ldrd r2,[r7]
 110 0014 1C00     	 movs r4,r3
 111 0016 0025     	 movs r5,#0
 112 0018 2346     	 mov r3,r4
 113 001a 0B64     	 str r3,[r1,#64]
 484:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h ****   eth_mac->regs->MAC_ADDRESS0_LOW = (uint32_t)addr;
 114              	 .loc 1 484 0
 115 001c FB68     	 ldr r3,[r7,#12]
 116 001e 1B68     	 ldr r3,[r3]
 117 0020 3A68     	 ldr r2,[r7]
 118 0022 5A64     	 str r2,[r3,#68]
 485:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc_eth_mac.h **** }
 119              	 .loc 1 485 0
 120 0024 1437     	 adds r7,r7,#20
 121              	.LCFI9:
 122              	 .cfi_def_cfa_offset 12
 123 0026 BD46     	 mov sp,r7
 124              	.LCFI10:
 125              	 .cfi_def_cfa_register 13
 126              	 
 127 0028 B0BC     	 pop {r4,r5,r7}
 128              	.LCFI11:
 129              	 .cfi_restore 7
 130              	 .cfi_restore 5
 131              	 .cfi_restore 4
 132              	 .cfi_def_cfa_offset 0
 133 002a 7047     	 bx lr
 134              	 .cfi_endproc
 135              	.LFE130:
 137              	 .section .text.XMC_SCU_CLOCK_GetSystemClockFrequency,"ax",%progbits
 138              	 .align 2
 139              	 .thumb
 140              	 .thumb_func
 142              	XMC_SCU_CLOCK_GetSystemClockFrequency:
 143              	.LFB192:
 144              	 .file 2 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex\\Libraries\\XMCLib\\inc/xmc4_scu.h"
   1:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
   2:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @file xmc4_scu.h
   3:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @date 2015-10-27
   4:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
   5:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @cond
   6:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   *************************************************************************************************
   7:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMClib v2.1.2 - XMC Peripheral Driver Library 
   8:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
   9:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Copyright (c) 2015, Infineon Technologies AG
  10:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * All rights reserved.                        
  11:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                             
  12:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * following conditions are met:   
  14:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                                                              
  15:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * disclaimer.                        
  17:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
  18:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
  21:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * products derived from this software without specific prior written permission.                  
  23:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                                                              
  24:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                                                                              
  32:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
  35:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
  36:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Change History
  37:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * --------------
  38:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
  39:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 2015-06-20:
  40:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *     - Initial version
  41:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *     - Documentation improved
  42:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *      
  43:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @endcond 
  44:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
  45:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
  46:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  47:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #ifndef XMC4_SCU_H
  48:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC4_SCU_H
  49:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  50:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
  51:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * HEADER FILES
  52:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
  53:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  54:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #include "xmc_common.h"
  55:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  56:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if UC_FAMILY == XMC4
  57:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  58:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
  59:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  60:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @{
  61:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
  62:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
  63:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
  64:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @addtogroup SCU
  65:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @{
  66:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
  67:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  68:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
  69:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * MACROS
  70:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
  71:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_8MHZ (1U)
  72:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_8MHZ (89U)
  73:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_8MHZ (2U)
  74:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  75:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_12MHZ (1U)
  76:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_12MHZ (79U)
  77:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_12MHZ (3U)
  78:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  79:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_PDIV_XTAL_16MHZ (1U)
  80:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_NDIV_XTAL_16MHZ (59U)
  81:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define PLL_K2DIV_XTAL_16MHZ (3U)
  82:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
  83:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_WDT_WARN           SCU_INTERRUPT_SRSTAT_PRWARN_Msk /**< Watchdog pr
  84:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_PERIODIC       SCU_INTERRUPT_SRSTAT_PI_Msk     /**< RTC periodi
  85:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTC_ALARM          SCU_INTERRUPT_SRSTAT_AI_Msk     /**< RTC alarm e
  86:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_DLR_OVERRUN        SCU_INTERRUPT_SRSTAT_DLROVR_Msk /**< DLR overrun
  87:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCR_Msk)
  88:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCR_UPDATED     SCU_INTERRUPT_SRSTAT_LPACCR_Msk /**< LPAC Contro
  89:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  90:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH0_Msk)
  91:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH0_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH0_Msk /**< LPAC Thres
  92:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  93:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACTH1_Msk)
  94:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACTH1_UPDATED    SCU_INTERRUPT_SRSTAT_LPACTH1_Msk  /**< LPAC Thre
  95:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  96:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACST_Msk)
  97:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACST_UPDATED     SCU_INTERRUPT_SRSTAT_LPACST_Msk  /**< LPAC Statu
  98:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
  99:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACCLR_Msk)
 100:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACCLR_UPDATED    SCU_INTERRUPT_SRSTAT_LPACCLR_Msk /**< LPAC event
 101:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 102:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_LPACSET_Msk)
 103:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_LPACSET_UPDATED    SCU_INTERRUPT_SRSTAT_LPACSET_Msk /**< LPAC event
 104:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 105:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTST_Msk)
 106:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTST_UPDATED     SCU_INTERRUPT_SRSTAT_HINTST_Msk /**< HIB HINTST 
 107:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 108:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTCLR_Msk)
 109:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTCLR_UPDATED    SCU_INTERRUPT_SRSTAT_HINTCLR_Msk /**< HIB HINTCL
 110:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 111:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_INTERRUPT_SRSTAT_HINTSET_Msk)
 112:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HINTSET_UPDATED    SCU_INTERRUPT_SRSTAT_HINTSET_Msk /**< HIB HINTSE
 113:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 114:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSTAT_UPDATED     SCU_INTERRUPT_SRSTAT_HDSTAT_Msk /**< HIB HDSTAT 
 115:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCLR_UPDATED      SCU_INTERRUPT_SRSTAT_HDCLR_Msk /**< HIB HDCLR re
 116:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDSET_UPDATED      SCU_INTERRUPT_SRSTAT_HDSET_Msk /**< HIB HDSET re
 117:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_HDCR_UPDATED       SCU_INTERRUPT_SRSTAT_HDCR_Msk /**< HIB HDCR regi
 118:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCSICTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCSICTRL_Msk /**< HIB OSCS
 119:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULSTAT_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULSTAT_Msk /**< HIB OSCU
 120:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_OSCULCTRL_UPDATED  SCU_INTERRUPT_SRSTAT_OSCULCTRL_Msk /**< HIB OSCU
 121:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCCTR_UPDATED     SCU_INTERRUPT_SRSTAT_RTC_CTR_Msk /**< HIB RTCCTR
 122:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM0_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM0_Msk /**< HIB RTCA
 123:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCATIM1_UPDATED   SCU_INTERRUPT_SRSTAT_RTC_ATIM1_Msk /**< HIB RTCA
 124:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM0_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM0_Msk /**< HIB TIM0 
 125:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RTCTIM1_UPDATED    SCU_INTERRUPT_SRSTAT_RTC_TIM1_Msk /**< HIB TIM1 
 126:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #define XMC_SCU_INTERRUPT_EVENT_RMX_UPDATED        SCU_INTERRUPT_SRSTAT_RMX_Msk /**< HIB RMX regist
 127:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 128:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
 129:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * ENUMS
 130:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
 131:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 132:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines Capture/Compare unit timer slice trigger, that enables synchronous start function avail
 133:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  CCUCON register. Use type \a XMC_SCU_CCU_TRIGGER_t for accessing these enum parameters.
 134:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 135:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CCU_TRIGGER
 136:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 137:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU40)
 138:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU40 = SCU_GENERAL_CCUCON_GSC40_Msk, /**< Trigger mask used for Global Start
 139:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU40 peripheral. */
 140:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 141:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU41)
 142:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU41 = SCU_GENERAL_CCUCON_GSC41_Msk, /**< Trigger mask used for Global Start
 143:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU41 peripheral. */
 144:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 145:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU42)
 146:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU42 = SCU_GENERAL_CCUCON_GSC42_Msk, /**< Trigger mask used for Global Start
 147:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU42 peripheral. */
 148:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 149:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU43)
 150:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU43 = SCU_GENERAL_CCUCON_GSC43_Msk, /**< Trigger mask used for Global Start
 151:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU43 peripheral. */
 152:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 153:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU80)
 154:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU80 = SCU_GENERAL_CCUCON_GSC80_Msk, /**< Trigger mask used for Global Start
 155:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU80 peripheral. */
 156:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 157:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU81)
 158:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CCU_TRIGGER_CCU81 = SCU_GENERAL_CCUCON_GSC81_Msk /**< Trigger mask used for Global Start 
 159:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  CCU41 peripheral. */
 160:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 161:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CCU_TRIGGER_t;
 162:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 163:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 164:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations representing the status of trap cause. The cause of the trap gets automati
 165:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  the \a TRAPSTAT register and can be checked by user software to determine the state of the syst
 166:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  purpose. 
 167:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_TRAP_t for accessing these enum parameters.
 168:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 169:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_TRAP 
 170:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 171:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_OSC_WDG      = SCU_TRAP_TRAPSTAT_SOSCWDGT_Msk, /**< OSC_HP Oscillator Watchdog trap.
 172:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_VCO_LOCK     = SCU_TRAP_TRAPSTAT_SVCOLCKT_Msk, /**< PLL loss of lock trap. */
 173:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_USB_VCO_LOCK = SCU_TRAP_TRAPSTAT_UVCOLCKT_Msk, /**< USB PLL loss of lock trap. */ 
 174:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_PARITY_ERROR = SCU_TRAP_TRAPSTAT_PET_Msk,      /**< Memory Parity error trap. */  
 175:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_BROWNOUT     = SCU_TRAP_TRAPSTAT_BRWNT_Msk,    /**< Brownout trap. */ 
 176:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_ULP_WDG      = SCU_TRAP_TRAPSTAT_ULPWDGT_Msk,  /**< Unstable 32KHz clock trap. */ 
 177:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE0  = SCU_TRAP_TRAPSTAT_BWERR0T_Msk,  /**< Bad memory access of peripherals
 178:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_PER_BRIDGE1  = SCU_TRAP_TRAPSTAT_BWERR1T_Msk,  /**< Bad memory access of peripherals
 179:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPHIT_Msk)
 180:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_HIGH = SCU_TRAP_TRAPSTAT_TEMPHIT_Msk,  /**< Die temperature higher than expe
 181:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 182:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_TRAP_TRAPSTAT_TEMPLOT_Msk)
 183:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_DIETEMP_LOW  = SCU_TRAP_TRAPSTAT_TEMPLOT_Msk,  /**< Die temperature lower than expec
 184:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 185:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)
 186:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_TRAP_ECAT_PARITY_ERROR = SCU_TRAP_TRAPSTAT_ECAT0RST_Msk, /**< EtherCat Reset */ 
 187:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 188:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_TRAP_t;
 189:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 190:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 191:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations for different parity event generating modules that in turn generate a trap
 192:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Parity can be enabled with \a PETE register in order to get the trap flag reflected in \a TRAPR
 193:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  configure parity error trap generation mechanism bits of \a PETE register.
 194:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PETE register.
 195:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PARITY_t for accessing these enum parameters.
 196:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 197:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_PARITY
 198:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 199:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_PSRAM_MEM  = SCU_PARITY_PEEN_PEENPS_Msk,   /**< Program SRAM parity error trap. */
 200:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM1_MEM = SCU_PARITY_PEEN_PEENDS1_Msk,  /**< Data SRAM-1 parity error trap. */ 
 201:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_DSRAM2_MEM)
 202:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_DSRAM2_MEM = SCU_PARITY_PEEN_PEENDS2_Msk,  /**< Data SRAM-2 parity error trap. */ 
 203:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 204:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC0_MEM  = SCU_PARITY_PEEN_PEENU0_Msk,   /**< USIC0 memory parity error trap. */
 205:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC1_MEM)
 206:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC1_MEM  = SCU_PARITY_PEEN_PEENU1_Msk,   /**< USIC1 memory parity error trap. */
 207:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 208:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(XMC_SCU_PARITY_USIC2_MEM)
 209:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USIC2_MEM  = SCU_PARITY_PEEN_PEENU2_Msk,   /**< USIC2 memory parity error trap. */
 210:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 211:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_MCAN_MEM   = SCU_PARITY_PEEN_PEENMC_Msk,   /**< CAN memory parity error trap. */
 212:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_PMU_MEM    = SCU_PARITY_PEEN_PEENPPRF_Msk, /**< PMU Prefetch memory parity error t
 213:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_USB_MEM    = SCU_PARITY_PEEN_PEENUSB_Msk,  /**< USB memory parity error trap. */ 
 214:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0TX_Msk)
 215:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_TXMEM  = SCU_PARITY_PEEN_PEENETH0TX_Msk, /**< Ethernet transmit memory parity 
 216:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 217:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENETH0RX_Msk)
 218:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_ETH_RXMEM  = SCU_PARITY_PEEN_PEENETH0RX_Msk, /**< Ethernet receive memory parity e
 219:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 220:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD0_Msk)
 221:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM0 = SCU_PARITY_PEEN_PEENSD0_Msk, /**< SDMMC Memory-0 parity error trap. *
 222:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 223:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SCU_PARITY_PEEN_PEENSD1_Msk)
 224:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PARITY_SDMMC_MEM1 = SCU_PARITY_PEEN_PEENSD1_Msk, /**< SDMMC Memory-1 parity error trap. *
 225:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 226:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_PARITY_t;
 227:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 228:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 229:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines the different causes for last reset. The cause of the last reset gets automatically sto
 230:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  the \a SCU_RSTSTAT register and can be checked by user software to determine the state of the s
 231:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  purpose. All the enum items are tabulated as per bits present in \a SCU_RSTSTAT register.
 232:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_RESET_REASON_t for accessing these enum parameters.
 233:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 234:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_RESET_REASON
 235:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 236:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PORST        = (1UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 237:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SWD          = (2UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Ser
 238:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PV           = (4UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Pow
 239:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_SW           = (8UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Sof
 240:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_LOCKUP       = (16UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to re
 241:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_WATCHDOG     = (32UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to Wa
 242:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << SCU_RESET_RSTSTAT_RSTSTAT_Pos), /**< Reset due to r
 243:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_RESET_REASON_t;
 244:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 245:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 246:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations for events which can lead to interrupt. These enumeration values represent
 247:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * status of one of the bits in \a SRSTAT register. 
 248:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_INTERRUPT_EVENT_t for accessing these enum parameters.
 249:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 250:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
 251:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 252:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
 253:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 254:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumeration for the events that can generate non maskable interrupt(NMI).
 255:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  The NMI generation can be enabled with \a NMIREQEN register. The event will be reflected in \a 
 256:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  mirrored in the TRAPSTAT register. These enums can be used to configure NMI request generation 
 257:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  NMIREQEN register.  Once configured, these events can generate non maskable interrupt.
 258:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a NMIREQEN register.
 259:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_NMIREQ_t for accessing these enum parameters.
 260:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 261:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_NMIREQ
 262:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 263:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_WDT_WARN = SCU_INTERRUPT_NMIREQEN_PRWARN_Msk, /**< Watchdog timer Pre-Warning even
 264:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_PI   = SCU_INTERRUPT_NMIREQEN_PI_Msk,     /**< RTC Periodic event */ 
 265:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_RTC_AI   = SCU_INTERRUPT_NMIREQEN_AI_Msk,     /**< RTC Alarm event */ 
 266:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_0   = SCU_INTERRUPT_NMIREQEN_ERU00_Msk,  /**< Channel 0 event of ERU0 */  
 267:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_1   = SCU_INTERRUPT_NMIREQEN_ERU01_Msk,  /**< Channel 1 event of ERU0 */ 
 268:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_2   = SCU_INTERRUPT_NMIREQEN_ERU02_Msk,  /**< Channel 2 event of ERU0 */ 
 269:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_NMIREQ_ERU0_3   = SCU_INTERRUPT_NMIREQEN_ERU03_Msk   /**< Channel 3 event of ERU0 */ 
 270:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_NMIREQ_t;
 271:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   
 272:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 273:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 274:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumeration representing different peripheral reset bits in the \a PRSTAT registers.
 275:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  All the enum items are tabulated as per bits present in \a PRSTAT0,  \a PRSTAT1,  \a PRSTAT2,
 276:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  \a PRSTAT3 registers. Use type \a XMC_SCU_PERIPHERAL_RESET_t for accessing these enum parameter
 277:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Note: Release of reset should be prevented when the peripheral clock is gated in cases where ke
 278:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  clock and bus interface clocks are shared, in order to avoid system hang-up.
 279:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 280:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_RESET
 281:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 282:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_VADC   = SCU_RESET_PRSTAT0_VADCRS_Msk,   /**< VADC reset. */ 
 283:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DSD)
 284:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DSD    = SCU_RESET_PRSTAT0_DSDRS_Msk,    /**< DSD reset. */
 285:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 286:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU40  = SCU_RESET_PRSTAT0_CCU40RS_Msk,  /**< CCU40 reset. */
 287:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU41)
 288:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU41  = SCU_RESET_PRSTAT0_CCU41RS_Msk,  /**< CCU41 reset. */
 289:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 290:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU42)
 291:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU42  = SCU_RESET_PRSTAT0_CCU42RS_Msk,  /**< CCU42 reset. */
 292:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 293:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU80)
 294:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU80  = SCU_RESET_PRSTAT0_CCU80RS_Msk,  /**< CCU80 reset. */
 295:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 296:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU81)
 297:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU81  = SCU_RESET_PRSTAT0_CCU81RS_Msk,  /**< CCU81 reset. */
 298:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 299:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF0)
 300:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF0 = SCU_RESET_PRSTAT0_POSIF0RS_Msk, /**< POSIF0 reset. */
 301:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 302:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF1)
 303:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_POSIF1 = SCU_RESET_PRSTAT0_POSIF1RS_Msk, /**< POSIF1 reset.*/
 304:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 305:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC0  = SCU_RESET_PRSTAT0_USIC0RS_Msk,  /**< USIC0 reset. */
 306:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ERU1   = SCU_RESET_PRSTAT0_ERU1RS_Msk,   /**< ERU1 reset. */
 307:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(HRPWM0)
 308:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_HRPWM0 = SCU_RESET_PRSTAT0_HRPWM0RS_Msk,  /**< HRPWM0 reset. */
 309:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 310:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU43)
 311:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_CCU43  = (SCU_RESET_PRSTAT1_CCU43RS_Msk | 0x10000000UL),   /**< CCU43 re
 312:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 313:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(LEDTS0)
 314:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_LEDTS0 = (SCU_RESET_PRSTAT1_LEDTSCU0RS_Msk | 0x10000000UL), /**< LEDTS0 
 315:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 316:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CAN)
 317:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_MCAN   = (SCU_RESET_PRSTAT1_MCAN0RS_Msk | 0x10000000UL), /**< MCAN reset
 318:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 319:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DAC)  
 320:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_DAC    = (SCU_RESET_PRSTAT1_DACRS_Msk | 0x10000000UL),    /**< DAC reset
 321:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 322:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 323:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_SDMMC  = (SCU_RESET_PRSTAT1_MMCIRS_Msk | 0x10000000UL),     /**< SDMMC r
 324:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 325:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC1)
 326:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC1  = (SCU_RESET_PRSTAT1_USIC1RS_Msk | 0x10000000UL),    /**< USIC1 r
 327:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 328:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC2)
 329:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USIC2  = (SCU_RESET_PRSTAT1_USIC2RS_Msk | 0x10000000UL),    /**< USIC2 r
 330:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 331:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_PORTS  = (SCU_RESET_PRSTAT1_PPORTSRS_Msk | 0x10000000UL),   /**< PORTS r
 332:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_WDT    = (SCU_RESET_PRSTAT2_WDTRS_Msk | 0x20000000UL),      /**< WDT res
 333:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 334:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ETH0   = (SCU_RESET_PRSTAT2_ETH0RS_Msk | 0x20000000UL),     /**< ETH0 re
 335:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 336:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA0 = (SCU_RESET_PRSTAT2_DMA0RS_Msk | 0x20000000UL),     /**< DMA0 re
 337:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(GPDMA1)
 338:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_GPDMA1 = (SCU_RESET_PRSTAT2_DMA1RS_Msk | 0x20000000UL),     /**< DMA1 re
 339:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 340:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(FCE)
 341:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_FCE    = (SCU_RESET_PRSTAT2_FCERS_Msk | 0x20000000UL),      /**< FCE res
 342:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 343:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)  
 344:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_USB0   = (SCU_RESET_PRSTAT2_USBRS_Msk | 0x20000000UL),      /**< USB0 re
 345:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 346:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)  
 347:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_ECAT0  = (SCU_RESET_PRSTAT2_ECAT0RS_Msk | 0x20000000UL),      /**< ECAT0
 348:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 349:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 350:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_RESET_EBU    = (SCU_RESET_PRSTAT3_EBURS_Msk | 0x30000000UL)       /**< EBU res
 351:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 352:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_RESET_t;
 353:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 354:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 355:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines enumerations for disabling the clocks sources of peripherals. Disabling of the peripher
 356:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  clock is configured via the \a CLKCLR registers.
 357:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 358:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 359:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK
 360:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 361:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USB = SCU_CLK_CLKCLR_USBCDI_Msk, /**< USB module clock. */
 362:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 363:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_MMC = SCU_CLK_CLKCLR_MMCCDI_Msk, /**< MMC module clock. */
 364:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 365:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 366:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ETH = SCU_CLK_CLKCLR_ETH0CDI_Msk, /**< Ethernet module clock. */
 367:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 368:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 369:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EBU = SCU_CLK_CLKCLR_EBUCDI_Msk, /**< EBU module clock. */
 370:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 371:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_CCU = SCU_CLK_CLKCLR_CCUCDI_Msk, /**< CCU module clock. */
 372:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDT = SCU_CLK_CLKCLR_WDTCDI_Msk  /**< WDT module clock. */
 373:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_t;
 374:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 375:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if(UC_SERIES != XMC45)
 376:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 377:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Defines enumeration for peripherals that support clock gating. 
 378:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The enumerations can be used for gating or ungating the peripheral clocks.
 379:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * All the enum items are tabulated as per bits present in \a CGATSTAT0 register.
 380:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Use type \a XMC_SCU_PERIPHERAL_CLOCK_t for accessing these enum parameters.
 381:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 382:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_PERIPHERAL_CLOCK
 383:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 384:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_VADC   = SCU_CLK_CGATSTAT0_VADC_Msk,  /**< VADC peripheral gating. */
 385:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DSD)
 386:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DSD    = SCU_CLK_CGATSTAT0_DSD_Msk,   /**< DSD peripheral gating. */
 387:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 388:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU40  = SCU_CLK_CGATSTAT0_CCU40_Msk,  /**< CCU40 peripheral gating. */
 389:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU41)
 390:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU41  = SCU_CLK_CGATSTAT0_CCU41_Msk,  /**< CCU41 peripheral gating. */
 391:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 392:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU42)
 393:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU42  = SCU_CLK_CGATSTAT0_CCU42_Msk,  /**< CCU42 peripheral gating. */
 394:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 395:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU80)
 396:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU80  = SCU_CLK_CGATSTAT0_CCU80_Msk,  /**< CCU80 peripheral gating. */
 397:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 398:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU81)
 399:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU81  = SCU_CLK_CGATSTAT0_CCU81_Msk,  /**< CCU81 peripheral gating. */
 400:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 401:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF0)
 402:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF0 = SCU_CLK_CGATSTAT0_POSIF0_Msk,  /**< POSIF0 peripheral gating. *
 403:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 404:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(POSIF1)
 405:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_POSIF1 = SCU_CLK_CGATSTAT0_POSIF1_Msk,   /**< POSIF1 peripheral gating. 
 406:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 407:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC0  = SCU_CLK_CGATSTAT0_USIC0_Msk,   /**< USIC0 peripheral gating. */
 408:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ERU1   = SCU_CLK_CGATSTAT0_ERU1_Msk,    /**< ERU1 peripheral gating. */
 409:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(HRPWM0)
 410:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_HRPWM0 = SCU_CLK_CGATSTAT0_HRPWM0_Msk,  /**< HRPWM0 peripheral gating. *
 411:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 412:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CCU43)
 413:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_CCU43  = (SCU_CLK_CGATSTAT1_CCU43_Msk | 0x10000000UL),   /**< CCU43 peri
 414:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 415:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(LEDTS0)
 416:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_LEDTS0 = (SCU_CLK_CGATSTAT1_LEDTSCU0_Msk | 0x10000000UL), /**< LEDTS0 pe
 417:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 418:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(CAN)
 419:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_MCAN   = (SCU_CLK_CGATSTAT1_MCAN0_Msk | 0x10000000UL),   /**< MCAN perip
 420:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 421:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(DAC)  
 422:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_DAC    = (SCU_CLK_CGATSTAT1_DAC_Msk | 0x10000000UL),     /**< DAC periph
 423:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 424:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 425:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_SDMMC  = (SCU_CLK_CGATSTAT1_MMCI_Msk | 0x10000000UL),    /**< SDMMC peri
 426:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 427:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC1)
 428:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC1  = (SCU_CLK_CGATSTAT1_USIC1_Msk | 0x10000000UL),   /**< USIC1 peri
 429:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 430:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USIC2)
 431:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USIC2  = (SCU_CLK_CGATSTAT1_USIC2_Msk | 0x10000000UL),    /**< USIC2 per
 432:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 433:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_PORTS  = (SCU_CLK_CGATSTAT1_PPORTS_Msk | 0x10000000UL),   /**< PORTS per
 434:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_WDT    = (SCU_CLK_CGATSTAT2_WDT_Msk | 0x20000000UL),      /**< WDT perip
 435:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 436:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ETH0   = (SCU_CLK_CGATSTAT2_ETH0_Msk | 0x20000000UL),     /**< ETH0 peri
 437:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 438:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA0 = (SCU_CLK_CGATSTAT2_DMA0_Msk | 0x20000000UL),     /**< DMA0 peri
 439:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(GPDMA1)
 440:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_GPDMA1 = (SCU_CLK_CGATSTAT2_DMA1_Msk | 0x20000000UL),     /**< DMA1 peri
 441:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 442:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(FCE)
 443:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_FCE    = (SCU_CLK_CGATSTAT2_FCE_Msk | 0x20000000UL),      /**< FCE perip
 444:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 445:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)
 446:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_USB0   = (SCU_CLK_CGATSTAT2_USB_Msk | 0x20000000UL),      /**< USB0 peri
 447:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 448:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)
 449:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_ECAT0   = (SCU_CLK_CGATSTAT2_ECAT0_Msk | 0x20000000UL),      /**< ECAT0 
 450:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 451:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 452:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_PERIPHERAL_CLOCK_EBU    = (SCU_CLK_CGATSTAT3_EBU_Msk | 0x30000000UL)       /**< EBU perip
 453:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 454:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_PERIPHERAL_CLOCK_t;
 455:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 456:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 457:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 458:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for system clock (fSYS) source. These enums are used to configure \a SYSSEL bit
 459:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Clock Control Register. 
 460:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_SYSCLKSRC_t for accessing these enum parameters.
 461:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 462:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSCLKSRC
 463:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 464:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos), /**< Internal Fast Clock (fOF
 465:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for system clock 
 466:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << SCU_CLK_SYSCLKCR_SYSSEL_Pos)  /**< PLL output (fPLL) as a
 467:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for system clock 
 468:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSCLKSRC_t;
 469:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 470:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 471:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the P-Divider input frequency. These enums are used to configure 
 472:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. 
 473:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_OSCCLKSRC_t for accessing these enum parameters.
 474:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 475:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
 476:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 477:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,  /**< External crystal oscillator
 478:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                 (fOHP) as the source for P-Divider. */
 479:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = SCU_PLL_PLLCON2_PINSEL_Msk | SCU_PLL_PLLCON2_K1INSEL_Msk /**< Ba
 480:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                              as the source for P-Di
 481:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLLCLKSRC_t;
 482:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 483:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 484:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Defines options for selecting the USB clock source(fUSB/fSDMMC).
 485:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * These enums are used to configure \a USBSEL bits of \a USBCLKCR
 486:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * register. User can choose either fPLL or fUSBPLL clock as a source for USB clock. 
 487:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 488:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 489:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_USBCLKSRC
 490:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 491:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << SCU_CLK_USBCLKCR_USBSEL_Pos), /**< USB PLL(fUSB PLL) as 
 492:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 493:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << SCU_CLK_USBCLKCR_USBSEL_Pos)  /**< Main PLL output (fPLL
 494:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for USB clock (fU
 495:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_USBCLKSRC_t;
 496:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 497:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0) 
 498:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 499:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Defines options for selecting the PERIPH2 clock source.
 500:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 501:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_ECATCLKSRC
 502:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 503:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_USBPLL = (0UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos), /**< USB PLL (fUSBPLL) 
 504:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_ECATCLKSRC_SYSPLL = (1UL << SCU_CLK_ECATCLKCR_ECATSEL_Pos)  /**< Main PLL output (f
 505:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_ECATCLKSRC_t;
 506:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 507:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 508:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 509:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of WDT clock(fWDT). These enums are used to configure 
 510:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. User can choose either fOFI or fPLL or fSTDBY clock as a source for WDT clock. 
 511:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_USBCLKSRC_t for accessing these enum parameters.
 512:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 513:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_WDTCLKSRC
 514:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 515:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos),  /**< Internal Fast Clock 
 516:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            (fOFI) as the source for
 517:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos), /**< Standby clock 
 518:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            (fSTDBY) as the source f
 519:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << SCU_CLK_WDTCLKCR_WDTSEL_Pos)   /**< PLL output (fPLL) as th
 520:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for WDT clock (fW
 521:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_WDTCLKSRC_t;
 522:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 523:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 524:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of external clock out (fEXT). These enums are used to 
 525:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. User can choose either fSYS or fPLL or fUSBPLL clock as a source for external clock o
 526:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_EXTOUTCLKSRC_t for accessing these enum parameters.
 527:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */ 
 528:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
 529:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 530:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos),  /**< System clock (fSYS) 
 531:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                             the source for external
 532:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< USB PLL output(fUSB P
 533:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for external cloc
 534:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Main PLL output(fPLL)
 535:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for external cloc
 536:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if ((UC_SERIES == XMC42) || (UC_SERIES == XMC41))
 537:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY = (4UL << SCU_CLK_EXTCLKCR_ECKSEL_Pos), /**< Standby clock(fSTDB
 538:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            source for external cloc
 539:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 540:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_EXTOUTCLKSRC_t;
 541:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 542:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 543:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of RTC Clock (fRTC). These enums are used to configure
 544:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  User can choose either fOSI or fULP clock as a source for RTC Clock (fRTC).
 545:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_RTCCLKSRC_t for accessing these enum parameters.
 546:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 547:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_RTCCLKSRC
 548:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 549:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_RCS_Pos), /**< Internal Slow Clock
 550:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                          (fOSI) as the source for R
 551:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << SCU_HIBERNATE_HDCR_RCS_Pos) /**< Ultra Low Power Clock (fULP)
 552:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                         as the source for RTC Clock
 553:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_HIB_RTCCLKSRC_t;
 554:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 555:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 556:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting the source of Standby Clock (fSTDBY). These enums are used to con
 557:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  register. User can choose either fOSI or fULP clock as a source for Standby Clock (fSTDBY).
 558:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_HIB_STDBYCLKSRC_t for accessing these enum parameters.
 559:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 560:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_HIB_STDBYCLKSRC
 561:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 562:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos), /**< Internal Slow Clock 
 563:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fOSI) as the source for 
 564:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 565:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << SCU_HIBERNATE_HDCR_STDBYSEL_Pos) /**< Ultra Low Power Cl
 566:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fULP) as the source for 
 567:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                           (fSTDBY). */
 568:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_HIB_STDBYCLKSRC_t;
 569:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 570:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 571:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for backup clock trimming. These enums are used to configure \a AOTREN  \a FOTR
 572:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  PLLCON0 register. Use type \a XMC_SCU_CLOCK_BACKUP_TRIM_t for accessing these enum parameters.
 573:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 574:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
 575:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 576:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY   = 0UL,  /**< Factory Oscillator Calibration: 
 577:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                         Force adjustment of the internal oscillator
 578:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL   /**<  Automatic Oscillator Calibration adju
 579:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;
 580:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 581:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 582:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 583:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines options for selecting device boot mode. These enums are used to configure \a SWCON bits
 584:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  User can choose among various boot modes by configuring SWCON bits.
 585:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_BOOTMODE_t for accessing these enum parameters.
 586:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 587:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_BOOTMODE 
 588:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 589:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_NORMAL     = (0UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from start of flash
 590:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ASC_BSL    = (1UL << SCU_GENERAL_STCON_SWCON_Pos), /**< UART bootstrap. */
 591:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_BMI        = (2UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot Mode Index - Custom
 592:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            sequence. */
 593:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_CAN_BSL    = (3UL << SCU_GENERAL_STCON_SWCON_Pos), /**< CAN bootstrap. */
 594:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from PSRAM. */
 595:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM0       = (8UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed 
 596:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                            address 0. */
 597:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_ABM1       = (12UL << SCU_GENERAL_STCON_SWCON_Pos), /**< Boot from flash - fixed
 598:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                             address 1. */
 599:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_BOOTMODE_FABM       = (14UL << SCU_GENERAL_STCON_SWCON_Pos), /**< fallback Alternate Boot
 600:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                             Try ABM-0 then try ABM-
 601:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_BOOTMODE_t;
 602:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 603:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 604:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 605:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines various PLL modes of operation. These enums are used to configure \a VCOBYP bit of \a P
 606:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  User can choose either normal or prescalar mode by configuring VCOBYP bit.
 607:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_PLL_MODE_t for accessing these enum parameters.
 608:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 609:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
 610:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 611:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED, /**< fPLL derived from fOSC and PLL operating in prescalar mo
 612:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,  /**< fPLL derived from fVCO and PLL operating in normal mode. 
 613:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR /**< fPLL derived from fOSC and PLL operating in prescalar mo
 614:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_MODE_t;
 615:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 616:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 617:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 618:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 619:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
 620:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 621:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  //!< XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOF
 622:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  //!< XMC_SCU_CLOCK_SLE
 623:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)
 624:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 625:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 626:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 627:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,//!< XMC_SCU_CLOCK_SLEE
 628:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 629:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 630:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  //!< XMC_SCU_CLOCK_SLE
 631:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 632:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 633:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 634:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 635:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 636:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  //!< XMC_SCU_CLOCK_SLEE
 637:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
 638:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 639:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 640:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 641:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 642:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
 643:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 644:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,  //!< XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SY
 645:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = SCU_CLK_SLEEPCR_SYSSEL_Msk,  //!< XMC_SCU_CLOCK
 646:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = SCU_CLK_DSLEEPCR_FPDN_Msk,//!< XMC_SCU_CLOC
 647:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = SCU_CLK_DSLEEPCR_PLLPDN_Msk,  //!< XMC_SCU_CL
 648:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = SCU_CLK_DSLEEPCR_VCOPDN_Msk,  //!< XMC_SCU_CL
 649:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(USB0)
 650:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = SCU_CLK_SLEEPCR_USBCR_Msk,  //!< XMC_SCU_CLOCK_
 651:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 652:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(SDMMC)
 653:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = SCU_CLK_SLEEPCR_MMCCR_Msk,//!< XMC_SCU_CLOCK_
 654:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 655:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ETH0)
 656:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = SCU_CLK_SLEEPCR_ETH0CR_Msk,  //!< XMC_SCU_CLOCK
 657:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 658:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
 659:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = SCU_CLK_SLEEPCR_EBUCR_Msk,  //!< XMC_SCU_CLOCK_
 660:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif  
 661:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = SCU_CLK_SLEEPCR_CCUCR_Msk,  //!< XMC_SCU_CLOCK_
 662:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = SCU_CLK_SLEEPCR_WDTCR_Msk,  //!< XMC_SCU_CLOCK_
 663:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;
 664:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 665:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 666:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
 667:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * DATA STRUCTURES
 668:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
 669:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 670:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 671:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines a data structure for initializing the PLL functional block.
 672:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Structure holds divider values for N-DIV, P-DIV, K1-DIV, K2-DIV in order to generate desired 
 673:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  frequency using VCO. It holds the PLL mode of operation either normal or prescaler (VCO bypasse
 674:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_PLL_CONFIG_t for accessing these structure parameters.
 675:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 676:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
 677:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 678:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t n_div;                       /**<  PLL N-Divider value. */
 679:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t p_div;                       /**<  PLL P-Divider value. */
 680:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t k_div;                       /**<  K1-Divider(Prescalar mode) or K2-Divider (Normal mode)
 681:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_MODE_t mode;    /**<  PLL mode of operation. */
 682:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc; /**<  PLL divider input frequency. */
 683:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } XMC_SCU_CLOCK_SYSPLL_CONFIG_t;
 684:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 685:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 686:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Defines a data structure used for initializing the clock functional block.
 687:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Clock functional block configures clock source needed for various peripheral and its divider va
 688:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *  Use type \a XMC_SCU_CLOCK_CONFIG_t for accessing these structure parameters.
 689:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 690:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** typedef struct XMC_SCU_CLOCK_CONFIG
 691:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 692:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSPLL_CONFIG_t         syspll_config;      /**< PLL configuration */
 693:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   bool                                  enable_oschp;       /**< Enable external high precision osc
 694:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  Should be enabled when fOHP has to
 695:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   bool                                  enable_osculp;      /**< Enable external ultra low power os
 696:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                                                                  Should be enabled when fULP has to
 697:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;   /**< Backup clock trimming mode. */
 698:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_HIB_STDBYCLKSRC_t             fstdby_clksrc;      /**< Standby clock source. */
 699:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   XMC_SCU_CLOCK_SYSCLKSRC_t             fsys_clksrc;        /**< Choice of system clock. */
 700:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fsys_clkdiv;        /**< Ratio of fPLL to fSYS. */
 701:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fcpu_clkdiv;        /**< Ratio of fSys to fCPU. */
 702:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fccu_clkdiv;        /**< Ratio of fSys to fCCU. */
 703:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   uint8_t                               fperipheral_clkdiv; /**< Ratio of fSYS to fPERI. */
 704:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** } const XMC_SCU_CLOCK_CONFIG_t;
 705:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 706:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 707:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**************************************************************************************************
 708:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * API PROTOTYPES
 709:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  **************************************************************************************************
 710:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 711:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #ifdef __cplusplus
 712:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** extern "C" {
 713:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 714:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 715:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 716:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
 717:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 718:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 719:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 720:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 721:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 722:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 723:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 724:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 725:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables out of range comparator for the selected ADC group and channel. \n\n
 726:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The ADC channel input is compared by Out of Range Comparator (ORC) for overvoltage monitoring
 727:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * or for detection of out of range analog inputs. ORC must be turned on explicitly
 728:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * to leverage the auditing feature. ORC is enabled by setting the enable bit in the GORCEN registe
 729:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 730:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_DisableOutOfRangeComparator()\n\n\n
 731:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 732:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 733:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 734:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 735:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * 
 736:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param group   ADC Group to which the channel being monitored belongs to.\n
 737:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 0 or 1.
 738:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param channel  The channel whose voltage range has to be monitored.\n
 739:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                 \b Range: 6 or 7. Value identifies the channel in the selected ADC group.
 740:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 741:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 742:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 743:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 744:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables the out of range comparator for the selected ADC group and the channel. \n\n
 745:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Out of range comparator is disabled by clearing the enable bit in the GORCEN register.
 746:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 747:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableOutOfRangeComparator()\n\n\n
 748:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 749:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
 750:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 751:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 752:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 753:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 754:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 755:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables die temperature measurement by powering the DTS module.\n\n
 756:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Die temperature sensor is enabled by setting the PWD bit of DTSCON register.
 757:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 758:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_DisableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTempe
 759:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 760:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 761:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_EnableTemperatureSensor(void);
 762:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 763:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 764:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 765:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 766:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 767:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables die temperature measurement by powering the DTS module off.\n\n
 768:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Die temperature sensor is disabled by clearing the PWD bit of DTSCON register.
 769:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 770:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_IsTemperatureSensorEnabled(), XMC_SCU_CalibrateTemper
 771:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 772:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 773:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_DisableTemperatureSensor(void);
 774:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 775:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 776:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return Status of die temperature sensor. \n
 777:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: true - if temperature sensor is enabled.\n
 778:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    false - if temperature sensor is disabled.
 779:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 780:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 781:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the die temperature sensor power status.\n\n
 782:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is obtained by reading the PWD bit of DTSCON register.
 783:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 784:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
 785:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 786:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 787:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorEnabled(void);
 788:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 789:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 790:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 791:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param offset  Offset value for calibrating the DTS result.\n
 792:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 0 to 127.
 793:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param gain    Gain value for calibrating the DTS conversion result.\n
 794:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 0 to 63.
 795:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 796:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 797:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 798:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 799:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Calibrates the measurement of temperature by configuring the values of offset and gain of \a DTS
 800:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Allows to improve the accuracy of the temperature measurement with the adjustment of \a OFFSET a
 801:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * in the \a DTSCON register.
 802:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Offset adjustment is defined as a shift of the conversion result. The range of the offset adjust
 803:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * resolution that corresponds to +/- 12.5C. The offset value gets added to the measure result. 
 804:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Offset is considered as a signed value.
 805:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Gain adjustment helps in minimizing gain error. When the \a gain value is 0, result is generated
 806:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * When the \a gain value is 63, result is generated with least gain, i.e, \a RESULT - 63 at the hi
 807:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
 808:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
 809:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CalibrateTempMonitor with desired offset and gain calibration values to the DT
 810:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
 811:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
 812:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
 813:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * conversion complete.\n
 814:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
 815:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 816:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(),
 817:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_GetTemperatureMeasurement() \n\n\n
 818:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 819:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
 820:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 821:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 822:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_STATUS_t  Result of starting the temperature measurement.\n
 823:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                           \b Range: \n 
 824:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_OK if the measurement is started successfully.\n
 825:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_ERROR if temperature sensor is not enabled.\n
 826:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                              XMC_SCU_STATUS_BUSY if temperature sensor is busy measuring the tem
 827:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 828:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 829:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 830:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Starts die temperature measurement using internal temperature sensor.\n\n
 831:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API checks if the temperature sensor is enabled and is not busy in measurement.\n
 832:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
 833:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
 834:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
 835:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
 836:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Check whether Die Temperature Sensor (DTS) is busy in conversion by calling \a XMC_SCU_IsTempe
 837:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * conversion complete.\n
 838:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Read the die temperature value using \a XMC_SCU_GetTemperatureMeasurement API.
 839:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 840:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_EnableTemperatureSensor(), XMC_SCU_CalibrateTemperatureSensor(),
 841:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
 842:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 843:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
 844:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 845:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 846:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 847:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 848:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Measured temperature value.\n
 849:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: Valid temperature range is 0 to 1023. \n
 850:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              If sensor is not enabled, 0x7FFFFFFFH is returned.
 851:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 852:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 853:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Reads the measured value of die temperature.\n\n
 854:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Temperature measurement result is read from \a RESULT bit field of \a DTSSTAT register.
 855:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 856:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_IsTemperatureSensorBusy() \n\n\n
 857:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 858:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_GetTemperatureMeasurement(void);
 859:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 860:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 861:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Indicates if the die temperature sensor is busy.\n
 862:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    \b Range: \a true if sensor is busy in temperature measurement.
 863:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    \a false if sensor is free and can accept a new request for measurement.
 864:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 865:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 866:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks whether Die Temperature Sensor (DTS) is busy in temperature measurement.\n\n
 867:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is read from the \a BUSY bit field of the \a DTSSTAT register.
 868:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 869:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_GetTemperatureMeasurement() \n\n\n
 870:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 871:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorBusy(void);
 872:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 873:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 874:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool Status of die temperature sensor whether it is ready to start measurement. \n
 875:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: \n \a true if temperature sensor is ready to start measurement. \n
 876:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \a false if temperature sensor is not ready to start measurement.
 877:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 878:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 879:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks if the die temperature sensor is ready to start a measurement\n\n
 880:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is obtained by reading \a RDY bit of \a DTSSTAT register. It is recommended
 881:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * to check the ready status of die temperature sensor before starting it.
 882:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 883:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_StartTemperatureMeasurement(), XMC_SCU_IsTemperatureSensorBusy() \n\n\n
 884:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 885:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_IsTemperatureSensorReady(void);
 886:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 887:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if (UC_SERIES != XMC45)
 888:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 889:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has exceeded the configured upper 
 890:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has exceeded the configured upper limit.
 891:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              if the temperature value is less than the configured upper limit.
 892:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 893:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 894:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks if the measured temperature has exceeded the configured upper limit of temperature.\n\n
 895:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API checks \a OVERFL bit (Upper Limit Overflow Status bit) of \a DTEMPALARM register.
 896:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The \a OVERFL bit will be set if the measured temperature has exceeded the limit configured in 
 897:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the bitfield \a UPPER in the \a DTEMPLIM register.
 898:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 899:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_LowTemperature() \n\n\n
 900:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 901:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_HighTemperature(void);
 902:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 903:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 904:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 905:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param lower_temp  Lower threshold of die temperature. If measured temperature falls below this 
 906:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    alarm bit will be set in \a UNDERFL bit field of \a DTEMPALARM register.
 907:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param upper_temp  Upper threshold of die temperature. If measured temperature exceeds this valu
 908:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    alarm bit will be set in \a OVERFL bit field of \a DTEMPALARM register.
 909:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 910:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 911:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 912:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 913:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the lower and upper threshold of die temperature.\n\n
 914:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * API configures \a DTEMPLIM register for upper and lower die temperature threshold limits.
 915:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * When the measured temperature is outside the range defined by the limits, alarm bits \a UNDERFL 
 916:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * will be set in the register \a DTEMPALARM.\n
 917:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps:\n
 918:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StopTempMeasurement to stop temperature measurement if it was started previous
 919:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetRawTempLimits with desired lower and upper temperature threshold limit valu
 920:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_StartTempMeasurement to start temperature measurement.\n
 921:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Use \a XMC_SCU_HighTemperature() and XMC_SCU_LowTemperature() to monitor the temperature.\n
 922:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 923:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HighTemperature(), XMC_SCU_LowTemperature() \n\n\n
 924:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 925:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_SetRawTempLimits(const uint32_t lower_temp, const uint32_t upper_temp);
 926:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 927:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 928:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Indicates if the measured die temperature value has dropped below the configured l
 929:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: \a true if the temperature value has dropped below the configured lower l
 930:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              if the temperature value is higher than the configured lower limit.
 931:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 932:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 933:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks if the measured temperature has dropped below the configured lower limit of temperature.\
 934:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API checks \a UNDERFL bit (Lower LimitUnderflow Status bit) of \a DTEMPALARM register.
 935:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The \a UNDERFL bit will be set if the measured temperature has dropped below the limit configure
 936:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the bitfield \a LOWER in the \a DTEMPLIM register.
 937:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 938:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_SetRawTempLimits(),XMC_SCU_HighTemperature() \n\n\n
 939:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 940:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_LowTemperature(void);
 941:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
 942:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 943:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 944:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t Configured boot mode for the device.\n
 945:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for enumeration of different boot modes.
 946:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 947:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 948:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the boot mode configured for the device.\n\n
 949:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The boot mode is read from the \a STCON register bit field \a SWCON.
 950:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 951:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 952:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_SetBootMode() \n\n\n
 953:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 954:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_GetBootMode(void);
 955:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 956:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 957:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 958:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param mode Boot mode to be configured for the device.\n
 959:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_BOOTMODE_t for selecting the boot mode.
 960:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 961:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
 962:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 963:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 964:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the desired boot mode for the device.\n\n
 965:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The XMC4 series devices support multiple boot modes. A running application can set a desired boo
 966:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * launch it by means of software reset. Switching of boot modes should be handled carefully. User 
 967:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the initial boot sequence is executed. A stable execution environment should be maintained when 
 968:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * eventually handed over to the application program.\n
 969:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to launch requested bootmode:\n
 970:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_SetBootMode() with desired boot mode value.\n
 971:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Trigger a software reset using system reset request by enabling a bit \a SYSRESETREQ of AIRCR 
 972:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *   (PPB->AIRCR |= PPB_AIRCR_SYSRESETREQ_Msk).\n
 973:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 974:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_GetBootMode() \n\n\n
 975:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 976:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
 977:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
 978:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 979:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 980:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be read.\n
 981:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
 982:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 983:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Data read from the selected general purpose register.
 984:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 985:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
 986:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides stored data from general purpose SCU register.\n\n
 987:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
 988:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * data. The API reads from either GPR0 or GPR1 based on the \a index value.
 989:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
 990:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_WriteGPR()\n\n\n
 991:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
 992:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadGPR(const uint32_t index);
 993:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
 994:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
 995:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
 996:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param index  The SCU general purpose register to be written.\n
 997:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 0 and 1 corresponding to GPR0 and GPR1.
 998:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param data  Data to be written to the selected general purpose register.
 999:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1000:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1001:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1002:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1003:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Stores data in the selected general purpose SCU register.\n\n
1004:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * SCU consists of 2 general purpose registers. These registers can be used for storing
1005:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * data. The API writes data to either GPR0 or GPR1 based on the \a index value.
1006:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1007:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_ReadGPR()\n\n\n
1008:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1009:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
1010:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1011:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1012:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1013:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be written.\n
1014:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1015:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1016:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0 to 15.
1017:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param data    32 bit data to be written into retention memory. The API writes
1018:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                one word(4 bytes) of data to the address specified.\n
1019:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1020:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1021:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1022:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1023:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1024:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Writes input data to the selected address of Retention memory in hibernate domain.\n\n
1025:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1026:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1027:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1028:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1029:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1030:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_ReadFromRetentionMemory() \n\n\n
1031:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1032:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
1033:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1034:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1035:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1036:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param address  Location in the retention memory to be read.\n
1037:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: 4 bit address space is provided for selecting 16 words of 32 bits.
1038:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  equivalent to 64 bytes of data. \a address value should be from
1039:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0 to 15.
1040:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1041:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  32 bit data read from retention memory. The API reads
1042:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                one word(4 bytes) of data from the address specified.\n
1043:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                \b Range: 32 bit data.
1044:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1045:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1046:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Reads data from selected address of retention memory in hibernate domain.\n\n
1047:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The retention memory is located in hibernate domain. 
1048:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is used for the purpose of store/restore of context information.
1049:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Access to the retention memory space is served over shared serial interface. 
1050:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Retention memory content is retained even in hibernate mode.
1051:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1052:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_WriteToRetentionMemory() \n\n\n
1053:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1054:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
1055:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1056:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1057:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1058:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be enabled.\n
1059:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1060:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1061:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1062:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1063:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1064:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1065:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selectively enables interrupt sources to generate non maskable interrupt(NMI).\n\n
1066:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * NMI assertion can be individually enabled by setting corresponding bit of an interrupt in the 
1067:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \a NMIREQEN register.
1068:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1069:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_DisableNmiRequest() \n\n\n
1070:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1071:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
1072:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1073:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1074:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1075:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param request  Non-maskable interrupt (NMI) request source to be disabled.\n
1076:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: Use type @ref XMC_SCU_NMIREQ_t for selecting the source of NMI. Multiple 
1077:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              sources can be combined using \a OR operation.
1078:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1079:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1080:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1081:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1082:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selectively disables interrupt sources from generating non maskable interrupt(NMI).\n\n
1083:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * NMI assertion can be individually disabled by clearing corresponding bits in the \a NMIREQEN reg
1084:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1085:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1086:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1087:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
1088:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1089:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1090:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1091:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be enabled.\n
1092:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1093:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1094:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1095:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1096:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1097:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables assertion of trap for the selected trap event.\n\n
1098:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion can be individually enabled by clearing respective bit of the 
1099:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * event in \a TRAPDIS register in order to get an exception.
1100:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1101:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Disable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1102:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1103:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_Enable(const uint32_t trap);
1104:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1105:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1106:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1107:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap generation has to be disabled.\n
1108:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1109:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1110:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1111:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1112:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1113:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables assertion of trap for the selected trap event.\n\n
1114:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion can be individually disabled by setting the respective event bit 
1115:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * in the \a TRAPDIS register in order to suppress trap generation.
1116:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1117:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_ClearStatus(), XMC_SCU_TRAP_GetStatus() \n\n\n
1118:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1119:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_Disable(const uint32_t trap);
1120:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1121:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1122:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1123:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap status bit has to be cleared.\n
1124:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1125:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1126:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1127:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1128:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1129:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Clears the trap status of input event.\n\n
1130:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Once a trap event is detected, it will have to be acknowledged and later serviced. 
1131:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The trap status bit should be cleared to detect the occurence of trap next time. 
1132:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * This is useful while polling for TRAPSTAT without enabling the NMI for trap.
1133:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap status can be cleared by setting the event bit in the \a TRAPCLR register.
1134:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1135:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1136:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1137:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
1138:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1139:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1140:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Status of trap generating events.\n
1141:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event. The returned
1142:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * value indicates the status of multiple events at their respective bit positions.
1143:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * User should mask the bits of the events of interest using the type specified.
1144:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1145:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1146:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the status of trap generating events. \n\n
1147:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status is read from \a TRAPRAW register. Status of the specific events can be checked
1148:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * using their respective bits in the \a TRAPRAW register. The bit masks can be obtained from
1149:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the enumeration type @ref XMC_SCU_TRAP_t. Multiple events can be combined using \a OR operation.
1150:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * A trap event is considered to be asserted if the respective bit of the event is set to 1.
1151:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1152:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_ClearStatus() \n\n\n
1153:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1154:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_TRAP_GetStatus(void);  
1155:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1156:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1157:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1158:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param trap  The event for which, trap has to be triggered.\n
1159:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_TRAP_t to identify the event.
1160:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1161:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1162:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1163:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1164:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Triggers trap generation for the event specified. \n\n
1165:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The trap source has to be enabled before invocation of this API. 
1166:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap event can be triggered by setting its respective bit in the \a TRAPSET register.
1167:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap event can be configured to generate a non maskable interrupt by using the API XMC_SCU_INTER
1168:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to manually assert a trap event:\n
1169:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_EnableEvent with desired trap request source ID.\n
1170:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_TRAP_SetEvent with same trap request source ID to manually assert a trap event
1171:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1172:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_TRAP_GetStatus() \n\n\n
1173:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1174:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_TRAP_Trigger(const uint32_t trap);
1175:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1176:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1177:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1178:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be reset.\n
1179:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1180:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1181:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1182:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1183:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1184:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Puts the specified peripheral in to reset state. \n\n
1185:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API achieves reset of peripherals by setting the respective bit in the \a PRSET0,  \a PRSET1
1186:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * register. Status of reset assertion automatically stored in the \a PRSTATn register and can be c
1187:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * user software to determine the state of the system and for debug purpose.\n
1188:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to assert a peripheral reset:\n
1189:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_AssertPeripheralReset() with desired peripheral identifier.\n
1190:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted with same peripheral identifier to verify whet
1191:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * is in reset state.\n
1192:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1193:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_RESET_IsPeripheralResetAsserted() \n\n\n
1194:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1195:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1196:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1197:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1198:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1199:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param peripheral  The peripheral to be moved out of reset state.\n
1200:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals that can be
1201:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1202:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1203:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1204:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1205:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables the specified peripheral by moving it out of reset state.  \n\n
1206:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Any peripheral should be moved out of reset state for executing its functionality.
1207:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API enables the peripheral by setting its respective bit in the \a PRCLR0,  \a PRCLR1 or  \a
1208:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * register. Status of reset deassertion is automatically stored in the \a PRSTATn register and can
1209:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the user software to determine the state of the system and for debug purpose.\n
1210:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to deassert a peripheral reset:\n
1211:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_DeassertPeripheralReset() with desired peripheral identifier.\n
1212:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_RESET_IsPeripheralResetAsserted() with desired peripheral identifier to verify
1213:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * has been enabled.\n
1214:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1215:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1216:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1217:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1218:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1219:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1220:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1221:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param peripheral  The peripheral, whose reset status has to be checked.\n
1222:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Type @ref XMC_SCU_PERIPHERAL_RESET_t enumerates all the peripherals.
1223:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1224:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Status of peripheral reset. \n
1225:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *               \b Range: \a true if peripheral is in reset state. \a false if peripheral is enabl
1226:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1227:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1228:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks the reset status of the selected peripheral.\n\n
1229:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API reads the reset status from \a PRSTATn register. Returns true if the peripheral is in
1230:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * reset state. On power up of the device, all the peripherals will be in reset state. 
1231:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If the peripheral is enabled, \a false will be returned as the status.
1232:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1233:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n 
1234:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1235:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
1236:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
1237:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1238:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1239:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error status has to be cleared.\n
1240:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1241:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory status bits can be cleared by using the \a OR operation.
1242:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1243:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1244:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1245:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1246:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Clears the parity error status bit. \n\n
1247:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * When a memory parity error is detected using the status bits in \a PEFLAG register. It has to 
1248:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * be cleared by software to detect the parity error from the same memory next time.
1249:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API clears the parity error status bit of the selected peripheral by setting the 
1250:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * respective bit in the \a PEFLAG register. Status of multiple memory parity errors 
1251:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * can be cleared by combining the enum values using \a OR operation.
1252:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1253:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_GetStatus(), XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_EnableTrapGeneration() \n\n\
1254:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1255:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
1256:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1257:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1258:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1259:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error checking has to be enabled.\n
1260:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1261:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1262:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1263:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1264:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1265:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1266:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables parity error checking for the selected on-chip RAM type.\n\n
1267:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error checking can be enabled by setting respective bits in the \a PEEN register.
1268:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Additionally parity error can be configured to generate trap when the error is detected,
1269:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * using the API XMC_SCU_PARITY_EnableTrapGeneration(). Such a trap can be further configured
1270:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * to generate non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1271:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1272:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration(), XMC_SCU_INTERRUPT_EnableNmiRequest() \n\n\n
1273:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1274:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_Enable(const uint32_t memory);
1275:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1276:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1277:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1278:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory   The on-chip RAM type, for which the parity error checking has to be disabled.\n
1279:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1280:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1281:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1282:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1283:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1284:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1285:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables parity error checking for the selected on-chip RAM type.\n\n
1286:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error detection can be disabled by clearing the respective bit in the \a PEEN register.
1287:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1288:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_Enable(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1289:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1290:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_Disable(const uint32_t memory);
1291:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1292:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1293:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1294:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be enable
1295:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1296:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1297:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1298:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1299:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1300:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1301:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables trap assertion for the parity error source.\n\n
1302:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error detection for different types of on-chip RAM can generate trap.
1303:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion for parity error can be individually enabled by setting the respective bits
1304:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * in the \a PETE register. The generated trap can be additionally configured to generate
1305:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * non maskable interrupt(NMI) using the API XMC_SCU_INTERRUPT_EnableNmiRequest().
1306:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1307:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_INTERRUPT_EnableNmiRequest(), XMC_SCU_PARITY_DisableTrapGeneration() \n\n\n
1308:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1309:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
1310:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1311:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1312:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1313:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param memory  The on-chip RAM type, for which the parity error trap generation has to be disabl
1314:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to identify the on-chip RAM type. Multiple 
1315:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          memory types can be combined using the \a OR operation.
1316:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1317:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None  
1318:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1319:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1320:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables the assertion of trap for the parity error source.\n\n
1321:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Trap assertion can be disabled by clearing the respective bit of the RAM type in the \a PETE reg
1322:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1323:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1324:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_EnableTrapGeneration() \n\n\n
1325:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1326:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
1327:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1328:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1329:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1330:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Status of parity error detection for the on-chip RAM modules.\n
1331:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_PARITY_t to get the bit mask of each RAM module type.
1332:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1333:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1334:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the status of parity error detection for the on-chip RAM modules.\n\n
1335:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Parity error status information is obtained from the \a PEFLAG register.
1336:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If a particular RAM module has parity error, its respective bit field will be set to 1 in the 
1337:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * returned value. A check for the status of a particular RAM module can be done by
1338:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * masking the returned value with the RAM module identifier from the type @ref XMC_SCU_PARITY_t.
1339:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1340:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_PARITY_ClearStatus() \n\n\n
1341:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1342:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_PARITY_GetStatus(void);  
1343:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1344:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1345:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1346:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be enabled. \n
1347:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1348:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1349:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1350:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1351:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1352:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables the source clock for selected peripheral.\n\n
1353:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually enabled by setting the pe
1354:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * specific bit in the \a CLKSET register.\n
1355:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether a source clock of peripheral is enabl
1356:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_EnableClock() with desired peripheral identifier.\n
1357:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled() with same peripheral identifier to verify whether the c
1358:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1359:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableClock(), XMC_SCU_RESET_DeassertPeripheralReset() \n\n\n
1360:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1361:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
1362:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1363:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1364:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1365:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock  Peripheral for which the clock has to be disabled. \n
1366:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1367:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1368:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1369:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1370:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1371:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables source clock for the peripheral selected.\n\n
1372:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The various outputs of Clock Generation Unit (CGU) can be individually disabled  by setting the 
1373:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * specific bits in the \a CLKCLR register.\n
1374:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is recommended to use following steps to verify whether clock source of the peripheral is ena
1375:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_DisableClock with desired peripheral identifier.\n
1376:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * - Call \a XMC_SCU_CLOCK_IsClockEnabled with same peripheral identifier to verify whether periphe
1377:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1378:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_RESET_AssertPeripheralReset() \n\n\n
1379:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1380:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
1381:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1382:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1383:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1384:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock   Peripheral for which the clock status has to be checked. \n
1385:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_t to select the peripheral.
1386:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1387:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return bool  Status of peripheral clock.\n
1388:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: \a true if peripheral clock is enabled. \a false if peripheral clock is disable
1389:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1390:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1391:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Checks the status of peripheral source clock.\n\n
1392:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The status of peripheral source clock is read from the \a CLKSTATn register. 
1393:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Returns \a true if clock is enabled and returns \a false otherwise.
1394:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1395:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableClock(), XMC_SCU_CLOCK_DisableClock() \n\n\n
1396:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1397:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** bool XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
1398:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1399:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1400:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1401:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Source of clock for fSYS.\n
1402:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1403:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI for selecting internal fast clock as fSYS.\n
1404:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL for selecting the output of PLL fPLL as fSYS.
1405:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1406:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1407:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1408:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1409:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source for system clock (fSYS).\n\n
1410:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * System clock is selected by setting \a SYSSEL bits in the \a SYSCLKCR register.
1411:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSCLKSRC_PLL is selected, then the dividers of the PLL have to be
1412:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * additionally configured to achieve the required system clock frequency. 
1413:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   * \par<b>Related APIs:</b><BR>
1414:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_StartSystemPll(), XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1415:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1416:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
1417:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1418:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1419:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_SYSCLKSRC_t   Source of clock for fSYS.\n
1420:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSCLKSRC_t to select the source of clock.\n
1421:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_OFI - internal fast clock selected as fSYS.\n
1422:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_SYSCLKSRC_PLL - output of PLL fPLL selected as fSYS.
1423:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1424:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1425:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the selected source of system clock (fSYS). \n\n
1426:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selected source of fSYS is obtained by reading \a SYSSEL bits of \a SYSCLKCR register.
1427:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1428:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource(), XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
1429:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1430:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
1431:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1432:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSCLKSRC_t)(SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk);
1433:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1434:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1435:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1436:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1437:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1438:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to select the source of clock.\n
1439:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL as source of USB clock(fUSB/
1440:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL as source of USB clock(fUSB
1441:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1442:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1443:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1444:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1445:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of USB/SDMMC clock (fUSB/SDMMC).\n\n
1446:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * USB and SDMMC use a common clock source. They can either use fUSB PLL or fPLL as the source of c
1447:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The selection is done by configuring the \a USBSEL bits of \a USBCLKCR register.
1448:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1449:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1450:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1451:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
1452:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1453:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1454:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_USBCLKSRC_t   Source of clock for USB and SDMMC(fUSB/SDMMC).\n
1455:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_USBCLKSRC_t to identify the source of clock.\n
1456:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_USBPLL - output of USB PLL is selected as source of USB
1457:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL - output of PLL fPLL is selected as source of US
1458:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1459:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1460:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the selected source of USB and SDMMC clock frequency.\n\n
1461:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The clock source is read from from the \a USBSEL bits of \a USBCLKCR register.
1462:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1463:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
1464:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1465:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
1466:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1467:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_USBCLKSRC_t)(SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk);
1468:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1469:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1470:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1471:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1472:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Clock source for watchdog timer.\n
1473:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1474:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1475:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1476:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1477:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1478:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1479:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1480:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1481:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of WDT clock (fWDT).\n\n
1482:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The selected value is configured to the \a WDTSEL bits of \a WDTCLKCR register.
1483:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The watchdog timer counts at the frequency selected using this API. So the time for
1484:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * timeout or pre-warning of watchdog has to be calculated based on this selection.
1485:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1486:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1487:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_GetWdtClockFrequency() \n\n\n
1488:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1489:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
1490:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1491:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1492:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_WDTCLKSRC_t   Clock source configured for watchdog timer.\n
1493:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type XMC_SCU_CLOCK_WDTCLKSRC_t to identify the clock source.\n
1494:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_OFI - internal fast oscillator (fOFI)\n
1495:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_STDBY - backup standby clock (fSTDBY)\n
1496:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  XMC_SCU_CLOCK_WDTCLKSRC_PLL - PLL output clock (fPLL)
1497:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1498:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1499:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of clock used for watchdog timer.\n\n
1500:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTSEL bits of \a WDTCLKCR register.
1501:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The time for timeout or pre-warning of watchdog has to be calculated based on 
1502:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the clock source selected.
1503:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1504:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockDivider(), XMC_SCU_CLOCK_SetWdtClockSource() \n\n\n
1505:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1506:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
1507:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1508:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_WDTCLKSRC_t)(SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk);
1509:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1510:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1511:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1512:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1513:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source   Source for standby clock.\n
1514:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1515:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1516:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1517:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1518:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1519:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1520:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1521:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of Standby clock (fSTDBY).\n\n
1522:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Clock source is configured by setting the \a STDBYSEL bits of \a HDCR register.
1523:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Hibernate domain should be enabled explicitly before using the API.
1524:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1525:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetStdbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1526:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1527:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
1528:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1529:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1530:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source clock of standby clock(fSTDBY).\n
1531:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: Use type @ref XMC_SCU_HIB_STDBYCLKSRC_t to identify the clock source.\n
1532:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSI - internal slow oscillator (fOSI) \n
1533:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    XMC_SCU_HIB_STDBYCLKSRC_OSCULP - ultra low power osciallator (fULP) \n
1534:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1535:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1536:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of standby clock (fSTDBY).\n\n
1537:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a STDBYSEL bits of \a HDCR register.\n
1538:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1539:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetStandbyClockSource(), XMC_SCU_HIB_EnableHibernateDomain() \n\n\n
1540:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1541:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
1542:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1543:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_STDBYSEL_Msk);
1544:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1545:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1546:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1547:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1548:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Source of RTC clock.\n
1549:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1550:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1551:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1552:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1553:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1554:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1555:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1556:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of RTC clock (fRTC).\n\n
1557:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured to \a RCS bit of \a HDCR register.
1558:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * fULP needs external input powered by VBAT or VDDP. fOSI is internal clock.
1559:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1560:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1561:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_GetRtcClockSource() \n\n\n
1562:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1563:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
1564:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1565:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1566:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_HIB_RTCCLKSRC_t   Source of RTC clock.\n
1567:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            \b Range: Use type @ref XMC_SCU_HIB_RTCCLKSRC_t to identify the clock source.\n
1568:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_OSI - internal slow oscillator(fOSI). \n
1569:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                       XMC_SCU_HIB_RTCCLKSRC_ULP - ultra low power oscillator(fULP). \n
1570:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1571:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1572:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of RTC clock (fRTC).
1573:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a RCS bit of \a HDCR register.
1574:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The frequency of the clock will be 32.768 kHz.
1575:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1576:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_HIB_SetRtcClockSource() \n\n\n
1577:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1578:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
1579:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1580:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_HIB_RTCCLKSRC_t)(SCU_HIBERNATE->HDCR & SCU_HIBERNATE_HDCR_RCS_Msk);
1581:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1582:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1583:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1584:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1585:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param clock  Source of external clock output(fEXT).\n
1586:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1587:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1588:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1589:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1590:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC42
1591:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1592:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1593:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1594:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC41
1595:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1596:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1597:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1598:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1599:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1600:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1601:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of external clock out (fEXT).\n\n
1602:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value will be configured to \a ECKSEL bits of \a EXTCLKCR register.
1603:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1604:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1605:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1606:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
1607:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1608:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1609:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_EXTOUTCLKSRC_t   Source of external clock output(fEXT).\n
1610:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *           \b Range: Use type @ref XMC_SCU_CLOCK_EXTOUTCLKSRC_t to identify the clock.\n
1611:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS - system clock fSYS. \n
1612:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_USB - USB clock fUSB. \n
1613:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL - PLL output fPLL. \n
1614:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC42
1615:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1616:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1617:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \if XMC41
1618:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                      XMC_SCU_CLOCK_EXTOUTCLKSRC_STDBY - Standby clock fSTDBY. \n
1619:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \endif
1620:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1621:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1622:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of external clock output(fEXT).\n\n
1623:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a ECKSEL bits of \a EXTCLKCR register.
1624:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1625:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1626:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1627:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
1628:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1629:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKSEL_Msk);
1630:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1631:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1632:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1633:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1634:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param source  Source of clock for system PLL.\n
1635:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1636:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1637:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1638:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1639:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1640:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1641:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1642:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Selects the source of system PLL.\n\n
1643:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured to \a VCOBYP bit of \a PLLCON0 register.
1644:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If \a XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP is selected, ensure that the high performance oscillator 
1645:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * enabled by using the API XMC_SCU_CLOCK_EnableHighPerformanceOscillator().
1646:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1647:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator()\n\n\n
1648:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1649:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
1650:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1651:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1652:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return XMC_SCU_CLOCK_OSCCLKSRC_t   Source of clock for system PLL.\n
1653:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *        \b Range: Use type @ref XMC_SCU_CLOCK_SYSPLLCLKSRC_t for identifying the clock source.\n
1654:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP - External High performance oscillat
1655:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                            XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI - Internal fast clock (fOFI).
1656:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1657:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1658:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the source of system PLL clock (fPLL). \n\n
1659:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a VCOBYP bit of \a PLLCON0 register.
1660:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1661:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator(), XMC_SCU_CLOCK_SetSystemPllClockSource()\n\n\n
1662:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1663:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
1664:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1665:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(SCU_PLL->PLLCON0 & SCU_PLL_PLLCON0_VCOBYP_Msk);
1666:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1667:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1668:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0) 
1669:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE void XMC_SCU_CLOCK_SetECATClockSource(const XMC_SCU_CLOCK_ECATCLKSRC_t source)
1670:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1671:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   SCU_CLK->ECATCLKCR = (SCU_CLK->ECATCLKCR & ((uint32_t)~SCU_CLK_ECATCLKCR_ECATSEL_Msk)) |
1672:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****                       ((uint32_t)source);
1673:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1674:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1675:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE XMC_SCU_CLOCK_ECATCLKSRC_t XMC_SCU_CLOCK_GetECATClockSource(void)
1676:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1677:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (XMC_SCU_CLOCK_ECATCLKSRC_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECATSEL_Msk) >> SCU_C
1678:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1679:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
1680:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1681:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1682:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1683:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param divider   Ratio of fSYS clock source to the value of fSYS.
1684:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 1 to 256.
1685:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1686:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1687:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1688:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1689:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the ratio of system clock source to the value of system clock frequency.\n\n
1690:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured as \a SYSDIV bits of \a SYSCLKCR register. The divider value is 
1691:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * decremented by 1 before configuring.
1692:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1693:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1694:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1695:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
1696:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1697:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1698:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   Ratio of fSYS clock source to the value of fSYS.
1699:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 1 to 256.
1700:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1701:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1702:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the value of ratio between the source of system clock to the the value of system clock 
1703:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a SYSDIV bits of \a SYSCLKCR register.
1704:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1705:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockDivider(),  XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
1706:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1707:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
1708:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1709:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) >> SCU_CLK_SYSCLKCR_SYSDIV_Po
1710:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1711:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1712:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1713:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1714:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio of fCCU clock source to the value of fCCU.
1715:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 0 or 1.\n
1716:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
1717:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
1718:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1719:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1720:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1721:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1722:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the divider for CCU clock source. \n\n
1723:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Capture compare unit(CCU) can take either fSYS or fSYS/2 as the source of clock.
1724:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The configuration is set to \a CCUDIV bit of \a CCUCLKCR register. The CCUDIV bit is 1 bit wide.
1725:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1726:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1727:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider() \n\n\n
1728:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1729:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
1730:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1731:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1732:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of fCCU clock source to the value of fCCU.
1733:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *              \b Range: 0 or 1.\n
1734:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  0-> fCCU= fSYS \n
1735:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                  1-> fCCU= fSYS/2.
1736:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1737:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1738:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio of CCU clock(fCCU) to system clock(fSYS).\n\n
1739:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a CCUDIV bit of \a CCUCLKCR register.
1740:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1741:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1742:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCcuClockDivider() \n\n\n
1743:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1744:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
1745:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1746:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CCUCLKCR & SCU_CLK_CCUCLKCR_CCUDIV_Msk) >> SCU_CLK_CCUCLKCR_CCUDIV_Po
1747:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1748:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1749:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1750:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1751:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio between system clock(fSYS) and CPU clock(fCPU).
1752:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1753:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
1754:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
1755:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1756:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1757:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1758:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1759:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the CPU clock by setting the divider value for the system clock. \n\n
1760:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is set to the \a CPUDIV bit of \a CPUCLKCR register.
1761:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1762:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCpuClockDivider() \n\n\n
1763:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1764:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
1765:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1766:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1767:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   Ratio between system clock(fSYS) and CPU clock(fCPU).
1768:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1769:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            0-> fCPU= fSYS. \n
1770:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            1-> fCPU= fSYS/2.
1771:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1772:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1773:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between system clock(fSYS) and CPU clock(fCPU). \n\n
1774:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a CPUDIV bit of \a CPUCLKCR register.
1775:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1776:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetCpuClockDivider() \n\n\n
1777:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1778:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
1779:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1780:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_CPUDIV_Po
1781:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1782:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1783:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1784:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1785:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio of peripheral clock source to the value of peripheral clock.\n
1786:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1787:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
1788:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
1789:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1790:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1791:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1792:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1793:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the peripheral clock by setting the divider for CPU clock(fCPU).\n\n
1794:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The peripheral clock can be equal to either fCPU or fCPU/2. The value is configured to \a PBDIV 
1795:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1796:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1797:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetPeripheralClockDivider() \n\n\n
1798:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1799:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
1800:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1801:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1802:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of peripheral clock source to the value of peripheral clock.\n
1803:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 0 or 1.\n
1804:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                0-> fPERIPH= fCPU.\n
1805:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                1-> fPERIPH= fCPU/2.
1806:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1807:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1808:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio of CPU clock(fCPU) to peripheral clock(fPERIPH).\n\n
1809:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a PBDIV bit of \a PBCLKCR register.
1810:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1811:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetPeripheralClockDivider() \n\n\n
1812:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1813:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
1814:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1815:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->PBCLKCR & SCU_CLK_PBCLKCR_PBDIV_Msk) >> SCU_CLK_PBCLKCR_PBDIV_Pos);
1816:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1817:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1818:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1819:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1820:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio   Ratio of PLL output clock(fPLL) to USB clock(fUSB).
1821:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 8.
1822:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1823:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1824:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1825:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1826:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the USB clock(fUSB) by setting the USB clock divider. \n\n
1827:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is decremented by 1 before setting it to \a USBDIV bits of \a USBCLKCR register.
1828:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1829:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1830:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockDivider(), XMC_SCU_CLOCK_SetUsbClockSource() \n\n\n
1831:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1832:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
1833:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1834:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1835:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1836:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL output clock(fPLL) to USB clock(fUSB).
1837:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 8.
1838:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1839:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1840:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between PLL output frequency(fPLL) and USB clock(fUSB).\n\n
1841:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a USBDIV bit of \a USBCLKCR register.
1842:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1843:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetUsbClockDivider(), XMC_SCU_CLOCK_GetUsbClockSource() \n\n\n
1844:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1845:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
1846:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1847:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->USBCLKCR & SCU_CLK_USBCLKCR_USBDIV_Msk) >> SCU_CLK_USBCLKCR_USBDIV_Po
1848:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1849:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1850:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1851:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1852:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(EBU)
1853:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1854:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1855:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
1856:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 64.
1857:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1858:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1859:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1860:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1861:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the EBU clock(fEBU) by setting the divider value.\n\n
1862:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The clock divider is configured to the \a EBUDIV bits of \a EBUCLKCR register.
1863:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1864:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetEbuClockDivider() \n\n\n
1865:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1866:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
1867:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1868:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1869:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1870:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio of PLL clock(fPLL) to EBU clock(fEBU).\n
1871:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 64.
1872:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1873:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1874:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between PLL clock(fPLL) and EBU clock(fEBU).\n\n
1875:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a EBUDIV bits of \a EBUCLKCR register.
1876:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1877:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetEbuClockDivider() \n\n\n
1878:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1879:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
1880:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1881:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EBUCLKCR & SCU_CLK_EBUCLKCR_EBUDIV_Msk) >> SCU_CLK_EBUCLKCR_EBUDIV_Po
1882:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1883:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
1884:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1885:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1886:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1887:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio  Ratio between the source of WDT clock and the WDT clock.\n
1888:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 256.
1889:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1890:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1891:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1892:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1893:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the WDT clock by setting the clock divider for the WDT clock source.\n\n
1894:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is configured to \a WDTDIV bits of \a WDTCLKCR register. The value of divider
1895:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * is decremented by 1 before configuring. Check the selected clock source for the WDT clock
1896:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * before configuring the divider using the API XMC_SCU_CLOCK_SetWdtClockSource().
1897:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1898:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_GetWdtClockDivider() \n\n\n
1899:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1900:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
1901:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1902:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1903:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1904:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the source of WDT clock and the WDT clock.\n
1905:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 256.
1906:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1907:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1908:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the ratio between the WDT parent clock and the WDT clock. \n\n
1909:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a WDTDIV bits of \a WDTCLKCR register.
1910:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Ensure that the WDT parent clock is considered before using the value of
1911:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the divider value.
1912:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1913:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetWdtClockSource(), XMC_SCU_CLOCK_SetWdtClockDivider() \n\n\n
1914:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1915:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
1916:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1917:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->WDTCLKCR & SCU_CLK_WDTCLKCR_WDTDIV_Msk) >> SCU_CLK_WDTCLKCR_WDTDIV_Po
1918:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1919:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1920:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1921:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1922:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @param ratio   Ratio between the external output parent clock selected and the output clock.\n
1923:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 512.
1924:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1925:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1926:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1927:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1928:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Configures the external output clock by setting the divider value for the parent clock. \n\n
1929:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value will be configured to \a ECKDIV bits of \a EXTCLKCR register.
1930:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The divider value is decremented by 1 before storing it to the bit fields.
1931:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Ensure that the source of external output clock is configured appropriately using the API
1932:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource().
1933:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1934:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetExternalOutputClockSource(), XMC_SCU_CLOCK_GetExternalOutputClockDivider() \n\n
1935:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1936:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
1937:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1938:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1939:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1940:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Ratio between the external output parent clock selected and the output clock.\
1941:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: 1 to 512.
1942:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1943:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1944:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the divider value applied on parent clock before the generation of external output cloc
1945:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained by reading \a EXTDIV bit of \a EXTCLKCR register.
1946:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1947:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetExternalOutputClockSource(), XMC_SCU_CLOCK_SetExternalOutputClockDivider() \n\n
1948:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1949:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
1950:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1951:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->EXTCLKCR & SCU_CLK_EXTCLKCR_ECKDIV_Msk) >> SCU_CLK_EXTCLKCR_ECKDIV_Po
1952:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1953:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1954:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #if defined(ECAT0)
1955:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_SetECATClockDivider(const uint32_t divider);
1956:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1957:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetECATClockDivider(void)
1958:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
1959:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return (uint32_t)((SCU_CLK->ECATCLKCR & SCU_CLK_ECATCLKCR_ECADIV_Msk) >> SCU_CLK_ECATCLKCR_ECADIV
1960:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
1961:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** #endif
1962:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1963:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1964:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1965:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1966:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1967:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1968:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables the high precision oscillator by configuring external crystal mode.\n\n
1969:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 0, there by configuring the 
1970:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * external clock input. 
1971:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1972:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableHighPerformanceOscillator() \n\n\n
1973:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1974:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
1975:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1976:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1977:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1978:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1979:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1980:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables the high precision oscillator by disabling the external oscillator.\n\n
1981:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API configures \a MODE bits of \a OSCHPCTRL register to 1, there by disabling the 
1982:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * external oscillator. 
1983:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1984:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableHighPerformanceOscillator() \n\n\n
1985:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
1986:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
1987:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
1988:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
1989:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1990:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
1991:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
1992:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
1993:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Enables ultra low power oscillator(ULP). \n\n
1994:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It enables the hibernate domain, configures the ultra low power oscillator
1995:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * uisng the \a MODE bits of the \a OSCULCTRL register. The \a Mode bits will be
1996:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * reset to 0 to enable the low power oscillator. Mirror register update delays 
1997:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * are handled internally.
1998:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
1999:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_DisableLowPowerOscillator() \n\n\n
2000:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2001:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
2002:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2003:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2004:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2005:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return None
2006:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2007:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2008:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Disables ultra low power oscillator.\n\n
2009:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It is disabled by setting the \a MODE bits of \a OSCULCTRL register to value 2.
2010:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * By default on power up, the ultra low power osciallator is disabled.
2011:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2012:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_EnableLowPowerOscillator() \n\n\n
2013:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2014:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
2015:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2016:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2017:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2018:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   System frequency in Hertz.\n
2019:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            \b Range: clock frequency in Hertz. Range of the value depends on the source clock fr
2020:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *            and the configured values of dividers.
2021:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2022:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2023:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the value of system PLL output clock frequency(fPLL).\n\n
2024:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API uses \a N-DIV,  \a P-DIV,  \a K1-DIV,  \a K2-DIV bits information from \a PLLCON1 regist
2025:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * VCOBYP bit information from \a PLLCON0 register. It calculates frequency of system pll clock usi
2026:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If normal Mode : fPLL = (fOSC * N)/(P * K2).
2027:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If prescaler mode: fPLL = fOSC/ K1.
2028:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2029:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_SetSystemClockSource() \n\n\n
2030:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2031:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
2032:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2033:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2034:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2035:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  Source clock used for deriving system clock.\n
2036:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *          \b Range: fOHP frequency if external high precision frequency is used. \n
2037:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *                    fOFI fast internal clock frequency.
2038:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2039:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2040:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the value of the input clock frequency for deriving the system clock.
2041:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The API retrieves frequency of system PLL input clock (fPLLin).
2042:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Based on \a PINSEL bits information from \a PLLCON2 register, the parent clock source is obtaine
2043:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * This bit field specifies if fOHP or fOFI is used for deriving system clock.
2044:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * System clock frequency is obtained by dividing the source clock frequency with different divider
2045:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2046:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockFrequency() \n\n\n
2047:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2048:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
2049:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2050:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2051:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2052:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   USB PLL output clock frequency.
2053:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2054:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2055:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the frequency of USB PLL output clock (fUSBPLL).\n\n
2056:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * It obtains the \a VCOBYP bits information from \a USBPLLCON register and decides if USB PLL mode
2057:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If USB PLL mode is used, the USB clock frequency is obtained by dividing the source clock by USB
2058:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The frequency is obtained using following formula:\n
2059:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If Normal Mode : fUSBPLL = (fOSC * N)/(P * 2).\n
2060:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * If Prescaler mode: fPLL = fOSC.
2061:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2062:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency() \n\n\n
2063:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2064:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
2065:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2066:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2067:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2068:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   System clock frequency in Hertz.
2069:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2070:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2071:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the frequency of system clock (fSYS).\n\n
2072:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value obtained by dividing \a CPUDIV bits information of \a CPUCLKCR register with SystemCor
2073:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Based on these values, fSYS clock frequency is derived using the following formula:\n
2074:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * fSYS = fCPU << CPUDIV.
2075:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2076:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbPllClockFrequency() \n\n\n
2077:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2078:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
2079:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 145              	 .loc 2 2079 0
 146              	 .cfi_startproc
 147              	 
 148              	 
 149              	 
 150 0000 80B4     	 push {r7}
 151              	.LCFI12:
 152              	 .cfi_def_cfa_offset 4
 153              	 .cfi_offset 7,-4
 154 0002 00AF     	 add r7,sp,#0
 155              	.LCFI13:
 156              	 .cfi_def_cfa_register 7
2080:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return SystemCoreClock << ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) >> SCU_CLK_CPUCLKCR_
 157              	 .loc 2 2080 0
 158 0004 064B     	 ldr r3,.L6
 159 0006 1A68     	 ldr r2,[r3]
 160 0008 064B     	 ldr r3,.L6+4
 161 000a 1B69     	 ldr r3,[r3,#16]
 162 000c 03F00103 	 and r3,r3,#1
 163 0010 02FA03F3 	 lsl r3,r2,r3
2081:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
 164              	 .loc 2 2081 0
 165 0014 1846     	 mov r0,r3
 166 0016 BD46     	 mov sp,r7
 167              	.LCFI14:
 168              	 .cfi_def_cfa_register 13
 169              	 
 170 0018 5DF8047B 	 ldr r7,[sp],#4
 171              	.LCFI15:
 172              	 .cfi_restore 7
 173              	 .cfi_def_cfa_offset 0
 174 001c 7047     	 bx lr
 175              	.L7:
 176 001e 00BF     	 .align 2
 177              	.L6:
 178 0020 00000000 	 .word SystemCoreClock
 179 0024 00460050 	 .word 1342195200
 180              	 .cfi_endproc
 181              	.LFE192:
 183              	 .section .text.XMC_SCU_CLOCK_GetEthernetClockFrequency,"ax",%progbits
 184              	 .align 2
 185              	 .thumb
 186              	 .thumb_func
 188              	XMC_SCU_CLOCK_GetEthernetClockFrequency:
 189              	.LFB193:
2082:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  
2083:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2084:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2085:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2086:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t  CCU clock frequency in Hertz.
2087:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2088:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2089:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the frequency of clock(fCPU) used for CCU4, CCU8, POSIF and HRPWM.\n\n
2090:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained from \a CCUDIV bits of \a CCUCLKCR register and system clock (fSYS) freque
2091:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Based on these values, fCCU clock frequency is calculated using following formula:\n
2092:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * fCCU = fSYS >> CCUDIV.\n
2093:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2094:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetCcuClockDivider(), XMC_SCU_CLOCK_GetSystemClockFrequency() \n\n\n
2095:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2096:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void);
2097:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2098:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2099:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   USB clock frequency in Hertz.
2100:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2101:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2102:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the frequency of USB and SDMMC clock(fUSB/fSDMMC).\n\n
2103:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is obtained from \a USBDIV bits of \a USBCLKCR register and USB clock source.
2104:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Based on these values fUSB/fSDMMC clock frequency is calculated using following formula:\n
2105:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * if USB clock source = USBPLL: fUSB/fSDMMC = fUSBPLL/(USBDIV + 1).\n
2106:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * if USB clock source = PLL:  fUSB/fSDMMC = fPLL/(USBDIV + 1).\n
2107:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2108:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2109:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetUsbClockSource(), XMC_SCU_CLOCK_GetUsbClockDivider() \n\n\n
2110:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2111:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void); 
2112:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** 
2113:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** /**
2114:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * @return uint32_t   Ethernet clock frequency in Hertz.
2115:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  *
2116:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Description</b><br>
2117:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * Provides the frequency of Ethernet clock(fETH).\n\n
2118:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * The value is derived from system clock frequency(fSYS). It is calculated using
2119:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * the following formula:\n
2120:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * fETH = fSYS >> 1;
2121:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * \par<b>Related APIs:</b><BR>
2122:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  * XMC_SCU_CLOCK_GetSystemClockFrequency() \n\n\n
2123:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****  */
2124:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** __STATIC_INLINE uint32_t XMC_SCU_CLOCK_GetEthernetClockFrequency(void)
2125:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** {
 190              	 .loc 2 2125 0
 191              	 .cfi_startproc
 192              	 
 193              	 
 194 0000 80B5     	 push {r7,lr}
 195              	.LCFI16:
 196              	 .cfi_def_cfa_offset 8
 197              	 .cfi_offset 7,-8
 198              	 .cfi_offset 14,-4
 199 0002 00AF     	 add r7,sp,#0
 200              	.LCFI17:
 201              	 .cfi_def_cfa_register 7
2126:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h ****   return XMC_SCU_CLOCK_GetSystemClockFrequency() >> 1U;
 202              	 .loc 2 2126 0
 203 0004 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 204 0008 0346     	 mov r3,r0
 205 000a 5B08     	 lsrs r3,r3,#1
2127:D:\Naukowe\BLDC_workspace\PWM_from_ex\Libraries\XMCLib\inc\xmc4_scu.h **** }
 206              	 .loc 2 2127 0
 207 000c 1846     	 mov r0,r3
 208 000e 80BD     	 pop {r7,pc}
 209              	 .cfi_endproc
 210              	.LFE193:
 212              	 .section .text.XCM_ETH_MAC_IsNormalEvent,"ax",%progbits
 213              	 .align 2
 214              	 .thumb
 215              	 .thumb_func
 217              	XCM_ETH_MAC_IsNormalEvent:
 218              	.LFB202:
 219              	 .file 3 "../Libraries/XMCLib/src/xmc_eth_mac.c"
   1:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
   2:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
   3:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * @file xmc_eth_mac.c
   4:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * @date 2015-10-27
   5:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *
   6:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * @cond
   7:../Libraries/XMCLib/src/xmc_eth_mac.c ****  **************************************************************************************************
   8:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * XMClib v2.1.2 - XMC Peripheral Driver Library 
   9:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *
  10:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Copyright (c) 2015, Infineon Technologies AG
  11:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * All rights reserved.                        
  12:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *                                             
  13:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  14:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * following conditions are met:   
  15:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *                                                                              
  16:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  17:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * disclaimer.                        
  18:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * 
  19:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  20:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  21:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * 
  22:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  23:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * products derived from this software without specific prior written permission.                  
  24:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *                                                                              
  25:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  26:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  27:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  28:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  29:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  30:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  31:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  32:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *                                                                              
  33:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  34:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Infineon Technologies AG dave@infineon.com).                                                    
  35:../Libraries/XMCLib/src/xmc_eth_mac.c ****  **************************************************************************************************
  36:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *
  37:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Change History
  38:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * --------------
  39:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *
  40:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * 2015-09-01:
  41:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *     - Add clock gating control in enable/disable APIs
  42:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *     - Add transmit polling if run out of buffers
  43:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *
  44:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * 2015-06-20:
  45:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *     - Initial
  46:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *
  47:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * @endcond
  48:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
  49:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  50:../Libraries/XMCLib/src/xmc_eth_mac.c **** /*******************************************************************************
  51:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * HEADER FILES
  52:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *******************************************************************************/
  53:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  54:../Libraries/XMCLib/src/xmc_eth_mac.c **** #include <xmc_eth_mac.h>
  55:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  56:../Libraries/XMCLib/src/xmc_eth_mac.c **** #if defined (ETH0)
  57:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  58:../Libraries/XMCLib/src/xmc_eth_mac.c **** #include <stdlib.h>
  59:../Libraries/XMCLib/src/xmc_eth_mac.c **** #include <xmc_scu.h>
  60:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  61:../Libraries/XMCLib/src/xmc_eth_mac.c **** /*******************************************************************************
  62:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * MACROS
  63:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *******************************************************************************/
  64:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  65:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
  66:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * ETH MAC clock speed
  67:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
  68:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_CLK_SPEED_35MHZ  (35000000U)  /**< ETH MAC clock speed 35 MHZ */
  69:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_CLK_SPEED_60MHZ  (60000000U)  /**< ETH MAC clock speed 60 MHZ */
  70:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_CLK_SPEED_100MHZ (100000000U) /**< ETH MAC clock speed 100 MHZ */
  71:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_CLK_SPEED_150MHZ (150000000U) /**< ETH MAC clock speed 150 MHZ */
  72:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_CLK_SPEED_200MHZ (200000000U) /**< ETH MAC clock speed 200 MHZ */
  73:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_CLK_SPEED_250MHZ (250000000U) /**< ETH MAC clock speed 250 MHZ */
  74:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  75:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
  76:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * ETH MAC MDC divider
  77:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
  78:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_MDC_DIVIDER_16  (2U << ETH_GMII_ADDRESS_CR_Pos) /**< MDC clock: ETH clock/16 */
  79:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_MDC_DIVIDER_26  (3U << ETH_GMII_ADDRESS_CR_Pos) /**< MDC clock: ETH clock/26 */
  80:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_MDC_DIVIDER_42  (0U << ETH_GMII_ADDRESS_CR_Pos) /**< MDC clock: ETH clock/42 */
  81:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_MDC_DIVIDER_62  (1U << ETH_GMII_ADDRESS_CR_Pos) /**< MDC clock: ETH clock/62 */
  82:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_MDC_DIVIDER_102 (4U << ETH_GMII_ADDRESS_CR_Pos) /**< MDC clock: ETH clock/102 *
  83:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define XMC_ETH_MAC_MDC_DIVIDER_124 (5U << ETH_GMII_ADDRESS_CR_Pos) /**< MDC clock: ETH clock/124 *
  84:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
  85:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
  86:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * TDES0 Descriptor TX Packet Control/Status
  87:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
  88:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_OWN  (0x80000000U) /**< Own bit 1=DMA, 0=CPU */
  89:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_IC   (0x40000000U) /**< Interrupt on competition */
  90:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_LS   (0x20000000U) /**< Last segment */
  91:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_FS   (0x10000000U) /**< First segment */
  92:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_DC   (0x08000000U) /**< Disable CRC */
  93:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_DP   (0x04000000U) /**< Disable pad */
  94:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_TTSE (0x02000000U) /**< Transmit time stamp enable */
  95:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_CIC  (0x00C00000U) /**< Checksum insertion control */
  96:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_TER  (0x00200000U) /**< Transmit end of ring */
  97:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_TCH  (0x00100000U) /**< Second address chained */
  98:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_TTSS (0x00020000U) /**< Transmit time stamp status */
  99:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_IHE  (0x00010000U) /**< IP header error */
 100:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_ES   (0x00008000U) /**< Error summary */
 101:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_JT   (0x00004000U) /**< Jabber timeout */
 102:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_FF   (0x00002000U) /**< Frame flushed */
 103:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_IPE  (0x00001000U) /**< IP payload error */
 104:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_LOC  (0x00000800U) /**< Loss of carrier */
 105:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_NC   (0x00000400U) /**< No carrier */
 106:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_LC   (0x00000200U) /**< Late collision */
 107:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_EC   (0x00000100U) /**< Excessive collision */
 108:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_VF   (0x00000080U) /**< VLAN frame */
 109:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_CC   (0x00000078U) /**< Collision count */
 110:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_ED   (0x00000004U) /**< Excessive deferral */
 111:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_UF   (0x00000002U) /**< Underflow error */
 112:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_TDES0_DB   (0x00000001U) /**< Deferred bit */
 113:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 114:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
 115:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * RDES0 Descriptor RX Packet Status
 116:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
 117:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_OWN  (0x80000000U) /**< Own bit 1=DMA, 0=CPU */
 118:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_AFM  (0x40000000U) /**< Destination address filter fail */
 119:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_FL   (0x3FFF0000U) /**< Frame length mask */
 120:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_ES   (0x00008000U) /**< Error summary */
 121:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_DE   (0x00004000U) /**< Descriptor error */
 122:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_SAF  (0x00002000U) /**< Source address filter fail */
 123:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_LE   (0x00001000U) /**< Length error */
 124:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_OE   (0x00000800U) /**< Overflow error */
 125:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_VLAN (0x00000400U) /**< VLAN tag */
 126:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_FS   (0x00000200U) /**< First descriptor */
 127:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_LS   (0x00000100U) /**< Last descriptor */
 128:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_TSA  (0x00000080U) /**< Timestamp available */
 129:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_LC   (0x00000040U) /**< Late collision */
 130:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_FT   (0x00000020U) /**< Frame type */
 131:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_RWT  (0x00000010U) /**< Receive watchdog timeout */
 132:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_RE   (0x00000008U) /**< Receive error */
 133:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_DBE  (0x00000004U) /**< Dribble bit error */
 134:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_CE   (0x00000002U) /**< CRC error */
 135:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES0_ESA  (0x00000001U) /**< Extended Status/Rx MAC address */
 136:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 137:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
 138:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * RDES1 Descriptor RX Packet Control
 139:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
 140:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES1_RBS2 (0x1FFF0000U) /**< Receive buffer 2 size */
 141:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES1_RER  (0x00008000U) /**< Receive end of ring */
 142:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES1_RCH  (0x00004000U) /**< Second address chained */
 143:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_DMA_RDES1_RBS1 (0x00001FFFU) /**< Receive buffer 1 size */
 144:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 145:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
 146:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Normal MAC events
 147:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
 148:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_EVENT_NORMAL (XMC_ETH_MAC_EVENT_TRANSMIT |\
 149:../Libraries/XMCLib/src/xmc_eth_mac.c ****                               XMC_ETH_MAC_EVENT_TRANSMIT_BUFFER_UNAVAILABLE |\
 150:../Libraries/XMCLib/src/xmc_eth_mac.c ****                               XMC_ETH_MAC_EVENT_RECEIVE |\
 151:../Libraries/XMCLib/src/xmc_eth_mac.c ****                               XMC_ETH_MAC_EVENT_EARLY_RECEIVE)
 152:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 153:../Libraries/XMCLib/src/xmc_eth_mac.c **** /**
 154:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * Abnormal MAC events
 155:../Libraries/XMCLib/src/xmc_eth_mac.c ****  */
 156:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_MAC_EVENT_ABNORMAL (XMC_ETH_MAC_EVENT_TRANSMIT_PROCESS_STOPPED |\
 157:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_TRANSMIT_JABBER_TIMEOUT |\
 158:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_RECEIVE_OVERFLOW |\
 159:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_TRANSMIT_UNDERFLOW |\
 160:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_RECEIVE_BUFFER_UNAVAILABLE |\
 161:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_RECEIVE_PROCESS_STOPPED |\
 162:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_RECEIVE_WATCHDOG_TIMEOUT |\
 163:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_EARLY_TRANSMIT |\
 164:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                 XMC_ETH_MAC_EVENT_BUS_ERROR)
 165:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 166:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Definition needed in case of device header file previous to v1.5.1*/
 167:../Libraries/XMCLib/src/xmc_eth_mac.c **** #ifndef ETH_BUS_MODE_ATDS_Msk
 168:../Libraries/XMCLib/src/xmc_eth_mac.c **** #define ETH_BUS_MODE_ATDS_Msk  (0x00000080UL)
 169:../Libraries/XMCLib/src/xmc_eth_mac.c **** #endif
 170:../Libraries/XMCLib/src/xmc_eth_mac.c **** /*******************************************************************************
 171:../Libraries/XMCLib/src/xmc_eth_mac.c ****  * API IMPLEMENTATION
 172:../Libraries/XMCLib/src/xmc_eth_mac.c ****  *******************************************************************************/
 173:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 174:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Check if the event passed is a normal event */
 175:../Libraries/XMCLib/src/xmc_eth_mac.c **** __STATIC_INLINE bool XCM_ETH_MAC_IsNormalEvent(uint32_t event)
 176:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 220              	 .loc 3 176 0
 221              	 .cfi_startproc
 222              	 
 223              	 
 224              	 
 225 0000 80B4     	 push {r7}
 226              	.LCFI18:
 227              	 .cfi_def_cfa_offset 4
 228              	 .cfi_offset 7,-4
 229 0002 83B0     	 sub sp,sp,#12
 230              	.LCFI19:
 231              	 .cfi_def_cfa_offset 16
 232 0004 00AF     	 add r7,sp,#0
 233              	.LCFI20:
 234              	 .cfi_def_cfa_register 7
 235 0006 7860     	 str r0,[r7,#4]
 177:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return (bool)((event & ((uint32_t)XMC_ETH_MAC_EVENT_TRANSMIT |
 236              	 .loc 3 177 0
 237 0008 7A68     	 ldr r2,[r7,#4]
 238 000a 44F24503 	 movw r3,#16453
 239 000e 1340     	 ands r3,r3,r2
 240 0010 002B     	 cmp r3,#0
 241 0012 14BF     	 ite ne
 242 0014 0123     	 movne r3,#1
 243 0016 0023     	 moveq r3,#0
 244 0018 DBB2     	 uxtb r3,r3
 178:../Libraries/XMCLib/src/xmc_eth_mac.c ****                           (uint32_t)XMC_ETH_MAC_EVENT_TRANSMIT_BUFFER_UNAVAILABLE |
 179:../Libraries/XMCLib/src/xmc_eth_mac.c ****                           (uint32_t)XMC_ETH_MAC_EVENT_RECEIVE |
 180:../Libraries/XMCLib/src/xmc_eth_mac.c ****                           (uint32_t)XMC_ETH_MAC_EVENT_EARLY_RECEIVE)) != (uint32_t)0);
 181:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 245              	 .loc 3 181 0
 246 001a 1846     	 mov r0,r3
 247 001c 0C37     	 adds r7,r7,#12
 248              	.LCFI21:
 249              	 .cfi_def_cfa_offset 4
 250 001e BD46     	 mov sp,r7
 251              	.LCFI22:
 252              	 .cfi_def_cfa_register 13
 253              	 
 254 0020 5DF8047B 	 ldr r7,[sp],#4
 255              	.LCFI23:
 256              	 .cfi_restore 7
 257              	 .cfi_def_cfa_offset 0
 258 0024 7047     	 bx lr
 259              	 .cfi_endproc
 260              	.LFE202:
 262 0026 00BF     	 .section .text.XCM_ETH_MAC_IsAbnormalEvent,"ax",%progbits
 263              	 .align 2
 264              	 .thumb
 265              	 .thumb_func
 267              	XCM_ETH_MAC_IsAbnormalEvent:
 268              	.LFB203:
 182:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 183:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Check if the event passed is an abnormal event */
 184:../Libraries/XMCLib/src/xmc_eth_mac.c **** __STATIC_INLINE bool XCM_ETH_MAC_IsAbnormalEvent(uint32_t event)
 185:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 269              	 .loc 3 185 0
 270              	 .cfi_startproc
 271              	 
 272              	 
 273              	 
 274 0000 80B4     	 push {r7}
 275              	.LCFI24:
 276              	 .cfi_def_cfa_offset 4
 277              	 .cfi_offset 7,-4
 278 0002 83B0     	 sub sp,sp,#12
 279              	.LCFI25:
 280              	 .cfi_def_cfa_offset 16
 281 0004 00AF     	 add r7,sp,#0
 282              	.LCFI26:
 283              	 .cfi_def_cfa_register 7
 284 0006 7860     	 str r0,[r7,#4]
 186:../Libraries/XMCLib/src/xmc_eth_mac.c ****    return (bool)((event & ((uint32_t)XMC_ETH_MAC_EVENT_TRANSMIT_PROCESS_STOPPED |
 285              	 .loc 3 186 0
 286 0008 7A68     	 ldr r2,[r7,#4]
 287 000a 42F2BA73 	 movw r3,#10170
 288 000e 1340     	 ands r3,r3,r2
 289 0010 002B     	 cmp r3,#0
 290 0012 14BF     	 ite ne
 291 0014 0123     	 movne r3,#1
 292 0016 0023     	 moveq r3,#0
 293 0018 DBB2     	 uxtb r3,r3
 187:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_TRANSMIT_JABBER_TIMEOUT |
 188:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_RECEIVE_OVERFLOW |
 189:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_TRANSMIT_UNDERFLOW |
 190:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_RECEIVE_BUFFER_UNAVAILABLE |
 191:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_RECEIVE_PROCESS_STOPPED |
 192:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_RECEIVE_WATCHDOG_TIMEOUT |
 193:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_EARLY_TRANSMIT |
 194:../Libraries/XMCLib/src/xmc_eth_mac.c ****                            (uint32_t)XMC_ETH_MAC_EVENT_BUS_ERROR)) != (uint32_t)0);
 195:../Libraries/XMCLib/src/xmc_eth_mac.c ****  }
 294              	 .loc 3 195 0
 295 001a 1846     	 mov r0,r3
 296 001c 0C37     	 adds r7,r7,#12
 297              	.LCFI27:
 298              	 .cfi_def_cfa_offset 4
 299 001e BD46     	 mov sp,r7
 300              	.LCFI28:
 301              	 .cfi_def_cfa_register 13
 302              	 
 303 0020 5DF8047B 	 ldr r7,[sp],#4
 304              	.LCFI29:
 305              	 .cfi_restore 7
 306              	 .cfi_def_cfa_offset 0
 307 0024 7047     	 bx lr
 308              	 .cfi_endproc
 309              	.LFE203:
 311 0026 00BF     	 .section .text.XMC_ETH_MAC_Init,"ax",%progbits
 312              	 .align 2
 313              	 .global XMC_ETH_MAC_Init
 314              	 .thumb
 315              	 .thumb_func
 317              	XMC_ETH_MAC_Init:
 318              	.LFB204:
 196:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 197:../Libraries/XMCLib/src/xmc_eth_mac.c **** #ifdef XMC_ASSERT_ENABLE 
 198:../Libraries/XMCLib/src/xmc_eth_mac.c ****  
 199:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Check if the passed argument is a valid ETH module */ 
 200:../Libraries/XMCLib/src/xmc_eth_mac.c **** __STATIC_INLINE bool XMC_ETH_MAC_IsValidModule(ETH_GLOBAL_TypeDef *const eth)
 201:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 202:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return (eth == ETH0);
 203:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 204:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 205:../Libraries/XMCLib/src/xmc_eth_mac.c **** #endif
 206:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 207:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* ETH MAC initialize */
 208:../Libraries/XMCLib/src/xmc_eth_mac.c **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_Init(XMC_ETH_MAC_t *const eth_mac)
 209:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 319              	 .loc 3 209 0
 320              	 .cfi_startproc
 321              	 
 322              	 
 323 0000 80B5     	 push {r7,lr}
 324              	.LCFI30:
 325              	 .cfi_def_cfa_offset 8
 326              	 .cfi_offset 7,-8
 327              	 .cfi_offset 14,-4
 328 0002 84B0     	 sub sp,sp,#16
 329              	.LCFI31:
 330              	 .cfi_def_cfa_offset 24
 331 0004 00AF     	 add r7,sp,#0
 332              	.LCFI32:
 333              	 .cfi_def_cfa_register 7
 334 0006 7860     	 str r0,[r7,#4]
 210:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_STATUS_t status;
 211:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 212:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_Init: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->regs));
 213:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 214:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_Enable(eth_mac);
 335              	 .loc 3 214 0
 336 0008 7868     	 ldr r0,[r7,#4]
 337 000a FFF7FEFF 	 bl XMC_ETH_MAC_Enable
 215:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_Reset(eth_mac);
 338              	 .loc 3 215 0
 339 000e 7868     	 ldr r0,[r7,#4]
 340 0010 FFF7FEFF 	 bl XMC_ETH_MAC_Reset
 216:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 217:../Libraries/XMCLib/src/xmc_eth_mac.c ****   status = XMC_ETH_MAC_SetManagmentClockDivider(eth_mac);
 341              	 .loc 3 217 0
 342 0014 7868     	 ldr r0,[r7,#4]
 343 0016 FFF7FEFF 	 bl XMC_ETH_MAC_SetManagmentClockDivider
 344 001a 0346     	 mov r3,r0
 345 001c FB73     	 strb r3,[r7,#15]
 218:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 219:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_SetAddress(eth_mac, eth_mac->address);
 346              	 .loc 3 219 0
 347 001e 7B68     	 ldr r3,[r7,#4]
 348 0020 D3E90223 	 ldrd r2,[r3,#8]
 349 0024 7868     	 ldr r0,[r7,#4]
 350 0026 FFF7FEFF 	 bl XMC_ETH_MAC_SetAddress
 220:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 221:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Initialize MAC configuration */
 222:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->MAC_CONFIGURATION = (uint32_t)ETH_MAC_CONFIGURATION_IPC_Msk;
 351              	 .loc 3 222 0
 352 002a 7B68     	 ldr r3,[r7,#4]
 353 002c 1B68     	 ldr r3,[r3]
 354 002e 4FF48062 	 mov r2,#1024
 355 0032 1A60     	 str r2,[r3]
 223:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 224:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Initialize Filter registers */
 225:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->FLOW_CONTROL = ETH_FLOW_CONTROL_DZPQ_Msk; /* Disable Zero Quanta Pause */
 356              	 .loc 3 225 0
 357 0034 7B68     	 ldr r3,[r7,#4]
 358 0036 1B68     	 ldr r3,[r3]
 359 0038 8022     	 movs r2,#128
 360 003a 9A61     	 str r2,[r3,#24]
 226:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 227:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->OPERATION_MODE = (uint32_t)ETH_OPERATION_MODE_RSF_Msk |
 361              	 .loc 3 227 0
 362 003c 7B68     	 ldr r3,[r7,#4]
 363 003e 1B68     	 ldr r3,[r3]
 364 0040 03F58053 	 add r3,r3,#4096
 365 0044 1833     	 adds r3,r3,#24
 366 0046 4FF00872 	 mov r2,#35651584
 367 004a 1A60     	 str r2,[r3]
 228:../Libraries/XMCLib/src/xmc_eth_mac.c **** 		                          (uint32_t)ETH_OPERATION_MODE_TSF_Msk;
 229:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 230:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Increase enhanced descriptor to 8 WORDS, required when the Advanced Time-Stamp feature or Full
 231:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->BUS_MODE |= (uint32_t)ETH_BUS_MODE_ATDS_Msk;
 368              	 .loc 3 231 0
 369 004c 7B68     	 ldr r3,[r7,#4]
 370 004e 1B68     	 ldr r3,[r3]
 371 0050 7A68     	 ldr r2,[r7,#4]
 372 0052 1268     	 ldr r2,[r2]
 373 0054 02F58052 	 add r2,r2,#4096
 374 0058 1268     	 ldr r2,[r2]
 375 005a 42F08002 	 orr r2,r2,#128
 376 005e 03F58053 	 add r3,r3,#4096
 377 0062 1A60     	 str r2,[r3]
 232:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 233:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Initialize DMA Descriptors */
 234:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_InitRxDescriptors(eth_mac);
 378              	 .loc 3 234 0
 379 0064 7868     	 ldr r0,[r7,#4]
 380 0066 FFF7FEFF 	 bl XMC_ETH_MAC_InitRxDescriptors
 235:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_InitTxDescriptors(eth_mac);
 381              	 .loc 3 235 0
 382 006a 7868     	 ldr r0,[r7,#4]
 383 006c FFF7FEFF 	 bl XMC_ETH_MAC_InitTxDescriptors
 236:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 237:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Clear interrupts */
 238:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->STATUS = 0xFFFFFFFFUL;
 384              	 .loc 3 238 0
 385 0070 7B68     	 ldr r3,[r7,#4]
 386 0072 1B68     	 ldr r3,[r3]
 387 0074 03F58053 	 add r3,r3,#4096
 388 0078 1433     	 adds r3,r3,#20
 389 007a 4FF0FF32 	 mov r2,#-1
 390 007e 1A60     	 str r2,[r3]
 239:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 240:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->frame_end = NULL;
 391              	 .loc 3 240 0
 392 0080 7B68     	 ldr r3,[r7,#4]
 393 0082 0022     	 movs r2,#0
 394 0084 1A62     	 str r2,[r3,#32]
 241:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 242:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return status;
 395              	 .loc 3 242 0
 396 0086 FB7B     	 ldrb r3,[r7,#15]
 243:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 397              	 .loc 3 243 0
 398 0088 1846     	 mov r0,r3
 399 008a 1037     	 adds r7,r7,#16
 400              	.LCFI33:
 401              	 .cfi_def_cfa_offset 8
 402 008c BD46     	 mov sp,r7
 403              	.LCFI34:
 404              	 .cfi_def_cfa_register 13
 405              	 
 406 008e 80BD     	 pop {r7,pc}
 407              	 .cfi_endproc
 408              	.LFE204:
 410              	 .section .text.XMC_ETH_MAC_InitRxDescriptors,"ax",%progbits
 411              	 .align 2
 412              	 .global XMC_ETH_MAC_InitRxDescriptors
 413              	 .thumb
 414              	 .thumb_func
 416              	XMC_ETH_MAC_InitRxDescriptors:
 417              	.LFB205:
 244:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 245:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Initialize RX descriptors */
 246:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_InitRxDescriptors(XMC_ETH_MAC_t *const eth_mac)
 247:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 418              	 .loc 3 247 0
 419              	 .cfi_startproc
 420              	 
 421              	 
 422              	 
 423 0000 80B4     	 push {r7}
 424              	.LCFI35:
 425              	 .cfi_def_cfa_offset 4
 426              	 .cfi_offset 7,-4
 427 0002 85B0     	 sub sp,sp,#20
 428              	.LCFI36:
 429              	 .cfi_def_cfa_offset 24
 430 0004 00AF     	 add r7,sp,#0
 431              	.LCFI37:
 432              	 .cfi_def_cfa_register 7
 433 0006 7860     	 str r0,[r7,#4]
 248:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t i;
 249:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t next;
 250:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 251:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_InitRxDescriptors: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac
 252:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 253:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /*
 254:../Libraries/XMCLib/src/xmc_eth_mac.c ****    * Chained structure (ETH_MAC_DMA_RDES1_RCH), second address in the descriptor
 255:../Libraries/XMCLib/src/xmc_eth_mac.c ****    * (buffer2) is the next descriptor address
 256:../Libraries/XMCLib/src/xmc_eth_mac.c ****    */
 257:../Libraries/XMCLib/src/xmc_eth_mac.c ****   for (i = 0U; i < eth_mac->num_rx_buf; ++i)
 434              	 .loc 3 257 0
 435 0008 0023     	 movs r3,#0
 436 000a FB60     	 str r3,[r7,#12]
 437 000c 37E0     	 b .L17
 438              	.L19:
 258:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 259:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->rx_desc[i].status = (uint32_t)ETH_MAC_DMA_RDES0_OWN;
 439              	 .loc 3 259 0
 440 000e 7B68     	 ldr r3,[r7,#4]
 441 0010 1A69     	 ldr r2,[r3,#16]
 442 0012 FB68     	 ldr r3,[r7,#12]
 443 0014 5B01     	 lsls r3,r3,#5
 444 0016 1344     	 add r3,r3,r2
 445 0018 4FF00042 	 mov r2,#-2147483648
 446 001c 1A60     	 str r2,[r3]
 260:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->rx_desc[i].length = (uint32_t)ETH_MAC_DMA_RDES1_RCH | (uint32_t)XMC_ETH_MAC_BUF_SIZE;
 447              	 .loc 3 260 0
 448 001e 7B68     	 ldr r3,[r7,#4]
 449 0020 1A69     	 ldr r2,[r3,#16]
 450 0022 FB68     	 ldr r3,[r7,#12]
 451 0024 5B01     	 lsls r3,r3,#5
 452 0026 1344     	 add r3,r3,r2
 453 0028 44F2EE52 	 movw r2,#17902
 454 002c 5A60     	 str r2,[r3,#4]
 261:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->rx_desc[i].buffer1 = (uint32_t)&(eth_mac->rx_buf[i * XMC_ETH_MAC_BUF_SIZE]);
 455              	 .loc 3 261 0
 456 002e 7B68     	 ldr r3,[r7,#4]
 457 0030 1A69     	 ldr r2,[r3,#16]
 458 0032 FB68     	 ldr r3,[r7,#12]
 459 0034 5B01     	 lsls r3,r3,#5
 460 0036 1344     	 add r3,r3,r2
 461 0038 7A68     	 ldr r2,[r7,#4]
 462 003a 9169     	 ldr r1,[r2,#24]
 463 003c FA68     	 ldr r2,[r7,#12]
 464 003e 40F2EE50 	 movw r0,#1518
 465 0042 00FB02F2 	 mul r2,r0,r2
 466 0046 0A44     	 add r2,r2,r1
 467 0048 9A60     	 str r2,[r3,#8]
 262:../Libraries/XMCLib/src/xmc_eth_mac.c ****     next = i + 1U;
 468              	 .loc 3 262 0
 469 004a FB68     	 ldr r3,[r7,#12]
 470 004c 0133     	 adds r3,r3,#1
 471 004e BB60     	 str r3,[r7,#8]
 263:../Libraries/XMCLib/src/xmc_eth_mac.c ****     if (next == eth_mac->num_rx_buf)
 472              	 .loc 3 263 0
 473 0050 7B68     	 ldr r3,[r7,#4]
 474 0052 93F82430 	 ldrb r3,[r3,#36]
 475 0056 1A46     	 mov r2,r3
 476 0058 BB68     	 ldr r3,[r7,#8]
 477 005a 9A42     	 cmp r2,r3
 478 005c 01D1     	 bne .L18
 264:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 265:../Libraries/XMCLib/src/xmc_eth_mac.c ****       next = 0U;
 479              	 .loc 3 265 0
 480 005e 0023     	 movs r3,#0
 481 0060 BB60     	 str r3,[r7,#8]
 482              	.L18:
 266:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 267:../Libraries/XMCLib/src/xmc_eth_mac.c ****     eth_mac->rx_desc[i].buffer2 = (uint32_t)&(eth_mac->rx_desc[next]);
 483              	 .loc 3 267 0 discriminator 2
 484 0062 7B68     	 ldr r3,[r7,#4]
 485 0064 1A69     	 ldr r2,[r3,#16]
 486 0066 FB68     	 ldr r3,[r7,#12]
 487 0068 5B01     	 lsls r3,r3,#5
 488 006a 1344     	 add r3,r3,r2
 489 006c 7A68     	 ldr r2,[r7,#4]
 490 006e 1169     	 ldr r1,[r2,#16]
 491 0070 BA68     	 ldr r2,[r7,#8]
 492 0072 5201     	 lsls r2,r2,#5
 493 0074 0A44     	 add r2,r2,r1
 494 0076 DA60     	 str r2,[r3,#12]
 257:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 495              	 .loc 3 257 0 discriminator 2
 496 0078 FB68     	 ldr r3,[r7,#12]
 497 007a 0133     	 adds r3,r3,#1
 498 007c FB60     	 str r3,[r7,#12]
 499              	.L17:
 257:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 500              	 .loc 3 257 0 is_stmt 0 discriminator 1
 501 007e 7B68     	 ldr r3,[r7,#4]
 502 0080 93F82430 	 ldrb r3,[r3,#36]
 503 0084 1A46     	 mov r2,r3
 504 0086 FB68     	 ldr r3,[r7,#12]
 505 0088 9A42     	 cmp r2,r3
 506 008a C0D8     	 bhi .L19
 268:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 269:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->RECEIVE_DESCRIPTOR_LIST_ADDRESS = (uint32_t)&(eth_mac->rx_desc[0]);
 507              	 .loc 3 269 0 is_stmt 1
 508 008c 7B68     	 ldr r3,[r7,#4]
 509 008e 1B68     	 ldr r3,[r3]
 510 0090 7A68     	 ldr r2,[r7,#4]
 511 0092 1269     	 ldr r2,[r2,#16]
 512 0094 03F58053 	 add r3,r3,#4096
 513 0098 0C33     	 adds r3,r3,#12
 514 009a 1A60     	 str r2,[r3]
 270:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->rx_index = 0U;
 515              	 .loc 3 270 0
 516 009c 7B68     	 ldr r3,[r7,#4]
 517 009e 0022     	 movs r2,#0
 518 00a0 83F82720 	 strb r2,[r3,#39]
 271:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 519              	 .loc 3 271 0
 520 00a4 1437     	 adds r7,r7,#20
 521              	.LCFI38:
 522              	 .cfi_def_cfa_offset 4
 523 00a6 BD46     	 mov sp,r7
 524              	.LCFI39:
 525              	 .cfi_def_cfa_register 13
 526              	 
 527 00a8 5DF8047B 	 ldr r7,[sp],#4
 528              	.LCFI40:
 529              	 .cfi_restore 7
 530              	 .cfi_def_cfa_offset 0
 531 00ac 7047     	 bx lr
 532              	 .cfi_endproc
 533              	.LFE205:
 535 00ae 00BF     	 .section .text.XMC_ETH_MAC_InitTxDescriptors,"ax",%progbits
 536              	 .align 2
 537              	 .global XMC_ETH_MAC_InitTxDescriptors
 538              	 .thumb
 539              	 .thumb_func
 541              	XMC_ETH_MAC_InitTxDescriptors:
 542              	.LFB206:
 272:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 273:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Initialize TX descriptors */
 274:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_InitTxDescriptors(XMC_ETH_MAC_t *const eth_mac)
 275:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 543              	 .loc 3 275 0
 544              	 .cfi_startproc
 545              	 
 546              	 
 547              	 
 548 0000 80B4     	 push {r7}
 549              	.LCFI41:
 550              	 .cfi_def_cfa_offset 4
 551              	 .cfi_offset 7,-4
 552 0002 85B0     	 sub sp,sp,#20
 553              	.LCFI42:
 554              	 .cfi_def_cfa_offset 24
 555 0004 00AF     	 add r7,sp,#0
 556              	.LCFI43:
 557              	 .cfi_def_cfa_register 7
 558 0006 7860     	 str r0,[r7,#4]
 276:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t i;
 277:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t next;
 278:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 279:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_InitTxDescriptors: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac
 280:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 281:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Chained structure (ETH_MAC_DMA_TDES0_TCH), second address in the descriptor (buffer2) is the n
 282:../Libraries/XMCLib/src/xmc_eth_mac.c ****   for (i = 0U; i < eth_mac->num_tx_buf; ++i)
 559              	 .loc 3 282 0
 560 0008 0023     	 movs r3,#0
 561 000a FB60     	 str r3,[r7,#12]
 562 000c 2EE0     	 b .L21
 563              	.L23:
 283:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 284:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->tx_desc[i].status = ETH_MAC_DMA_TDES0_TCH | ETH_MAC_DMA_TDES0_LS | ETH_MAC_DMA_TDES0_FS;
 564              	 .loc 3 284 0
 565 000e 7B68     	 ldr r3,[r7,#4]
 566 0010 5A69     	 ldr r2,[r3,#20]
 567 0012 FB68     	 ldr r3,[r7,#12]
 568 0014 5B01     	 lsls r3,r3,#5
 569 0016 1344     	 add r3,r3,r2
 570 0018 204A     	 ldr r2,.L24
 571 001a 1A60     	 str r2,[r3]
 285:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->tx_desc[i].buffer1 = (uint32_t)&(eth_mac->tx_buf[i * XMC_ETH_MAC_BUF_SIZE]);
 572              	 .loc 3 285 0
 573 001c 7B68     	 ldr r3,[r7,#4]
 574 001e 5A69     	 ldr r2,[r3,#20]
 575 0020 FB68     	 ldr r3,[r7,#12]
 576 0022 5B01     	 lsls r3,r3,#5
 577 0024 1344     	 add r3,r3,r2
 578 0026 7A68     	 ldr r2,[r7,#4]
 579 0028 D169     	 ldr r1,[r2,#28]
 580 002a FA68     	 ldr r2,[r7,#12]
 581 002c 40F2EE50 	 movw r0,#1518
 582 0030 00FB02F2 	 mul r2,r0,r2
 583 0034 0A44     	 add r2,r2,r1
 584 0036 9A60     	 str r2,[r3,#8]
 286:../Libraries/XMCLib/src/xmc_eth_mac.c ****     next = i + 1U;
 585              	 .loc 3 286 0
 586 0038 FB68     	 ldr r3,[r7,#12]
 587 003a 0133     	 adds r3,r3,#1
 588 003c BB60     	 str r3,[r7,#8]
 287:../Libraries/XMCLib/src/xmc_eth_mac.c ****     if (next == eth_mac->num_tx_buf)
 589              	 .loc 3 287 0
 590 003e 7B68     	 ldr r3,[r7,#4]
 591 0040 93F82530 	 ldrb r3,[r3,#37]
 592 0044 1A46     	 mov r2,r3
 593 0046 BB68     	 ldr r3,[r7,#8]
 594 0048 9A42     	 cmp r2,r3
 595 004a 01D1     	 bne .L22
 288:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 289:../Libraries/XMCLib/src/xmc_eth_mac.c ****         next = 0U;
 596              	 .loc 3 289 0
 597 004c 0023     	 movs r3,#0
 598 004e BB60     	 str r3,[r7,#8]
 599              	.L22:
 290:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 291:../Libraries/XMCLib/src/xmc_eth_mac.c ****     eth_mac->tx_desc[i].buffer2 = (uint32_t)&(eth_mac->tx_desc[next]);
 600              	 .loc 3 291 0 discriminator 2
 601 0050 7B68     	 ldr r3,[r7,#4]
 602 0052 5A69     	 ldr r2,[r3,#20]
 603 0054 FB68     	 ldr r3,[r7,#12]
 604 0056 5B01     	 lsls r3,r3,#5
 605 0058 1344     	 add r3,r3,r2
 606 005a 7A68     	 ldr r2,[r7,#4]
 607 005c 5169     	 ldr r1,[r2,#20]
 608 005e BA68     	 ldr r2,[r7,#8]
 609 0060 5201     	 lsls r2,r2,#5
 610 0062 0A44     	 add r2,r2,r1
 611 0064 DA60     	 str r2,[r3,#12]
 282:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 612              	 .loc 3 282 0 discriminator 2
 613 0066 FB68     	 ldr r3,[r7,#12]
 614 0068 0133     	 adds r3,r3,#1
 615 006a FB60     	 str r3,[r7,#12]
 616              	.L21:
 282:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 617              	 .loc 3 282 0 is_stmt 0 discriminator 1
 618 006c 7B68     	 ldr r3,[r7,#4]
 619 006e 93F82530 	 ldrb r3,[r3,#37]
 620 0072 1A46     	 mov r2,r3
 621 0074 FB68     	 ldr r3,[r7,#12]
 622 0076 9A42     	 cmp r2,r3
 623 0078 C9D8     	 bhi .L23
 292:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 293:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TRANSMIT_DESCRIPTOR_LIST_ADDRESS = (uint32_t)&(eth_mac->tx_desc[0]);
 624              	 .loc 3 293 0 is_stmt 1
 625 007a 7B68     	 ldr r3,[r7,#4]
 626 007c 1B68     	 ldr r3,[r3]
 627 007e 7A68     	 ldr r2,[r7,#4]
 628 0080 5269     	 ldr r2,[r2,#20]
 629 0082 03F58053 	 add r3,r3,#4096
 630 0086 1033     	 adds r3,r3,#16
 631 0088 1A60     	 str r2,[r3]
 294:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->tx_index = 0U;
 632              	 .loc 3 294 0
 633 008a 7B68     	 ldr r3,[r7,#4]
 634 008c 0022     	 movs r2,#0
 635 008e 83F82620 	 strb r2,[r3,#38]
 295:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 636              	 .loc 3 295 0
 637 0092 1437     	 adds r7,r7,#20
 638              	.LCFI44:
 639              	 .cfi_def_cfa_offset 4
 640 0094 BD46     	 mov sp,r7
 641              	.LCFI45:
 642              	 .cfi_def_cfa_register 13
 643              	 
 644 0096 5DF8047B 	 ldr r7,[sp],#4
 645              	.LCFI46:
 646              	 .cfi_restore 7
 647              	 .cfi_def_cfa_offset 0
 648 009a 7047     	 bx lr
 649              	.L25:
 650              	 .align 2
 651              	.L24:
 652 009c 00001030 	 .word 806354944
 653              	 .cfi_endproc
 654              	.LFE206:
 656              	 .section .text.XMC_ETH_MAC_SetAddressPerfectFilter,"ax",%progbits
 657              	 .align 2
 658              	 .global XMC_ETH_MAC_SetAddressPerfectFilter
 659              	 .thumb
 660              	 .thumb_func
 662              	XMC_ETH_MAC_SetAddressPerfectFilter:
 663              	.LFB207:
 296:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 297:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Set address perfect filter */
 298:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_SetAddressPerfectFilter(XMC_ETH_MAC_t *const eth_mac,
 299:../Libraries/XMCLib/src/xmc_eth_mac.c **** 		                                 uint8_t index,
 300:../Libraries/XMCLib/src/xmc_eth_mac.c **** 								         const uint64_t addr,
 301:../Libraries/XMCLib/src/xmc_eth_mac.c **** 								         uint32_t flags)
 302:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 664              	 .loc 3 302 0
 665              	 .cfi_startproc
 666              	 
 667              	 
 668              	 
 669 0000 B0B4     	 push {r4,r5,r7}
 670              	.LCFI47:
 671              	 .cfi_def_cfa_offset 12
 672              	 .cfi_offset 4,-12
 673              	 .cfi_offset 5,-8
 674              	 .cfi_offset 7,-4
 675 0002 87B0     	 sub sp,sp,#28
 676              	.LCFI48:
 677              	 .cfi_def_cfa_offset 40
 678 0004 00AF     	 add r7,sp,#0
 679              	.LCFI49:
 680              	 .cfi_def_cfa_register 7
 681 0006 F860     	 str r0,[r7,#12]
 682 0008 C7E90023 	 strd r2,[r7]
 683 000c 0B46     	 mov r3,r1
 684 000e FB72     	 strb r3,[r7,#11]
 303:../Libraries/XMCLib/src/xmc_eth_mac.c ****   __IO uint32_t *reg;
 304:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 305:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_SetAddressPerfectFilter: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(e
 306:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_SetAddressFilter: index is out of range", ((index > 0) && (index < 4)));
 307:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 308:../Libraries/XMCLib/src/xmc_eth_mac.c ****   reg = &(eth_mac->regs->MAC_ADDRESS0_HIGH);
 685              	 .loc 3 308 0
 686 0010 FB68     	 ldr r3,[r7,#12]
 687 0012 1B68     	 ldr r3,[r3]
 688 0014 4033     	 adds r3,r3,#64
 689 0016 7B61     	 str r3,[r7,#20]
 309:../Libraries/XMCLib/src/xmc_eth_mac.c ****   reg[index] = (uint32_t)(addr >> 32U) | flags;
 690              	 .loc 3 309 0
 691 0018 FB7A     	 ldrb r3,[r7,#11]
 692 001a 9B00     	 lsls r3,r3,#2
 693 001c 7A69     	 ldr r2,[r7,#20]
 694 001e D118     	 adds r1,r2,r3
 695 0020 D7E90023 	 ldrd r2,[r7]
 696 0024 1C00     	 movs r4,r3
 697 0026 0025     	 movs r5,#0
 698 0028 2246     	 mov r2,r4
 699 002a BB6A     	 ldr r3,[r7,#40]
 700 002c 1343     	 orrs r3,r3,r2
 701 002e 0B60     	 str r3,[r1]
 310:../Libraries/XMCLib/src/xmc_eth_mac.c ****   reg[index + 1U] = (uint32_t)addr;
 702              	 .loc 3 310 0
 703 0030 FB7A     	 ldrb r3,[r7,#11]
 704 0032 0133     	 adds r3,r3,#1
 705 0034 9B00     	 lsls r3,r3,#2
 706 0036 7A69     	 ldr r2,[r7,#20]
 707 0038 1344     	 add r3,r3,r2
 708 003a 3A68     	 ldr r2,[r7]
 709 003c 1A60     	 str r2,[r3]
 311:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 710              	 .loc 3 311 0
 711 003e 1C37     	 adds r7,r7,#28
 712              	.LCFI50:
 713              	 .cfi_def_cfa_offset 12
 714 0040 BD46     	 mov sp,r7
 715              	.LCFI51:
 716              	 .cfi_def_cfa_register 13
 717              	 
 718 0042 B0BC     	 pop {r4,r5,r7}
 719              	.LCFI52:
 720              	 .cfi_restore 7
 721              	 .cfi_restore 5
 722              	 .cfi_restore 4
 723              	 .cfi_def_cfa_offset 0
 724 0044 7047     	 bx lr
 725              	 .cfi_endproc
 726              	.LFE207:
 728              	 .section .text.XMC_ETH_MAC_SetAddressHashFilter,"ax",%progbits
 729              	 .align 2
 730              	 .global XMC_ETH_MAC_SetAddressHashFilter
 731              	 .thumb
 732              	 .thumb_func
 734              	XMC_ETH_MAC_SetAddressHashFilter:
 735              	.LFB208:
 312:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 313:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Set address hash filter */
 314:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_SetAddressHashFilter(XMC_ETH_MAC_t *const eth_mac, const uint64_t hash)
 315:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 736              	 .loc 3 315 0
 737              	 .cfi_startproc
 738              	 
 739              	 
 740              	 
 741 0000 B0B4     	 push {r4,r5,r7}
 742              	.LCFI53:
 743              	 .cfi_def_cfa_offset 12
 744              	 .cfi_offset 4,-12
 745              	 .cfi_offset 5,-8
 746              	 .cfi_offset 7,-4
 747 0002 85B0     	 sub sp,sp,#20
 748              	.LCFI54:
 749              	 .cfi_def_cfa_offset 32
 750 0004 00AF     	 add r7,sp,#0
 751              	.LCFI55:
 752              	 .cfi_def_cfa_register 7
 753 0006 F860     	 str r0,[r7,#12]
 754 0008 C7E90023 	 strd r2,[r7]
 316:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->HASH_TABLE_HIGH = (uint32_t)(hash >> 32);
 755              	 .loc 3 316 0
 756 000c FB68     	 ldr r3,[r7,#12]
 757 000e 1968     	 ldr r1,[r3]
 758 0010 D7E90023 	 ldrd r2,[r7]
 759 0014 1C00     	 movs r4,r3
 760 0016 0025     	 movs r5,#0
 761 0018 2346     	 mov r3,r4
 762 001a 8B60     	 str r3,[r1,#8]
 317:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->HASH_TABLE_LOW = (uint32_t)hash;
 763              	 .loc 3 317 0
 764 001c FB68     	 ldr r3,[r7,#12]
 765 001e 1B68     	 ldr r3,[r3]
 766 0020 3A68     	 ldr r2,[r7]
 767 0022 DA60     	 str r2,[r3,#12]
 318:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 768              	 .loc 3 318 0
 769 0024 1437     	 adds r7,r7,#20
 770              	.LCFI56:
 771              	 .cfi_def_cfa_offset 12
 772 0026 BD46     	 mov sp,r7
 773              	.LCFI57:
 774              	 .cfi_def_cfa_register 13
 775              	 
 776 0028 B0BC     	 pop {r4,r5,r7}
 777              	.LCFI58:
 778              	 .cfi_restore 7
 779              	 .cfi_restore 5
 780              	 .cfi_restore 4
 781              	 .cfi_def_cfa_offset 0
 782 002a 7047     	 bx lr
 783              	 .cfi_endproc
 784              	.LFE208:
 786              	 .section .text.XMC_ETH_MAC_SendFrame,"ax",%progbits
 787              	 .align 2
 788              	 .global XMC_ETH_MAC_SendFrame
 789              	 .thumb
 790              	 .thumb_func
 792              	XMC_ETH_MAC_SendFrame:
 793              	.LFB209:
 319:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 320:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Send frame */
 321:../Libraries/XMCLib/src/xmc_eth_mac.c **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_SendFrame(XMC_ETH_MAC_t *const eth_mac, const uint8_t *frame, uint
 322:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 794              	 .loc 3 322 0
 795              	 .cfi_startproc
 796              	 
 797              	 
 798 0000 80B5     	 push {r7,lr}
 799              	.LCFI59:
 800              	 .cfi_def_cfa_offset 8
 801              	 .cfi_offset 7,-8
 802              	 .cfi_offset 14,-4
 803 0002 88B0     	 sub sp,sp,#32
 804              	.LCFI60:
 805              	 .cfi_def_cfa_offset 40
 806 0004 00AF     	 add r7,sp,#0
 807              	.LCFI61:
 808              	 .cfi_def_cfa_register 7
 809 0006 F860     	 str r0,[r7,#12]
 810 0008 B960     	 str r1,[r7,#8]
 811 000a 7A60     	 str r2,[r7,#4]
 812 000c 3B60     	 str r3,[r7]
 323:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_STATUS_t status;
 324:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint8_t *dst;
 325:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t ctrl;
 326:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 327:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_SendFrame:", eth_mac != NULL);
 328:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_SendFrame:", eth_mac->regs != ETH0);
 329:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_SendFrame:", (frame != NULL) && (len > 0));
 330:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 331:../Libraries/XMCLib/src/xmc_eth_mac.c ****   dst = eth_mac->frame_end;
 813              	 .loc 3 331 0
 814 000e FB68     	 ldr r3,[r7,#12]
 815 0010 1B6A     	 ldr r3,[r3,#32]
 816 0012 BB61     	 str r3,[r7,#24]
 332:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 333:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (eth_mac->tx_desc[eth_mac->tx_index].status & ETH_MAC_DMA_TDES0_OWN)
 817              	 .loc 3 333 0
 818 0014 FB68     	 ldr r3,[r7,#12]
 819 0016 5A69     	 ldr r2,[r3,#20]
 820 0018 FB68     	 ldr r3,[r7,#12]
 821 001a 93F82630 	 ldrb r3,[r3,#38]
 822 001e 5B01     	 lsls r3,r3,#5
 823 0020 1344     	 add r3,r3,r2
 824 0022 1B68     	 ldr r3,[r3]
 825 0024 002B     	 cmp r3,#0
 826 0026 1BDA     	 bge .L29
 334:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 335:../Libraries/XMCLib/src/xmc_eth_mac.c ****     /* Transmitter is busy, wait */
 336:../Libraries/XMCLib/src/xmc_eth_mac.c ****     status = XMC_ETH_MAC_STATUS_BUSY;
 827              	 .loc 3 336 0
 828 0028 0123     	 movs r3,#1
 829 002a FB77     	 strb r3,[r7,#31]
 337:../Libraries/XMCLib/src/xmc_eth_mac.c ****     if (eth_mac->regs->STATUS & ETH_STATUS_TU_Msk)
 830              	 .loc 3 337 0
 831 002c FB68     	 ldr r3,[r7,#12]
 832 002e 1B68     	 ldr r3,[r3]
 833 0030 03F58053 	 add r3,r3,#4096
 834 0034 1433     	 adds r3,r3,#20
 835 0036 1B68     	 ldr r3,[r3]
 836 0038 03F00403 	 and r3,r3,#4
 837 003c 002B     	 cmp r3,#0
 838 003e 00F09E80 	 beq .L31
 338:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 339:../Libraries/XMCLib/src/xmc_eth_mac.c ****       /* Receive buffer unavailable, resume DMA */
 340:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->regs->STATUS = (uint32_t)ETH_STATUS_TU_Msk;
 839              	 .loc 3 340 0
 840 0042 FB68     	 ldr r3,[r7,#12]
 841 0044 1B68     	 ldr r3,[r3]
 842 0046 03F58053 	 add r3,r3,#4096
 843 004a 1433     	 adds r3,r3,#20
 844 004c 0422     	 movs r2,#4
 845 004e 1A60     	 str r2,[r3]
 341:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->regs->TRANSMIT_POLL_DEMAND = 0U;
 846              	 .loc 3 341 0
 847 0050 FB68     	 ldr r3,[r7,#12]
 848 0052 1B68     	 ldr r3,[r3]
 849 0054 03F58053 	 add r3,r3,#4096
 850 0058 0433     	 adds r3,r3,#4
 851 005a 0022     	 movs r2,#0
 852 005c 1A60     	 str r2,[r3]
 853 005e 8EE0     	 b .L31
 854              	.L29:
 342:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 343:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 344:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 345:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else
 346:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 347:../Libraries/XMCLib/src/xmc_eth_mac.c ****     if (dst == NULL)
 855              	 .loc 3 347 0
 856 0060 BB69     	 ldr r3,[r7,#24]
 857 0062 002B     	 cmp r3,#0
 858 0064 12D1     	 bne .L32
 348:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 349:../Libraries/XMCLib/src/xmc_eth_mac.c ****       /* Start of a new transmit frame */
 350:../Libraries/XMCLib/src/xmc_eth_mac.c ****       dst = (uint8_t *)eth_mac->tx_desc[eth_mac->tx_index].buffer1;
 859              	 .loc 3 350 0
 860 0066 FB68     	 ldr r3,[r7,#12]
 861 0068 5A69     	 ldr r2,[r3,#20]
 862 006a FB68     	 ldr r3,[r7,#12]
 863 006c 93F82630 	 ldrb r3,[r3,#38]
 864 0070 5B01     	 lsls r3,r3,#5
 865 0072 1344     	 add r3,r3,r2
 866 0074 9B68     	 ldr r3,[r3,#8]
 867 0076 BB61     	 str r3,[r7,#24]
 351:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->tx_desc[eth_mac->tx_index].length = len;
 868              	 .loc 3 351 0
 869 0078 FB68     	 ldr r3,[r7,#12]
 870 007a 5A69     	 ldr r2,[r3,#20]
 871 007c FB68     	 ldr r3,[r7,#12]
 872 007e 93F82630 	 ldrb r3,[r3,#38]
 873 0082 5B01     	 lsls r3,r3,#5
 874 0084 1344     	 add r3,r3,r2
 875 0086 7A68     	 ldr r2,[r7,#4]
 876 0088 5A60     	 str r2,[r3,#4]
 877 008a 11E0     	 b .L33
 878              	.L32:
 352:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 353:../Libraries/XMCLib/src/xmc_eth_mac.c ****     else
 354:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 355:../Libraries/XMCLib/src/xmc_eth_mac.c ****       /* Sending data fragments in progress */
 356:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->tx_desc[eth_mac->tx_index].length += len;
 879              	 .loc 3 356 0
 880 008c FB68     	 ldr r3,[r7,#12]
 881 008e 5A69     	 ldr r2,[r3,#20]
 882 0090 FB68     	 ldr r3,[r7,#12]
 883 0092 93F82630 	 ldrb r3,[r3,#38]
 884 0096 5B01     	 lsls r3,r3,#5
 885 0098 1344     	 add r3,r3,r2
 886 009a FA68     	 ldr r2,[r7,#12]
 887 009c 5169     	 ldr r1,[r2,#20]
 888 009e FA68     	 ldr r2,[r7,#12]
 889 00a0 92F82620 	 ldrb r2,[r2,#38]
 890 00a4 5201     	 lsls r2,r2,#5
 891 00a6 0A44     	 add r2,r2,r1
 892 00a8 5168     	 ldr r1,[r2,#4]
 893 00aa 7A68     	 ldr r2,[r7,#4]
 894 00ac 0A44     	 add r2,r2,r1
 895 00ae 5A60     	 str r2,[r3,#4]
 896              	.L33:
 357:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 358:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 359:../Libraries/XMCLib/src/xmc_eth_mac.c ****     memcpy(dst, frame, len);
 897              	 .loc 3 359 0
 898 00b0 B869     	 ldr r0,[r7,#24]
 899 00b2 B968     	 ldr r1,[r7,#8]
 900 00b4 7A68     	 ldr r2,[r7,#4]
 901 00b6 FFF7FEFF 	 bl memcpy
 360:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 361:../Libraries/XMCLib/src/xmc_eth_mac.c ****     if (flags & (uint32_t)XMC_ETH_MAC_TX_FRAME_FRAGMENT)
 902              	 .loc 3 361 0
 903 00ba 3B68     	 ldr r3,[r7]
 904 00bc 03F00103 	 and r3,r3,#1
 905 00c0 002B     	 cmp r3,#0
 906 00c2 03D0     	 beq .L34
 362:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 363:../Libraries/XMCLib/src/xmc_eth_mac.c ****       /* More data to come, remember current write position */
 364:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->frame_end = dst;
 907              	 .loc 3 364 0
 908 00c4 FB68     	 ldr r3,[r7,#12]
 909 00c6 BA69     	 ldr r2,[r7,#24]
 910 00c8 1A62     	 str r2,[r3,#32]
 911 00ca 56E0     	 b .L35
 912              	.L34:
 365:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 366:../Libraries/XMCLib/src/xmc_eth_mac.c ****     else
 367:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 368:../Libraries/XMCLib/src/xmc_eth_mac.c ****       /* Frame is now ready, send it to DMA */
 369:../Libraries/XMCLib/src/xmc_eth_mac.c ****       ctrl = eth_mac->tx_desc[eth_mac->tx_index].status | ETH_MAC_DMA_TDES0_CIC;
 913              	 .loc 3 369 0
 914 00cc FB68     	 ldr r3,[r7,#12]
 915 00ce 5A69     	 ldr r2,[r3,#20]
 916 00d0 FB68     	 ldr r3,[r7,#12]
 917 00d2 93F82630 	 ldrb r3,[r3,#38]
 918 00d6 5B01     	 lsls r3,r3,#5
 919 00d8 1344     	 add r3,r3,r2
 920 00da 1B68     	 ldr r3,[r3]
 921 00dc 43F44003 	 orr r3,r3,#12582912
 922 00e0 7B61     	 str r3,[r7,#20]
 370:../Libraries/XMCLib/src/xmc_eth_mac.c ****       ctrl &= ~(ETH_MAC_DMA_TDES0_IC | ETH_MAC_DMA_TDES0_TTSE);
 923              	 .loc 3 370 0
 924 00e2 7B69     	 ldr r3,[r7,#20]
 925 00e4 23F08443 	 bic r3,r3,#1107296256
 926 00e8 7B61     	 str r3,[r7,#20]
 371:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 372:../Libraries/XMCLib/src/xmc_eth_mac.c ****       if (flags & (uint32_t)XMC_ETH_MAC_TX_FRAME_EVENT)
 927              	 .loc 3 372 0
 928 00ea 3B68     	 ldr r3,[r7]
 929 00ec 03F00203 	 and r3,r3,#2
 930 00f0 002B     	 cmp r3,#0
 931 00f2 03D0     	 beq .L36
 373:../Libraries/XMCLib/src/xmc_eth_mac.c ****       {
 374:../Libraries/XMCLib/src/xmc_eth_mac.c ****     	ctrl |= ETH_MAC_DMA_TDES0_IC;
 932              	 .loc 3 374 0
 933 00f4 7B69     	 ldr r3,[r7,#20]
 934 00f6 43F08043 	 orr r3,r3,#1073741824
 935 00fa 7B61     	 str r3,[r7,#20]
 936              	.L36:
 375:../Libraries/XMCLib/src/xmc_eth_mac.c ****       }
 376:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 377:../Libraries/XMCLib/src/xmc_eth_mac.c ****       if (flags & (uint32_t)XMC_ETH_MAC_TX_FRAME_TIMESTAMP)
 937              	 .loc 3 377 0
 938 00fc 3B68     	 ldr r3,[r7]
 939 00fe 03F00403 	 and r3,r3,#4
 940 0102 002B     	 cmp r3,#0
 941 0104 03D0     	 beq .L37
 378:../Libraries/XMCLib/src/xmc_eth_mac.c ****       {
 379:../Libraries/XMCLib/src/xmc_eth_mac.c ****     	ctrl |= ETH_MAC_DMA_TDES0_TTSE;
 942              	 .loc 3 379 0
 943 0106 7B69     	 ldr r3,[r7,#20]
 944 0108 43F00073 	 orr r3,r3,#33554432
 945 010c 7B61     	 str r3,[r7,#20]
 946              	.L37:
 380:../Libraries/XMCLib/src/xmc_eth_mac.c ****       }
 381:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->tx_ts_index = eth_mac->tx_index;
 947              	 .loc 3 381 0
 948 010e FB68     	 ldr r3,[r7,#12]
 949 0110 93F82620 	 ldrb r2,[r3,#38]
 950 0114 FB68     	 ldr r3,[r7,#12]
 951 0116 83F82820 	 strb r2,[r3,#40]
 382:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 383:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->tx_desc[eth_mac->tx_index].status = ctrl | ETH_MAC_DMA_TDES0_OWN;
 952              	 .loc 3 383 0
 953 011a FB68     	 ldr r3,[r7,#12]
 954 011c 5A69     	 ldr r2,[r3,#20]
 955 011e FB68     	 ldr r3,[r7,#12]
 956 0120 93F82630 	 ldrb r3,[r3,#38]
 957 0124 5B01     	 lsls r3,r3,#5
 958 0126 1344     	 add r3,r3,r2
 959 0128 7A69     	 ldr r2,[r7,#20]
 960 012a 42F00042 	 orr r2,r2,#-2147483648
 961 012e 1A60     	 str r2,[r3]
 384:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 385:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->tx_index++;
 962              	 .loc 3 385 0
 963 0130 FB68     	 ldr r3,[r7,#12]
 964 0132 93F82630 	 ldrb r3,[r3,#38]
 965 0136 0133     	 adds r3,r3,#1
 966 0138 DAB2     	 uxtb r2,r3
 967 013a FB68     	 ldr r3,[r7,#12]
 968 013c 83F82620 	 strb r2,[r3,#38]
 386:../Libraries/XMCLib/src/xmc_eth_mac.c ****       if (eth_mac->tx_index == eth_mac->num_tx_buf)
 969              	 .loc 3 386 0
 970 0140 FB68     	 ldr r3,[r7,#12]
 971 0142 93F82620 	 ldrb r2,[r3,#38]
 972 0146 FB68     	 ldr r3,[r7,#12]
 973 0148 93F82530 	 ldrb r3,[r3,#37]
 974 014c 9A42     	 cmp r2,r3
 975 014e 03D1     	 bne .L38
 387:../Libraries/XMCLib/src/xmc_eth_mac.c ****       {
 388:../Libraries/XMCLib/src/xmc_eth_mac.c ****     	eth_mac->tx_index = 0U;
 976              	 .loc 3 388 0
 977 0150 FB68     	 ldr r3,[r7,#12]
 978 0152 0022     	 movs r2,#0
 979 0154 83F82620 	 strb r2,[r3,#38]
 980              	.L38:
 389:../Libraries/XMCLib/src/xmc_eth_mac.c ****       }
 390:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->frame_end = NULL;
 981              	 .loc 3 390 0
 982 0158 FB68     	 ldr r3,[r7,#12]
 983 015a 0022     	 movs r2,#0
 984 015c 1A62     	 str r2,[r3,#32]
 391:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 392:../Libraries/XMCLib/src/xmc_eth_mac.c ****       /* Start frame transmission */
 393:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->regs->STATUS = (uint32_t)ETH_STATUS_TPS_Msk;
 985              	 .loc 3 393 0
 986 015e FB68     	 ldr r3,[r7,#12]
 987 0160 1B68     	 ldr r3,[r3]
 988 0162 03F58053 	 add r3,r3,#4096
 989 0166 1433     	 adds r3,r3,#20
 990 0168 0222     	 movs r2,#2
 991 016a 1A60     	 str r2,[r3]
 394:../Libraries/XMCLib/src/xmc_eth_mac.c ****       eth_mac->regs->TRANSMIT_POLL_DEMAND = 0U;
 992              	 .loc 3 394 0
 993 016c FB68     	 ldr r3,[r7,#12]
 994 016e 1B68     	 ldr r3,[r3]
 995 0170 03F58053 	 add r3,r3,#4096
 996 0174 0433     	 adds r3,r3,#4
 997 0176 0022     	 movs r2,#0
 998 0178 1A60     	 str r2,[r3]
 999              	.L35:
 395:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 396:../Libraries/XMCLib/src/xmc_eth_mac.c ****     status = XMC_ETH_MAC_STATUS_OK;
 1000              	 .loc 3 396 0
 1001 017a 0023     	 movs r3,#0
 1002 017c FB77     	 strb r3,[r7,#31]
 1003              	.L31:
 397:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 398:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 399:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return status;
 1004              	 .loc 3 399 0
 1005 017e FB7F     	 ldrb r3,[r7,#31]
 400:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1006              	 .loc 3 400 0
 1007 0180 1846     	 mov r0,r3
 1008 0182 2037     	 adds r7,r7,#32
 1009              	.LCFI62:
 1010              	 .cfi_def_cfa_offset 8
 1011 0184 BD46     	 mov sp,r7
 1012              	.LCFI63:
 1013              	 .cfi_def_cfa_register 13
 1014              	 
 1015 0186 80BD     	 pop {r7,pc}
 1016              	 .cfi_endproc
 1017              	.LFE209:
 1019              	 .section .text.XMC_ETH_MAC_ReadFrame,"ax",%progbits
 1020              	 .align 2
 1021              	 .global XMC_ETH_MAC_ReadFrame
 1022              	 .thumb
 1023              	 .thumb_func
 1025              	XMC_ETH_MAC_ReadFrame:
 1026              	.LFB210:
 401:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 402:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Read frame */
 403:../Libraries/XMCLib/src/xmc_eth_mac.c **** uint32_t XMC_ETH_MAC_ReadFrame(XMC_ETH_MAC_t *const eth_mac, uint8_t *frame, uint32_t len)
 404:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1027              	 .loc 3 404 0
 1028              	 .cfi_startproc
 1029              	 
 1030              	 
 1031 0000 80B5     	 push {r7,lr}
 1032              	.LCFI64:
 1033              	 .cfi_def_cfa_offset 8
 1034              	 .cfi_offset 7,-8
 1035              	 .cfi_offset 14,-4
 1036 0002 86B0     	 sub sp,sp,#24
 1037              	.LCFI65:
 1038              	 .cfi_def_cfa_offset 32
 1039 0004 00AF     	 add r7,sp,#0
 1040              	.LCFI66:
 1041              	 .cfi_def_cfa_register 7
 1042 0006 F860     	 str r0,[r7,#12]
 1043 0008 B960     	 str r1,[r7,#8]
 1044 000a 7A60     	 str r2,[r7,#4]
 405:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint8_t const *src;
 406:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 407:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_ReadFrame:", eth_mac != NULL);
 408:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_ReadFrame:", eth_mac->regs != ETH0);
 409:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_ReadFrame:", (frame != NULL) && (len > 0));
 410:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 411:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Fast-copy data to packet buffer */
 412:../Libraries/XMCLib/src/xmc_eth_mac.c ****   src = (uint8_t const *)eth_mac->rx_desc[eth_mac->rx_index].buffer1;
 1045              	 .loc 3 412 0
 1046 000c FB68     	 ldr r3,[r7,#12]
 1047 000e 1A69     	 ldr r2,[r3,#16]
 1048 0010 FB68     	 ldr r3,[r7,#12]
 1049 0012 93F82730 	 ldrb r3,[r3,#39]
 1050 0016 5B01     	 lsls r3,r3,#5
 1051 0018 1344     	 add r3,r3,r2
 1052 001a 9B68     	 ldr r3,[r3,#8]
 1053 001c 7B61     	 str r3,[r7,#20]
 413:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 414:../Libraries/XMCLib/src/xmc_eth_mac.c ****   memcpy(frame, src, len);
 1054              	 .loc 3 414 0
 1055 001e B868     	 ldr r0,[r7,#8]
 1056 0020 7969     	 ldr r1,[r7,#20]
 1057 0022 7A68     	 ldr r2,[r7,#4]
 1058 0024 FFF7FEFF 	 bl memcpy
 415:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 416:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Return this block back to DMA */
 417:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->rx_desc[eth_mac->rx_index].status = ETH_MAC_DMA_RDES0_OWN;
 1059              	 .loc 3 417 0
 1060 0028 FB68     	 ldr r3,[r7,#12]
 1061 002a 1A69     	 ldr r2,[r3,#16]
 1062 002c FB68     	 ldr r3,[r7,#12]
 1063 002e 93F82730 	 ldrb r3,[r3,#39]
 1064 0032 5B01     	 lsls r3,r3,#5
 1065 0034 1344     	 add r3,r3,r2
 1066 0036 4FF00042 	 mov r2,#-2147483648
 1067 003a 1A60     	 str r2,[r3]
 418:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 419:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->rx_index++;
 1068              	 .loc 3 419 0
 1069 003c FB68     	 ldr r3,[r7,#12]
 1070 003e 93F82730 	 ldrb r3,[r3,#39]
 1071 0042 0133     	 adds r3,r3,#1
 1072 0044 DAB2     	 uxtb r2,r3
 1073 0046 FB68     	 ldr r3,[r7,#12]
 1074 0048 83F82720 	 strb r2,[r3,#39]
 420:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (eth_mac->rx_index == eth_mac->num_rx_buf)
 1075              	 .loc 3 420 0
 1076 004c FB68     	 ldr r3,[r7,#12]
 1077 004e 93F82720 	 ldrb r2,[r3,#39]
 1078 0052 FB68     	 ldr r3,[r7,#12]
 1079 0054 93F82430 	 ldrb r3,[r3,#36]
 1080 0058 9A42     	 cmp r2,r3
 1081 005a 03D1     	 bne .L41
 421:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 422:../Libraries/XMCLib/src/xmc_eth_mac.c ****     eth_mac->rx_index = 0U;
 1082              	 .loc 3 422 0
 1083 005c FB68     	 ldr r3,[r7,#12]
 1084 005e 0022     	 movs r2,#0
 1085 0060 83F82720 	 strb r2,[r3,#39]
 1086              	.L41:
 423:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 424:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 425:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (eth_mac->regs->STATUS & ETH_STATUS_RU_Msk)
 1087              	 .loc 3 425 0
 1088 0064 FB68     	 ldr r3,[r7,#12]
 1089 0066 1B68     	 ldr r3,[r3]
 1090 0068 03F58053 	 add r3,r3,#4096
 1091 006c 1433     	 adds r3,r3,#20
 1092 006e 1B68     	 ldr r3,[r3]
 1093 0070 03F08003 	 and r3,r3,#128
 1094 0074 002B     	 cmp r3,#0
 1095 0076 0DD0     	 beq .L42
 426:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 427:../Libraries/XMCLib/src/xmc_eth_mac.c ****     /* Receive buffer unavailable, resume DMA */
 428:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->regs->STATUS = (uint32_t)ETH_STATUS_RU_Msk;
 1096              	 .loc 3 428 0
 1097 0078 FB68     	 ldr r3,[r7,#12]
 1098 007a 1B68     	 ldr r3,[r3]
 1099 007c 03F58053 	 add r3,r3,#4096
 1100 0080 1433     	 adds r3,r3,#20
 1101 0082 8022     	 movs r2,#128
 1102 0084 1A60     	 str r2,[r3]
 429:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->regs->RECEIVE_POLL_DEMAND = 0U;
 1103              	 .loc 3 429 0
 1104 0086 FB68     	 ldr r3,[r7,#12]
 1105 0088 1B68     	 ldr r3,[r3]
 1106 008a 03F58053 	 add r3,r3,#4096
 1107 008e 0833     	 adds r3,r3,#8
 1108 0090 0022     	 movs r2,#0
 1109 0092 1A60     	 str r2,[r3]
 1110              	.L42:
 430:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 431:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 432:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return (len);
 1111              	 .loc 3 432 0
 1112 0094 7B68     	 ldr r3,[r7,#4]
 433:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1113              	 .loc 3 433 0
 1114 0096 1846     	 mov r0,r3
 1115 0098 1837     	 adds r7,r7,#24
 1116              	.LCFI67:
 1117              	 .cfi_def_cfa_offset 8
 1118 009a BD46     	 mov sp,r7
 1119              	.LCFI68:
 1120              	 .cfi_def_cfa_register 13
 1121              	 
 1122 009c 80BD     	 pop {r7,pc}
 1123              	 .cfi_endproc
 1124              	.LFE210:
 1126 009e 00BF     	 .section .text.XMC_ETH_MAC_GetRxFrameSize,"ax",%progbits
 1127              	 .align 2
 1128              	 .global XMC_ETH_MAC_GetRxFrameSize
 1129              	 .thumb
 1130              	 .thumb_func
 1132              	XMC_ETH_MAC_GetRxFrameSize:
 1133              	.LFB211:
 434:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 435:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Get RX frame size */
 436:../Libraries/XMCLib/src/xmc_eth_mac.c **** uint32_t XMC_ETH_MAC_GetRxFrameSize(XMC_ETH_MAC_t *const eth_mac)
 437:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1134              	 .loc 3 437 0
 1135              	 .cfi_startproc
 1136              	 
 1137              	 
 1138              	 
 1139 0000 80B4     	 push {r7}
 1140              	.LCFI69:
 1141              	 .cfi_def_cfa_offset 4
 1142              	 .cfi_offset 7,-4
 1143 0002 85B0     	 sub sp,sp,#20
 1144              	.LCFI70:
 1145              	 .cfi_def_cfa_offset 24
 1146 0004 00AF     	 add r7,sp,#0
 1147              	.LCFI71:
 1148              	 .cfi_def_cfa_register 7
 1149 0006 7860     	 str r0,[r7,#4]
 438:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t status;
 439:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t len = 0U;
 1150              	 .loc 3 439 0
 1151 0008 0023     	 movs r3,#0
 1152 000a FB60     	 str r3,[r7,#12]
 440:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 441:../Libraries/XMCLib/src/xmc_eth_mac.c ****   status = eth_mac->rx_desc[eth_mac->rx_index].status;
 1153              	 .loc 3 441 0
 1154 000c 7B68     	 ldr r3,[r7,#4]
 1155 000e 1A69     	 ldr r2,[r3,#16]
 1156 0010 7B68     	 ldr r3,[r7,#4]
 1157 0012 93F82730 	 ldrb r3,[r3,#39]
 1158 0016 5B01     	 lsls r3,r3,#5
 1159 0018 1344     	 add r3,r3,r2
 1160 001a 1B68     	 ldr r3,[r3]
 1161 001c BB60     	 str r3,[r7,#8]
 442:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 443:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (status & ETH_MAC_DMA_RDES0_OWN)
 1162              	 .loc 3 443 0
 1163 001e BB68     	 ldr r3,[r7,#8]
 1164 0020 002B     	 cmp r3,#0
 1165 0022 01DA     	 bge .L45
 444:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 445:../Libraries/XMCLib/src/xmc_eth_mac.c ****     /* Owned by DMA */
 446:../Libraries/XMCLib/src/xmc_eth_mac.c ****     len = 0U;
 1166              	 .loc 3 446 0
 1167 0024 0023     	 movs r3,#0
 1168 0026 FB60     	 str r3,[r7,#12]
 1169              	.L45:
 447:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 448:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 449:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (((status & ETH_MAC_DMA_RDES0_ES) != 0U) ||
 1170              	 .loc 3 449 0
 1171 0028 BB68     	 ldr r3,[r7,#8]
 1172 002a 03F40043 	 and r3,r3,#32768
 1173 002e 002B     	 cmp r3,#0
 1174 0030 09D1     	 bne .L46
 450:../Libraries/XMCLib/src/xmc_eth_mac.c ****       ((status & ETH_MAC_DMA_RDES0_FS) == 0U) ||
 1175              	 .loc 3 450 0 discriminator 1
 1176 0032 BB68     	 ldr r3,[r7,#8]
 1177 0034 03F40073 	 and r3,r3,#512
 449:../Libraries/XMCLib/src/xmc_eth_mac.c ****       ((status & ETH_MAC_DMA_RDES0_FS) == 0U) ||
 1178              	 .loc 3 449 0 discriminator 1
 1179 0038 002B     	 cmp r3,#0
 1180 003a 04D0     	 beq .L46
 451:../Libraries/XMCLib/src/xmc_eth_mac.c ****       ((status & ETH_MAC_DMA_RDES0_LS) == 0U)) {
 1181              	 .loc 3 451 0
 1182 003c BB68     	 ldr r3,[r7,#8]
 1183 003e 03F48073 	 and r3,r3,#256
 450:../Libraries/XMCLib/src/xmc_eth_mac.c ****       ((status & ETH_MAC_DMA_RDES0_FS) == 0U) ||
 1184              	 .loc 3 450 0
 1185 0042 002B     	 cmp r3,#0
 1186 0044 02D1     	 bne .L47
 1187              	.L46:
 452:../Libraries/XMCLib/src/xmc_eth_mac.c ****     /* Error, this block is invalid */
 453:../Libraries/XMCLib/src/xmc_eth_mac.c ****     len = 0xFFFFFFFFU;
 1188              	 .loc 3 453 0
 1189 0046 4FF0FF33 	 mov r3,#-1
 1190 004a FB60     	 str r3,[r7,#12]
 1191              	.L47:
 454:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 455:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 456:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Subtract CRC */
 457:../Libraries/XMCLib/src/xmc_eth_mac.c ****   len = ((status & ETH_MAC_DMA_RDES0_FL) >> 16U) - 4U;
 1192              	 .loc 3 457 0
 1193 004c BA68     	 ldr r2,[r7,#8]
 1194 004e 064B     	 ldr r3,.L49
 1195 0050 1340     	 ands r3,r3,r2
 1196 0052 1B0C     	 lsrs r3,r3,#16
 1197 0054 043B     	 subs r3,r3,#4
 1198 0056 FB60     	 str r3,[r7,#12]
 458:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 459:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return len;
 1199              	 .loc 3 459 0
 1200 0058 FB68     	 ldr r3,[r7,#12]
 460:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1201              	 .loc 3 460 0
 1202 005a 1846     	 mov r0,r3
 1203 005c 1437     	 adds r7,r7,#20
 1204              	.LCFI72:
 1205              	 .cfi_def_cfa_offset 4
 1206 005e BD46     	 mov sp,r7
 1207              	.LCFI73:
 1208              	 .cfi_def_cfa_register 13
 1209              	 
 1210 0060 5DF8047B 	 ldr r7,[sp],#4
 1211              	.LCFI74:
 1212              	 .cfi_restore 7
 1213              	 .cfi_def_cfa_offset 0
 1214 0064 7047     	 bx lr
 1215              	.L50:
 1216 0066 00BF     	 .align 2
 1217              	.L49:
 1218 0068 0000FF3F 	 .word 1073676288
 1219              	 .cfi_endproc
 1220              	.LFE211:
 1222              	 .section .text.XMC_ETH_MAC_SetManagmentClockDivider,"ax",%progbits
 1223              	 .align 2
 1224              	 .global XMC_ETH_MAC_SetManagmentClockDivider
 1225              	 .thumb
 1226              	 .thumb_func
 1228              	XMC_ETH_MAC_SetManagmentClockDivider:
 1229              	.LFB212:
 461:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 462:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Set management clock divider */
 463:../Libraries/XMCLib/src/xmc_eth_mac.c **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_SetManagmentClockDivider(XMC_ETH_MAC_t *const eth_mac)
 464:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1230              	 .loc 3 464 0
 1231              	 .cfi_startproc
 1232              	 
 1233              	 
 1234 0000 80B5     	 push {r7,lr}
 1235              	.LCFI75:
 1236              	 .cfi_def_cfa_offset 8
 1237              	 .cfi_offset 7,-8
 1238              	 .cfi_offset 14,-4
 1239 0002 86B0     	 sub sp,sp,#24
 1240              	.LCFI76:
 1241              	 .cfi_def_cfa_offset 32
 1242 0004 00AF     	 add r7,sp,#0
 1243              	.LCFI77:
 1244              	 .cfi_def_cfa_register 7
 1245 0006 7860     	 str r0,[r7,#4]
 465:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t eth_mac_clk;
 466:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_STATUS_t status;
 467:../Libraries/XMCLib/src/xmc_eth_mac.c ****   __IO uint32_t *reg;
 468:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 469:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac_clk = XMC_SCU_CLOCK_GetEthernetClockFrequency();
 1246              	 .loc 3 469 0
 1247 0008 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetEthernetClockFrequency
 1248 000c 3861     	 str r0,[r7,#16]
 470:../Libraries/XMCLib/src/xmc_eth_mac.c ****   status = XMC_ETH_MAC_STATUS_OK;
 1249              	 .loc 3 470 0
 1250 000e 0023     	 movs r3,#0
 1251 0010 FB75     	 strb r3,[r7,#23]
 471:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 472:../Libraries/XMCLib/src/xmc_eth_mac.c ****   reg = &(eth_mac->regs->GMII_ADDRESS);
 1252              	 .loc 3 472 0
 1253 0012 7B68     	 ldr r3,[r7,#4]
 1254 0014 1B68     	 ldr r3,[r3]
 1255 0016 1033     	 adds r3,r3,#16
 1256 0018 FB60     	 str r3,[r7,#12]
 473:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (eth_mac_clk <= XMC_ETH_MAC_CLK_SPEED_35MHZ)
 1257              	 .loc 3 473 0
 1258 001a 3B69     	 ldr r3,[r7,#16]
 1259 001c 1A4A     	 ldr r2,.L60
 1260 001e 9342     	 cmp r3,r2
 1261 0020 03D8     	 bhi .L52
 474:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 475:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	*reg = XMC_ETH_MAC_MDC_DIVIDER_16;
 1262              	 .loc 3 475 0
 1263 0022 FB68     	 ldr r3,[r7,#12]
 1264 0024 0822     	 movs r2,#8
 1265 0026 1A60     	 str r2,[r3]
 1266 0028 29E0     	 b .L53
 1267              	.L52:
 476:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 477:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else if (eth_mac_clk <= XMC_ETH_MAC_CLK_SPEED_60MHZ)
 1268              	 .loc 3 477 0
 1269 002a 3B69     	 ldr r3,[r7,#16]
 1270 002c 174A     	 ldr r2,.L60+4
 1271 002e 9342     	 cmp r3,r2
 1272 0030 03D8     	 bhi .L54
 478:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 479:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	*reg = XMC_ETH_MAC_MDC_DIVIDER_26;
 1273              	 .loc 3 479 0
 1274 0032 FB68     	 ldr r3,[r7,#12]
 1275 0034 0C22     	 movs r2,#12
 1276 0036 1A60     	 str r2,[r3]
 1277 0038 21E0     	 b .L53
 1278              	.L54:
 480:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 481:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else if (eth_mac_clk <= XMC_ETH_MAC_CLK_SPEED_100MHZ)
 1279              	 .loc 3 481 0
 1280 003a 3B69     	 ldr r3,[r7,#16]
 1281 003c 144A     	 ldr r2,.L60+8
 1282 003e 9342     	 cmp r3,r2
 1283 0040 03D8     	 bhi .L55
 482:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 483:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	*reg = XMC_ETH_MAC_MDC_DIVIDER_42;
 1284              	 .loc 3 483 0
 1285 0042 FB68     	 ldr r3,[r7,#12]
 1286 0044 0022     	 movs r2,#0
 1287 0046 1A60     	 str r2,[r3]
 1288 0048 19E0     	 b .L53
 1289              	.L55:
 484:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 485:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else if (eth_mac_clk <= XMC_ETH_MAC_CLK_SPEED_150MHZ)
 1290              	 .loc 3 485 0
 1291 004a 3B69     	 ldr r3,[r7,#16]
 1292 004c 114A     	 ldr r2,.L60+12
 1293 004e 9342     	 cmp r3,r2
 1294 0050 03D8     	 bhi .L56
 486:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 487:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	*reg = XMC_ETH_MAC_MDC_DIVIDER_62;
 1295              	 .loc 3 487 0
 1296 0052 FB68     	 ldr r3,[r7,#12]
 1297 0054 0422     	 movs r2,#4
 1298 0056 1A60     	 str r2,[r3]
 1299 0058 11E0     	 b .L53
 1300              	.L56:
 488:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 489:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else if (eth_mac_clk <= XMC_ETH_MAC_CLK_SPEED_200MHZ)
 1301              	 .loc 3 489 0
 1302 005a 3B69     	 ldr r3,[r7,#16]
 1303 005c 0E4A     	 ldr r2,.L60+16
 1304 005e 9342     	 cmp r3,r2
 1305 0060 03D8     	 bhi .L57
 490:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 491:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	*reg = XMC_ETH_MAC_MDC_DIVIDER_102;
 1306              	 .loc 3 491 0
 1307 0062 FB68     	 ldr r3,[r7,#12]
 1308 0064 1022     	 movs r2,#16
 1309 0066 1A60     	 str r2,[r3]
 1310 0068 09E0     	 b .L53
 1311              	.L57:
 492:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 493:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else if (eth_mac_clk <= XMC_ETH_MAC_CLK_SPEED_250MHZ)
 1312              	 .loc 3 493 0
 1313 006a 3B69     	 ldr r3,[r7,#16]
 1314 006c 0B4A     	 ldr r2,.L60+20
 1315 006e 9342     	 cmp r3,r2
 1316 0070 03D8     	 bhi .L58
 494:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 495:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	*reg = XMC_ETH_MAC_MDC_DIVIDER_124;
 1317              	 .loc 3 495 0
 1318 0072 FB68     	 ldr r3,[r7,#12]
 1319 0074 1422     	 movs r2,#20
 1320 0076 1A60     	 str r2,[r3]
 1321 0078 01E0     	 b .L53
 1322              	.L58:
 496:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 497:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else
 498:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 499:../Libraries/XMCLib/src/xmc_eth_mac.c ****     status = XMC_ETH_MAC_STATUS_ERROR;
 1323              	 .loc 3 499 0
 1324 007a 0223     	 movs r3,#2
 1325 007c FB75     	 strb r3,[r7,#23]
 1326              	.L53:
 500:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 501:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 502:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return status;
 1327              	 .loc 3 502 0
 1328 007e FB7D     	 ldrb r3,[r7,#23]
 503:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1329              	 .loc 3 503 0
 1330 0080 1846     	 mov r0,r3
 1331 0082 1837     	 adds r7,r7,#24
 1332              	.LCFI78:
 1333              	 .cfi_def_cfa_offset 8
 1334 0084 BD46     	 mov sp,r7
 1335              	.LCFI79:
 1336              	 .cfi_def_cfa_register 13
 1337              	 
 1338 0086 80BD     	 pop {r7,pc}
 1339              	.L61:
 1340              	 .align 2
 1341              	.L60:
 1342 0088 C00E1602 	 .word 35000000
 1343 008c 00879303 	 .word 60000000
 1344 0090 00E1F505 	 .word 100000000
 1345 0094 80D1F008 	 .word 150000000
 1346 0098 00C2EB0B 	 .word 200000000
 1347 009c 80B2E60E 	 .word 250000000
 1348              	 .cfi_endproc
 1349              	.LFE212:
 1351              	 .section .text.XMC_ETH_MAC_Enable,"ax",%progbits
 1352              	 .align 2
 1353              	 .global XMC_ETH_MAC_Enable
 1354              	 .thumb
 1355              	 .thumb_func
 1357              	XMC_ETH_MAC_Enable:
 1358              	.LFB213:
 504:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 505:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* ETH MAC enable */
 506:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_Enable(XMC_ETH_MAC_t *const eth_mac)
 507:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1359              	 .loc 3 507 0
 1360              	 .cfi_startproc
 1361              	 
 1362              	 
 1363 0000 80B5     	 push {r7,lr}
 1364              	.LCFI80:
 1365              	 .cfi_def_cfa_offset 8
 1366              	 .cfi_offset 7,-8
 1367              	 .cfi_offset 14,-4
 1368 0002 82B0     	 sub sp,sp,#8
 1369              	.LCFI81:
 1370              	 .cfi_def_cfa_offset 16
 1371 0004 00AF     	 add r7,sp,#0
 1372              	.LCFI82:
 1373              	 .cfi_def_cfa_register 7
 1374 0006 7860     	 str r0,[r7,#4]
 508:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_ETH);
 1375              	 .loc 3 508 0
 1376 0008 0420     	 movs r0,#4
 1377 000a FFF7FEFF 	 bl XMC_SCU_CLOCK_EnableClock
 509:../Libraries/XMCLib/src/xmc_eth_mac.c **** #if UC_DEVICE != XMC4500
 510:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_SCU_CLOCK_UngatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ETH0);
 511:../Libraries/XMCLib/src/xmc_eth_mac.c **** #endif
 512:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_ETH0);
 1378              	 .loc 3 512 0
 1379 000e 0348     	 ldr r0,.L63
 1380 0010 FFF7FEFF 	 bl XMC_SCU_RESET_DeassertPeripheralReset
 513:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1381              	 .loc 3 513 0
 1382 0014 0837     	 adds r7,r7,#8
 1383              	.LCFI83:
 1384              	 .cfi_def_cfa_offset 8
 1385 0016 BD46     	 mov sp,r7
 1386              	.LCFI84:
 1387              	 .cfi_def_cfa_register 13
 1388              	 
 1389 0018 80BD     	 pop {r7,pc}
 1390              	.L64:
 1391 001a 00BF     	 .align 2
 1392              	.L63:
 1393 001c 04000020 	 .word 536870916
 1394              	 .cfi_endproc
 1395              	.LFE213:
 1397              	 .section .text.XMC_ETH_MAC_Disable,"ax",%progbits
 1398              	 .align 2
 1399              	 .global XMC_ETH_MAC_Disable
 1400              	 .thumb
 1401              	 .thumb_func
 1403              	XMC_ETH_MAC_Disable:
 1404              	.LFB214:
 514:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 515:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* ETH MAC disable */
 516:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_Disable(XMC_ETH_MAC_t *const eth_mac)
 517:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1405              	 .loc 3 517 0
 1406              	 .cfi_startproc
 1407              	 
 1408              	 
 1409 0000 80B5     	 push {r7,lr}
 1410              	.LCFI85:
 1411              	 .cfi_def_cfa_offset 8
 1412              	 .cfi_offset 7,-8
 1413              	 .cfi_offset 14,-4
 1414 0002 82B0     	 sub sp,sp,#8
 1415              	.LCFI86:
 1416              	 .cfi_def_cfa_offset 16
 1417 0004 00AF     	 add r7,sp,#0
 1418              	.LCFI87:
 1419              	 .cfi_def_cfa_register 7
 1420 0006 7860     	 str r0,[r7,#4]
 518:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_ETH0);
 1421              	 .loc 3 518 0
 1422 0008 0448     	 ldr r0,.L66
 1423 000a FFF7FEFF 	 bl XMC_SCU_RESET_AssertPeripheralReset
 519:../Libraries/XMCLib/src/xmc_eth_mac.c **** #if UC_DEVICE != XMC4500
 520:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_SCU_CLOCK_GatePeripheralClock(XMC_SCU_PERIPHERAL_CLOCK_ETH0);
 521:../Libraries/XMCLib/src/xmc_eth_mac.c **** #endif
 522:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_SCU_CLOCK_DisableClock(XMC_SCU_CLOCK_ETH);
 1424              	 .loc 3 522 0
 1425 000e 0420     	 movs r0,#4
 1426 0010 FFF7FEFF 	 bl XMC_SCU_CLOCK_DisableClock
 523:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1427              	 .loc 3 523 0
 1428 0014 0837     	 adds r7,r7,#8
 1429              	.LCFI88:
 1430              	 .cfi_def_cfa_offset 8
 1431 0016 BD46     	 mov sp,r7
 1432              	.LCFI89:
 1433              	 .cfi_def_cfa_register 13
 1434              	 
 1435 0018 80BD     	 pop {r7,pc}
 1436              	.L67:
 1437 001a 00BF     	 .align 2
 1438              	.L66:
 1439 001c 04000020 	 .word 536870916
 1440              	 .cfi_endproc
 1441              	.LFE214:
 1443              	 .section .text.XMC_ETH_MAC_ReadPhy,"ax",%progbits
 1444              	 .align 2
 1445              	 .global XMC_ETH_MAC_ReadPhy
 1446              	 .thumb
 1447              	 .thumb_func
 1449              	XMC_ETH_MAC_ReadPhy:
 1450              	.LFB215:
 524:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 525:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Read physical layer and obtain status */
 526:../Libraries/XMCLib/src/xmc_eth_mac.c **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_ReadPhy(XMC_ETH_MAC_t *eth_mac, uint8_t phy_addr, uint8_t reg_addr
 527:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1451              	 .loc 3 527 0
 1452              	 .cfi_startproc
 1453              	 
 1454              	 
 1455              	 
 1456 0000 80B4     	 push {r7}
 1457              	.LCFI90:
 1458              	 .cfi_def_cfa_offset 4
 1459              	 .cfi_offset 7,-4
 1460 0002 87B0     	 sub sp,sp,#28
 1461              	.LCFI91:
 1462              	 .cfi_def_cfa_offset 32
 1463 0004 00AF     	 add r7,sp,#0
 1464              	.LCFI92:
 1465              	 .cfi_def_cfa_register 7
 1466 0006 F860     	 str r0,[r7,#12]
 1467 0008 7B60     	 str r3,[r7,#4]
 1468 000a 0B46     	 mov r3,r1
 1469 000c FB72     	 strb r3,[r7,#11]
 1470 000e 1346     	 mov r3,r2
 1471 0010 BB72     	 strb r3,[r7,#10]
 528:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t retries;
 529:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 530:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_PhyRead: Parameter error", data != NULL);
 531:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 532:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->GMII_ADDRESS = (uint32_t)((eth_mac->regs->GMII_ADDRESS & (uint32_t)ETH_GMII_ADDRES
 1472              	 .loc 3 532 0
 1473 0012 FB68     	 ldr r3,[r7,#12]
 1474 0014 1B68     	 ldr r3,[r3]
 1475 0016 FA68     	 ldr r2,[r7,#12]
 1476 0018 1268     	 ldr r2,[r2]
 1477 001a 1269     	 ldr r2,[r2,#16]
 1478 001c 02F03C01 	 and r1,r2,#60
 533:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)ETH_GMII_ADDRESS_MB_Msk |
 534:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)((uint32_t)phy_addr << ETH_GMII_ADDRESS_PA_Pos
 1479              	 .loc 3 534 0
 1480 0020 FA7A     	 ldrb r2,[r7,#11]
 1481 0022 D202     	 lsls r2,r2,#11
 533:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)ETH_GMII_ADDRESS_MB_Msk |
 1482              	 .loc 3 533 0
 1483 0024 1143     	 orrs r1,r1,r2
 535:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)((uint32_t)reg_addr << ETH_GMII_ADDRESS_MR_Pos
 1484              	 .loc 3 535 0
 1485 0026 BA7A     	 ldrb r2,[r7,#10]
 1486 0028 9201     	 lsls r2,r2,#6
 532:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)ETH_GMII_ADDRESS_MB_Msk |
 1487              	 .loc 3 532 0
 1488 002a 0A43     	 orrs r2,r2,r1
 1489 002c 42F00102 	 orr r2,r2,#1
 1490 0030 1A61     	 str r2,[r3,#16]
 536:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 537:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Poll busy bit during max PHY_TIMEOUT time */
 538:../Libraries/XMCLib/src/xmc_eth_mac.c ****   retries = 0U;
 1491              	 .loc 3 538 0
 1492 0032 0023     	 movs r3,#0
 1493 0034 7B61     	 str r3,[r7,#20]
 1494              	.L71:
 539:../Libraries/XMCLib/src/xmc_eth_mac.c ****   do
 540:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 541:../Libraries/XMCLib/src/xmc_eth_mac.c ****     if ((eth_mac->regs->GMII_ADDRESS & ETH_GMII_ADDRESS_MB_Msk) == 0U)
 1495              	 .loc 3 541 0
 1496 0036 FB68     	 ldr r3,[r7,#12]
 1497 0038 1B68     	 ldr r3,[r3]
 1498 003a 1B69     	 ldr r3,[r3,#16]
 1499 003c 03F00103 	 and r3,r3,#1
 1500 0040 002B     	 cmp r3,#0
 1501 0042 07D1     	 bne .L69
 542:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 543:../Libraries/XMCLib/src/xmc_eth_mac.c ****       *data = (uint16_t)(eth_mac->regs->GMII_DATA & ETH_GMII_DATA_MD_Msk);
 1502              	 .loc 3 543 0
 1503 0044 FB68     	 ldr r3,[r7,#12]
 1504 0046 1B68     	 ldr r3,[r3]
 1505 0048 5B69     	 ldr r3,[r3,#20]
 1506 004a 9AB2     	 uxth r2,r3
 1507 004c 7B68     	 ldr r3,[r7,#4]
 1508 004e 1A80     	 strh r2,[r3]
 544:../Libraries/XMCLib/src/xmc_eth_mac.c ****       return XMC_ETH_MAC_STATUS_OK;
 1509              	 .loc 3 544 0
 1510 0050 0023     	 movs r3,#0
 1511 0052 08E0     	 b .L70
 1512              	.L69:
 545:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 546:../Libraries/XMCLib/src/xmc_eth_mac.c ****     ++retries;
 1513              	 .loc 3 546 0
 1514 0054 7B69     	 ldr r3,[r7,#20]
 1515 0056 0133     	 adds r3,r3,#1
 1516 0058 7B61     	 str r3,[r7,#20]
 547:../Libraries/XMCLib/src/xmc_eth_mac.c ****   } while (retries < XMC_ETH_MAC_PHY_MAX_RETRIES);
 1517              	 .loc 3 547 0
 1518 005a 7B69     	 ldr r3,[r7,#20]
 1519 005c 4FF6FE72 	 movw r2,#65534
 1520 0060 9342     	 cmp r3,r2
 1521 0062 E8D9     	 bls .L71
 548:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 549:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return XMC_ETH_MAC_STATUS_ERROR;
 1522              	 .loc 3 549 0
 1523 0064 0223     	 movs r3,#2
 1524              	.L70:
 550:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1525              	 .loc 3 550 0
 1526 0066 1846     	 mov r0,r3
 1527 0068 1C37     	 adds r7,r7,#28
 1528              	.LCFI93:
 1529              	 .cfi_def_cfa_offset 4
 1530 006a BD46     	 mov sp,r7
 1531              	.LCFI94:
 1532              	 .cfi_def_cfa_register 13
 1533              	 
 1534 006c 5DF8047B 	 ldr r7,[sp],#4
 1535              	.LCFI95:
 1536              	 .cfi_restore 7
 1537              	 .cfi_def_cfa_offset 0
 1538 0070 7047     	 bx lr
 1539              	 .cfi_endproc
 1540              	.LFE215:
 1542 0072 00BF     	 .section .text.XMC_ETH_MAC_WritePhy,"ax",%progbits
 1543              	 .align 2
 1544              	 .global XMC_ETH_MAC_WritePhy
 1545              	 .thumb
 1546              	 .thumb_func
 1548              	XMC_ETH_MAC_WritePhy:
 1549              	.LFB216:
 551:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 552:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Write physical layer and return status */
 553:../Libraries/XMCLib/src/xmc_eth_mac.c **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_WritePhy(XMC_ETH_MAC_t *eth_mac, uint8_t phy_addr, uint8_t reg_add
 554:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1550              	 .loc 3 554 0
 1551              	 .cfi_startproc
 1552              	 
 1553              	 
 1554              	 
 1555 0000 80B4     	 push {r7}
 1556              	.LCFI96:
 1557              	 .cfi_def_cfa_offset 4
 1558              	 .cfi_offset 7,-4
 1559 0002 85B0     	 sub sp,sp,#20
 1560              	.LCFI97:
 1561              	 .cfi_def_cfa_offset 24
 1562 0004 00AF     	 add r7,sp,#0
 1563              	.LCFI98:
 1564              	 .cfi_def_cfa_register 7
 1565 0006 7860     	 str r0,[r7,#4]
 1566 0008 0846     	 mov r0,r1
 1567 000a 1146     	 mov r1,r2
 1568 000c 1A46     	 mov r2,r3
 1569 000e 0346     	 mov r3,r0
 1570 0010 FB70     	 strb r3,[r7,#3]
 1571 0012 0B46     	 mov r3,r1
 1572 0014 BB70     	 strb r3,[r7,#2]
 1573 0016 1346     	 mov r3,r2
 1574 0018 3B80     	 strh r3,[r7]
 555:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t retries;
 556:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 557:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->GMII_DATA  = data;
 1575              	 .loc 3 557 0
 1576 001a 7B68     	 ldr r3,[r7,#4]
 1577 001c 1B68     	 ldr r3,[r3]
 1578 001e 3A88     	 ldrh r2,[r7]
 1579 0020 5A61     	 str r2,[r3,#20]
 558:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->GMII_ADDRESS = (uint32_t)((eth_mac->regs->GMII_ADDRESS & (uint32_t)ETH_GMII_ADDRES
 1580              	 .loc 3 558 0
 1581 0022 7B68     	 ldr r3,[r7,#4]
 1582 0024 1B68     	 ldr r3,[r3]
 1583 0026 7A68     	 ldr r2,[r7,#4]
 1584 0028 1268     	 ldr r2,[r2]
 1585 002a 1269     	 ldr r2,[r2,#16]
 1586 002c 02F03C01 	 and r1,r2,#60
 559:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)ETH_GMII_ADDRESS_MB_Msk |
 560:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)ETH_GMII_ADDRESS_MW_Msk |
 561:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)((uint32_t)phy_addr << ETH_GMII_ADDRESS_PA_Pos
 1587              	 .loc 3 561 0
 1588 0030 FA78     	 ldrb r2,[r7,#3]
 1589 0032 D202     	 lsls r2,r2,#11
 560:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)((uint32_t)phy_addr << ETH_GMII_ADDRESS_PA_Pos
 1590              	 .loc 3 560 0
 1591 0034 1143     	 orrs r1,r1,r2
 562:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)((uint32_t)reg_addr << ETH_GMII_ADDRESS_MR_Pos
 1592              	 .loc 3 562 0
 1593 0036 BA78     	 ldrb r2,[r7,#2]
 1594 0038 9201     	 lsls r2,r2,#6
 558:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                            (uint32_t)ETH_GMII_ADDRESS_MB_Msk |
 1595              	 .loc 3 558 0
 1596 003a 0A43     	 orrs r2,r2,r1
 1597 003c 42F00302 	 orr r2,r2,#3
 1598 0040 1A61     	 str r2,[r3,#16]
 563:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 564:../Libraries/XMCLib/src/xmc_eth_mac.c ****    /* Poll busy bit during max PHY_TIMEOUT time */
 565:../Libraries/XMCLib/src/xmc_eth_mac.c ****   retries = 0U;
 1599              	 .loc 3 565 0
 1600 0042 0023     	 movs r3,#0
 1601 0044 FB60     	 str r3,[r7,#12]
 1602              	.L75:
 566:../Libraries/XMCLib/src/xmc_eth_mac.c ****   do
 567:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 568:../Libraries/XMCLib/src/xmc_eth_mac.c ****     if ((eth_mac->regs->GMII_ADDRESS & ETH_GMII_ADDRESS_MB_Msk) == 0U)
 1603              	 .loc 3 568 0
 1604 0046 7B68     	 ldr r3,[r7,#4]
 1605 0048 1B68     	 ldr r3,[r3]
 1606 004a 1B69     	 ldr r3,[r3,#16]
 1607 004c 03F00103 	 and r3,r3,#1
 1608 0050 002B     	 cmp r3,#0
 1609 0052 01D1     	 bne .L73
 569:../Libraries/XMCLib/src/xmc_eth_mac.c ****     {
 570:../Libraries/XMCLib/src/xmc_eth_mac.c ****       return XMC_ETH_MAC_STATUS_OK;
 1610              	 .loc 3 570 0
 1611 0054 0023     	 movs r3,#0
 1612 0056 08E0     	 b .L74
 1613              	.L73:
 571:../Libraries/XMCLib/src/xmc_eth_mac.c ****     }
 572:../Libraries/XMCLib/src/xmc_eth_mac.c ****     ++retries;
 1614              	 .loc 3 572 0
 1615 0058 FB68     	 ldr r3,[r7,#12]
 1616 005a 0133     	 adds r3,r3,#1
 1617 005c FB60     	 str r3,[r7,#12]
 573:../Libraries/XMCLib/src/xmc_eth_mac.c ****   } while (retries < XMC_ETH_MAC_PHY_MAX_RETRIES);
 1618              	 .loc 3 573 0
 1619 005e FB68     	 ldr r3,[r7,#12]
 1620 0060 4FF6FE72 	 movw r2,#65534
 1621 0064 9342     	 cmp r3,r2
 1622 0066 EED9     	 bls .L75
 574:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 575:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return XMC_ETH_MAC_STATUS_ERROR;
 1623              	 .loc 3 575 0
 1624 0068 0223     	 movs r3,#2
 1625              	.L74:
 576:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1626              	 .loc 3 576 0
 1627 006a 1846     	 mov r0,r3
 1628 006c 1437     	 adds r7,r7,#20
 1629              	.LCFI99:
 1630              	 .cfi_def_cfa_offset 4
 1631 006e BD46     	 mov sp,r7
 1632              	.LCFI100:
 1633              	 .cfi_def_cfa_register 13
 1634              	 
 1635 0070 5DF8047B 	 ldr r7,[sp],#4
 1636              	.LCFI101:
 1637              	 .cfi_restore 7
 1638              	 .cfi_def_cfa_offset 0
 1639 0074 7047     	 bx lr
 1640              	 .cfi_endproc
 1641              	.LFE216:
 1643 0076 00BF     	 .section .text.XMC_ETH_MAC_FlushTx,"ax",%progbits
 1644              	 .align 2
 1645              	 .global XMC_ETH_MAC_FlushTx
 1646              	 .thumb
 1647              	 .thumb_func
 1649              	XMC_ETH_MAC_FlushTx:
 1650              	.LFB217:
 577:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 578:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Flush TX */
 579:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_FlushTx(XMC_ETH_MAC_t *const eth_mac)
 580:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1651              	 .loc 3 580 0
 1652              	 .cfi_startproc
 1653              	 
 1654              	 
 1655 0000 80B5     	 push {r7,lr}
 1656              	.LCFI102:
 1657              	 .cfi_def_cfa_offset 8
 1658              	 .cfi_offset 7,-8
 1659              	 .cfi_offset 14,-4
 1660 0002 82B0     	 sub sp,sp,#8
 1661              	.LCFI103:
 1662              	 .cfi_def_cfa_offset 16
 1663 0004 00AF     	 add r7,sp,#0
 1664              	.LCFI104:
 1665              	 .cfi_def_cfa_register 7
 1666 0006 7860     	 str r0,[r7,#4]
 581:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->OPERATION_MODE &= (uint32_t)~ETH_OPERATION_MODE_ST_Msk;
 1667              	 .loc 3 581 0
 1668 0008 7B68     	 ldr r3,[r7,#4]
 1669 000a 1968     	 ldr r1,[r3]
 1670 000c 7B68     	 ldr r3,[r7,#4]
 1671 000e 1B68     	 ldr r3,[r3]
 1672 0010 03F58053 	 add r3,r3,#4096
 1673 0014 1833     	 adds r3,r3,#24
 1674 0016 1B68     	 ldr r3,[r3]
 1675 0018 23F40052 	 bic r2,r3,#8192
 1676 001c 01F58053 	 add r3,r1,#4096
 1677 0020 1833     	 adds r3,r3,#24
 1678 0022 1A60     	 str r2,[r3]
 582:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_InitTxDescriptors(eth_mac);
 1679              	 .loc 3 582 0
 1680 0024 7868     	 ldr r0,[r7,#4]
 1681 0026 FFF7FEFF 	 bl XMC_ETH_MAC_InitTxDescriptors
 583:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->OPERATION_MODE |= (uint32_t)ETH_OPERATION_MODE_ST_Msk;
 1682              	 .loc 3 583 0
 1683 002a 7B68     	 ldr r3,[r7,#4]
 1684 002c 1968     	 ldr r1,[r3]
 1685 002e 7B68     	 ldr r3,[r7,#4]
 1686 0030 1B68     	 ldr r3,[r3]
 1687 0032 03F58053 	 add r3,r3,#4096
 1688 0036 1833     	 adds r3,r3,#24
 1689 0038 1B68     	 ldr r3,[r3]
 1690 003a 43F40052 	 orr r2,r3,#8192
 1691 003e 01F58053 	 add r3,r1,#4096
 1692 0042 1833     	 adds r3,r3,#24
 1693 0044 1A60     	 str r2,[r3]
 584:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1694              	 .loc 3 584 0
 1695 0046 0837     	 adds r7,r7,#8
 1696              	.LCFI105:
 1697              	 .cfi_def_cfa_offset 8
 1698 0048 BD46     	 mov sp,r7
 1699              	.LCFI106:
 1700              	 .cfi_def_cfa_register 13
 1701              	 
 1702 004a 80BD     	 pop {r7,pc}
 1703              	 .cfi_endproc
 1704              	.LFE217:
 1706              	 .section .text.XMC_ETH_MAC_FlushRx,"ax",%progbits
 1707              	 .align 2
 1708              	 .global XMC_ETH_MAC_FlushRx
 1709              	 .thumb
 1710              	 .thumb_func
 1712              	XMC_ETH_MAC_FlushRx:
 1713              	.LFB218:
 585:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 586:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Flush RX */
 587:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_FlushRx(XMC_ETH_MAC_t *const eth_mac)
 588:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1714              	 .loc 3 588 0
 1715              	 .cfi_startproc
 1716              	 
 1717              	 
 1718 0000 80B5     	 push {r7,lr}
 1719              	.LCFI107:
 1720              	 .cfi_def_cfa_offset 8
 1721              	 .cfi_offset 7,-8
 1722              	 .cfi_offset 14,-4
 1723 0002 82B0     	 sub sp,sp,#8
 1724              	.LCFI108:
 1725              	 .cfi_def_cfa_offset 16
 1726 0004 00AF     	 add r7,sp,#0
 1727              	.LCFI109:
 1728              	 .cfi_def_cfa_register 7
 1729 0006 7860     	 str r0,[r7,#4]
 589:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->OPERATION_MODE &= (uint32_t)~ETH_OPERATION_MODE_SR_Msk;
 1730              	 .loc 3 589 0
 1731 0008 7B68     	 ldr r3,[r7,#4]
 1732 000a 1968     	 ldr r1,[r3]
 1733 000c 7B68     	 ldr r3,[r7,#4]
 1734 000e 1B68     	 ldr r3,[r3]
 1735 0010 03F58053 	 add r3,r3,#4096
 1736 0014 1833     	 adds r3,r3,#24
 1737 0016 1B68     	 ldr r3,[r3]
 1738 0018 23F00202 	 bic r2,r3,#2
 1739 001c 01F58053 	 add r3,r1,#4096
 1740 0020 1833     	 adds r3,r3,#24
 1741 0022 1A60     	 str r2,[r3]
 590:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_InitRxDescriptors(eth_mac);
 1742              	 .loc 3 590 0
 1743 0024 7868     	 ldr r0,[r7,#4]
 1744 0026 FFF7FEFF 	 bl XMC_ETH_MAC_InitRxDescriptors
 591:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->OPERATION_MODE |= (uint32_t)ETH_OPERATION_MODE_SR_Msk;
 1745              	 .loc 3 591 0
 1746 002a 7B68     	 ldr r3,[r7,#4]
 1747 002c 1968     	 ldr r1,[r3]
 1748 002e 7B68     	 ldr r3,[r7,#4]
 1749 0030 1B68     	 ldr r3,[r3]
 1750 0032 03F58053 	 add r3,r3,#4096
 1751 0036 1833     	 adds r3,r3,#24
 1752 0038 1B68     	 ldr r3,[r3]
 1753 003a 43F00202 	 orr r2,r3,#2
 1754 003e 01F58053 	 add r3,r1,#4096
 1755 0042 1833     	 adds r3,r3,#24
 1756 0044 1A60     	 str r2,[r3]
 592:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1757              	 .loc 3 592 0
 1758 0046 0837     	 adds r7,r7,#8
 1759              	.LCFI110:
 1760              	 .cfi_def_cfa_offset 8
 1761 0048 BD46     	 mov sp,r7
 1762              	.LCFI111:
 1763              	 .cfi_def_cfa_register 13
 1764              	 
 1765 004a 80BD     	 pop {r7,pc}
 1766              	 .cfi_endproc
 1767              	.LFE218:
 1769              	 .section .text.XMC_ETH_MAC_SetWakeUpFrameFilter,"ax",%progbits
 1770              	 .align 2
 1771              	 .global XMC_ETH_MAC_SetWakeUpFrameFilter
 1772              	 .thumb
 1773              	 .thumb_func
 1775              	XMC_ETH_MAC_SetWakeUpFrameFilter:
 1776              	.LFB219:
 593:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 594:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Set wakeup frame filter */
 595:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_SetWakeUpFrameFilter(XMC_ETH_MAC_t *const eth_mac,
 596:../Libraries/XMCLib/src/xmc_eth_mac.c ****                                       const uint32_t (*const filter)[XMC_ETH_WAKEUP_REGISTER_LENGTH
 597:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1777              	 .loc 3 597 0
 1778              	 .cfi_startproc
 1779              	 
 1780              	 
 1781              	 
 1782 0000 80B4     	 push {r7}
 1783              	.LCFI112:
 1784              	 .cfi_def_cfa_offset 4
 1785              	 .cfi_offset 7,-4
 1786 0002 85B0     	 sub sp,sp,#20
 1787              	.LCFI113:
 1788              	 .cfi_def_cfa_offset 24
 1789 0004 00AF     	 add r7,sp,#0
 1790              	.LCFI114:
 1791              	 .cfi_def_cfa_register 7
 1792 0006 7860     	 str r0,[r7,#4]
 1793 0008 3960     	 str r1,[r7]
 598:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t i = 0U;
 1794              	 .loc 3 598 0
 1795 000a 0023     	 movs r3,#0
 1796 000c FB60     	 str r3,[r7,#12]
 599:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 600:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Fill Remote Wake-up frame filter register with buffer data */
 601:../Libraries/XMCLib/src/xmc_eth_mac.c ****   for (i = 0U; i < XMC_ETH_WAKEUP_REGISTER_LENGTH; i++)
 1797              	 .loc 3 601 0
 1798 000e 0023     	 movs r3,#0
 1799 0010 FB60     	 str r3,[r7,#12]
 1800 0012 09E0     	 b .L79
 1801              	.L80:
 602:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 603:../Libraries/XMCLib/src/xmc_eth_mac.c ****     /* Write each time to the same register */
 604:../Libraries/XMCLib/src/xmc_eth_mac.c ****     eth_mac->regs->REMOTE_WAKE_UP_FRAME_FILTER = (*filter)[i];
 1802              	 .loc 3 604 0 discriminator 3
 1803 0014 7B68     	 ldr r3,[r7,#4]
 1804 0016 1B68     	 ldr r3,[r3]
 1805 0018 3A68     	 ldr r2,[r7]
 1806 001a F968     	 ldr r1,[r7,#12]
 1807 001c 52F82120 	 ldr r2,[r2,r1,lsl#2]
 1808 0020 9A62     	 str r2,[r3,#40]
 601:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 1809              	 .loc 3 601 0 discriminator 3
 1810 0022 FB68     	 ldr r3,[r7,#12]
 1811 0024 0133     	 adds r3,r3,#1
 1812 0026 FB60     	 str r3,[r7,#12]
 1813              	.L79:
 601:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 1814              	 .loc 3 601 0 is_stmt 0 discriminator 1
 1815 0028 FB68     	 ldr r3,[r7,#12]
 1816 002a 072B     	 cmp r3,#7
 1817 002c F2D9     	 bls .L80
 605:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 606:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1818              	 .loc 3 606 0 is_stmt 1
 1819 002e 1437     	 adds r7,r7,#20
 1820              	.LCFI115:
 1821              	 .cfi_def_cfa_offset 4
 1822 0030 BD46     	 mov sp,r7
 1823              	.LCFI116:
 1824              	 .cfi_def_cfa_register 13
 1825              	 
 1826 0032 5DF8047B 	 ldr r7,[sp],#4
 1827              	.LCFI117:
 1828              	 .cfi_restore 7
 1829              	 .cfi_def_cfa_offset 0
 1830 0036 7047     	 bx lr
 1831              	 .cfi_endproc
 1832              	.LFE219:
 1834              	 .section .text.XMC_ETH_MAC_EnableEvent,"ax",%progbits
 1835              	 .align 2
 1836              	 .global XMC_ETH_MAC_EnableEvent
 1837              	 .thumb
 1838              	 .thumb_func
 1840              	XMC_ETH_MAC_EnableEvent:
 1841              	.LFB220:
 607:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 608:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Enable event */
 609:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_EnableEvent(XMC_ETH_MAC_t *const eth_mac, uint32_t event)
 610:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1842              	 .loc 3 610 0
 1843              	 .cfi_startproc
 1844              	 
 1845              	 
 1846 0000 80B5     	 push {r7,lr}
 1847              	.LCFI118:
 1848              	 .cfi_def_cfa_offset 8
 1849              	 .cfi_offset 7,-8
 1850              	 .cfi_offset 14,-4
 1851 0002 82B0     	 sub sp,sp,#8
 1852              	.LCFI119:
 1853              	 .cfi_def_cfa_offset 16
 1854 0004 00AF     	 add r7,sp,#0
 1855              	.LCFI120:
 1856              	 .cfi_def_cfa_register 7
 1857 0006 7860     	 str r0,[r7,#4]
 1858 0008 3960     	 str r1,[r7]
 611:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_EnableDMAEvent: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->r
 612:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 613:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->INTERRUPT_MASK &= ~(event >> 16U);
 1859              	 .loc 3 613 0
 1860 000a 7B68     	 ldr r3,[r7,#4]
 1861 000c 1B68     	 ldr r3,[r3]
 1862 000e 7A68     	 ldr r2,[r7,#4]
 1863 0010 1268     	 ldr r2,[r2]
 1864 0012 D16B     	 ldr r1,[r2,#60]
 1865 0014 3A68     	 ldr r2,[r7]
 1866 0016 120C     	 lsrs r2,r2,#16
 1867 0018 D243     	 mvns r2,r2
 1868 001a 0A40     	 ands r2,r2,r1
 1869 001c DA63     	 str r2,[r3,#60]
 614:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 615:../Libraries/XMCLib/src/xmc_eth_mac.c ****   event &= (uint16_t)0x7fffU;
 1870              	 .loc 3 615 0
 1871 001e 3B68     	 ldr r3,[r7]
 1872 0020 C3F30E03 	 ubfx r3,r3,#0,#15
 1873 0024 3B60     	 str r3,[r7]
 616:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (XCM_ETH_MAC_IsNormalEvent(event))
 1874              	 .loc 3 616 0
 1875 0026 3868     	 ldr r0,[r7]
 1876 0028 FFF7FEFF 	 bl XCM_ETH_MAC_IsNormalEvent
 1877 002c 0346     	 mov r3,r0
 1878 002e 002B     	 cmp r3,#0
 1879 0030 03D0     	 beq .L82
 617:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 618:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	event |= (uint32_t)ETH_INTERRUPT_ENABLE_NIE_Msk;
 1880              	 .loc 3 618 0
 1881 0032 3B68     	 ldr r3,[r7]
 1882 0034 43F48033 	 orr r3,r3,#65536
 1883 0038 3B60     	 str r3,[r7]
 1884              	.L82:
 619:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 620:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 621:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (XCM_ETH_MAC_IsAbnormalEvent(event))
 1885              	 .loc 3 621 0
 1886 003a 3868     	 ldr r0,[r7]
 1887 003c FFF7FEFF 	 bl XCM_ETH_MAC_IsAbnormalEvent
 1888 0040 0346     	 mov r3,r0
 1889 0042 002B     	 cmp r3,#0
 1890 0044 03D0     	 beq .L83
 622:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 623:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	event |= (uint32_t)ETH_INTERRUPT_ENABLE_AIE_Msk;
 1891              	 .loc 3 623 0
 1892 0046 3B68     	 ldr r3,[r7]
 1893 0048 43F40043 	 orr r3,r3,#32768
 1894 004c 3B60     	 str r3,[r7]
 1895              	.L83:
 624:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 625:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 626:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->INTERRUPT_ENABLE |= event;
 1896              	 .loc 3 626 0
 1897 004e 7B68     	 ldr r3,[r7,#4]
 1898 0050 1968     	 ldr r1,[r3]
 1899 0052 7B68     	 ldr r3,[r7,#4]
 1900 0054 1B68     	 ldr r3,[r3]
 1901 0056 03F58053 	 add r3,r3,#4096
 1902 005a 1C33     	 adds r3,r3,#28
 1903 005c 1A68     	 ldr r2,[r3]
 1904 005e 3B68     	 ldr r3,[r7]
 1905 0060 1A43     	 orrs r2,r2,r3
 1906 0062 01F58053 	 add r3,r1,#4096
 1907 0066 1C33     	 adds r3,r3,#28
 1908 0068 1A60     	 str r2,[r3]
 627:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1909              	 .loc 3 627 0
 1910 006a 0837     	 adds r7,r7,#8
 1911              	.LCFI121:
 1912              	 .cfi_def_cfa_offset 8
 1913 006c BD46     	 mov sp,r7
 1914              	.LCFI122:
 1915              	 .cfi_def_cfa_register 13
 1916              	 
 1917 006e 80BD     	 pop {r7,pc}
 1918              	 .cfi_endproc
 1919              	.LFE220:
 1921              	 .section .text.XMC_ETH_MAC_DisableEvent,"ax",%progbits
 1922              	 .align 2
 1923              	 .global XMC_ETH_MAC_DisableEvent
 1924              	 .thumb
 1925              	 .thumb_func
 1927              	XMC_ETH_MAC_DisableEvent:
 1928              	.LFB221:
 628:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 629:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Disable event */
 630:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_DisableEvent(XMC_ETH_MAC_t *const eth_mac, uint32_t event)
 631:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1929              	 .loc 3 631 0
 1930              	 .cfi_startproc
 1931              	 
 1932              	 
 1933              	 
 1934 0000 80B4     	 push {r7}
 1935              	.LCFI123:
 1936              	 .cfi_def_cfa_offset 4
 1937              	 .cfi_offset 7,-4
 1938 0002 83B0     	 sub sp,sp,#12
 1939              	.LCFI124:
 1940              	 .cfi_def_cfa_offset 16
 1941 0004 00AF     	 add r7,sp,#0
 1942              	.LCFI125:
 1943              	 .cfi_def_cfa_register 7
 1944 0006 7860     	 str r0,[r7,#4]
 1945 0008 3960     	 str r1,[r7]
 632:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_DisableDMAEvent: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->
 633:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 634:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->INTERRUPT_MASK |= event >> 16U;
 1946              	 .loc 3 634 0
 1947 000a 7B68     	 ldr r3,[r7,#4]
 1948 000c 1B68     	 ldr r3,[r3]
 1949 000e 7A68     	 ldr r2,[r7,#4]
 1950 0010 1268     	 ldr r2,[r2]
 1951 0012 D16B     	 ldr r1,[r2,#60]
 1952 0014 3A68     	 ldr r2,[r7]
 1953 0016 120C     	 lsrs r2,r2,#16
 1954 0018 0A43     	 orrs r2,r2,r1
 1955 001a DA63     	 str r2,[r3,#60]
 635:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 636:../Libraries/XMCLib/src/xmc_eth_mac.c ****   event &= (uint16_t)~0xffffU;
 1956              	 .loc 3 636 0
 1957 001c 0023     	 movs r3,#0
 1958 001e 3B60     	 str r3,[r7]
 637:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->INTERRUPT_ENABLE &= ~event;
 1959              	 .loc 3 637 0
 1960 0020 7B68     	 ldr r3,[r7,#4]
 1961 0022 1968     	 ldr r1,[r3]
 1962 0024 7B68     	 ldr r3,[r7,#4]
 1963 0026 1B68     	 ldr r3,[r3]
 1964 0028 03F58053 	 add r3,r3,#4096
 1965 002c 1C33     	 adds r3,r3,#28
 1966 002e 1A68     	 ldr r2,[r3]
 1967 0030 3B68     	 ldr r3,[r7]
 1968 0032 DB43     	 mvns r3,r3
 1969 0034 1A40     	 ands r2,r2,r3
 1970 0036 01F58053 	 add r3,r1,#4096
 1971 003a 1C33     	 adds r3,r3,#28
 1972 003c 1A60     	 str r2,[r3]
 638:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 1973              	 .loc 3 638 0
 1974 003e 0C37     	 adds r7,r7,#12
 1975              	.LCFI126:
 1976              	 .cfi_def_cfa_offset 4
 1977 0040 BD46     	 mov sp,r7
 1978              	.LCFI127:
 1979              	 .cfi_def_cfa_register 13
 1980              	 
 1981 0042 5DF8047B 	 ldr r7,[sp],#4
 1982              	.LCFI128:
 1983              	 .cfi_restore 7
 1984              	 .cfi_def_cfa_offset 0
 1985 0046 7047     	 bx lr
 1986              	 .cfi_endproc
 1987              	.LFE221:
 1989              	 .section .text.XMC_ETH_MAC_ClearEventStatus,"ax",%progbits
 1990              	 .align 2
 1991              	 .global XMC_ETH_MAC_ClearEventStatus
 1992              	 .thumb
 1993              	 .thumb_func
 1995              	XMC_ETH_MAC_ClearEventStatus:
 1996              	.LFB222:
 639:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 640:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Clear event status */
 641:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_ClearEventStatus(XMC_ETH_MAC_t *const eth_mac, uint32_t event)
 642:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 1997              	 .loc 3 642 0
 1998              	 .cfi_startproc
 1999              	 
 2000              	 
 2001              	 
 2002 0000 80B4     	 push {r7}
 2003              	.LCFI129:
 2004              	 .cfi_def_cfa_offset 4
 2005              	 .cfi_offset 7,-4
 2006 0002 83B0     	 sub sp,sp,#12
 2007              	.LCFI130:
 2008              	 .cfi_def_cfa_offset 16
 2009 0004 00AF     	 add r7,sp,#0
 2010              	.LCFI131:
 2011              	 .cfi_def_cfa_register 7
 2012 0006 7860     	 str r0,[r7,#4]
 2013 0008 3960     	 str r1,[r7]
 643:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_ClearDMAEventStatus: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_m
 644:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 645:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if ((eth_mac->regs->STATUS & ETH_STATUS_NIS_Msk) != 0U)
 2014              	 .loc 3 645 0
 2015 000a 7B68     	 ldr r3,[r7,#4]
 2016 000c 1B68     	 ldr r3,[r3]
 2017 000e 03F58053 	 add r3,r3,#4096
 2018 0012 1433     	 adds r3,r3,#20
 2019 0014 1B68     	 ldr r3,[r3]
 2020 0016 03F48033 	 and r3,r3,#65536
 2021 001a 002B     	 cmp r3,#0
 2022 001c 03D0     	 beq .L86
 646:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 647:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	event |= (uint32_t)ETH_STATUS_NIS_Msk;
 2023              	 .loc 3 647 0
 2024 001e 3B68     	 ldr r3,[r7]
 2025 0020 43F48033 	 orr r3,r3,#65536
 2026 0024 3B60     	 str r3,[r7]
 2027              	.L86:
 648:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 649:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 650:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if ((eth_mac->regs->STATUS & ETH_STATUS_AIS_Msk) != 0U)
 2028              	 .loc 3 650 0
 2029 0026 7B68     	 ldr r3,[r7,#4]
 2030 0028 1B68     	 ldr r3,[r3]
 2031 002a 03F58053 	 add r3,r3,#4096
 2032 002e 1433     	 adds r3,r3,#20
 2033 0030 1B68     	 ldr r3,[r3]
 2034 0032 03F40043 	 and r3,r3,#32768
 2035 0036 002B     	 cmp r3,#0
 2036 0038 03D0     	 beq .L87
 651:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 652:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	event |= (uint32_t)ETH_STATUS_AIS_Msk;
 2037              	 .loc 3 652 0
 2038 003a 3B68     	 ldr r3,[r7]
 2039 003c 43F40043 	 orr r3,r3,#32768
 2040 0040 3B60     	 str r3,[r7]
 2041              	.L87:
 653:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 654:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 655:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->STATUS = event;
 2042              	 .loc 3 655 0
 2043 0042 7B68     	 ldr r3,[r7,#4]
 2044 0044 1B68     	 ldr r3,[r3]
 2045 0046 03F58053 	 add r3,r3,#4096
 2046 004a 1433     	 adds r3,r3,#20
 2047 004c 3A68     	 ldr r2,[r7]
 2048 004e 1A60     	 str r2,[r3]
 656:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2049              	 .loc 3 656 0
 2050 0050 0C37     	 adds r7,r7,#12
 2051              	.LCFI132:
 2052              	 .cfi_def_cfa_offset 4
 2053 0052 BD46     	 mov sp,r7
 2054              	.LCFI133:
 2055              	 .cfi_def_cfa_register 13
 2056              	 
 2057 0054 5DF8047B 	 ldr r7,[sp],#4
 2058              	.LCFI134:
 2059              	 .cfi_restore 7
 2060              	 .cfi_def_cfa_offset 0
 2061 0058 7047     	 bx lr
 2062              	 .cfi_endproc
 2063              	.LFE222:
 2065 005a 00BF     	 .section .text.XMC_ETH_MAC_GetEventStatus,"ax",%progbits
 2066              	 .align 2
 2067              	 .global XMC_ETH_MAC_GetEventStatus
 2068              	 .thumb
 2069              	 .thumb_func
 2071              	XMC_ETH_MAC_GetEventStatus:
 2072              	.LFB223:
 657:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 658:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Obtain event status */
 659:../Libraries/XMCLib/src/xmc_eth_mac.c **** uint32_t XMC_ETH_MAC_GetEventStatus(const XMC_ETH_MAC_t *const eth_mac)
 660:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2073              	 .loc 3 660 0
 2074              	 .cfi_startproc
 2075              	 
 2076              	 
 2077              	 
 2078 0000 80B4     	 push {r7}
 2079              	.LCFI135:
 2080              	 .cfi_def_cfa_offset 4
 2081              	 .cfi_offset 7,-4
 2082 0002 85B0     	 sub sp,sp,#20
 2083              	.LCFI136:
 2084              	 .cfi_def_cfa_offset 24
 2085 0004 00AF     	 add r7,sp,#0
 2086              	.LCFI137:
 2087              	 .cfi_def_cfa_register 7
 2088 0006 7860     	 str r0,[r7,#4]
 661:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t temp_status = 0;
 2089              	 .loc 3 661 0
 2090 0008 0023     	 movs r3,#0
 2091 000a FB60     	 str r3,[r7,#12]
 662:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_GetDMAEventStatus: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac
 663:../Libraries/XMCLib/src/xmc_eth_mac.c ****   
 664:../Libraries/XMCLib/src/xmc_eth_mac.c ****   temp_status =  (eth_mac->regs->STATUS & (uint32_t)0x7ffUL);
 2092              	 .loc 3 664 0
 2093 000c 7B68     	 ldr r3,[r7,#4]
 2094 000e 1B68     	 ldr r3,[r3]
 2095 0010 03F58053 	 add r3,r3,#4096
 2096 0014 1433     	 adds r3,r3,#20
 2097 0016 1B68     	 ldr r3,[r3]
 2098 0018 C3F30A03 	 ubfx r3,r3,#0,#11
 2099 001c FB60     	 str r3,[r7,#12]
 665:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 666:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return ((uint32_t)((eth_mac->regs->INTERRUPT_STATUS & (ETH_INTERRUPT_MASK_PMTIM_Msk | ETH_INTERRU
 2100              	 .loc 3 666 0
 2101 001e 7B68     	 ldr r3,[r7,#4]
 2102 0020 1B68     	 ldr r3,[r3]
 2103 0022 9B6B     	 ldr r3,[r3,#56]
 2104 0024 03F40273 	 and r3,r3,#520
 2105 0028 1A04     	 lsls r2,r3,#16
 2106 002a FB68     	 ldr r3,[r7,#12]
 2107 002c 1343     	 orrs r3,r3,r2
 667:../Libraries/XMCLib/src/xmc_eth_mac.c **** 		  temp_status);
 668:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2108              	 .loc 3 668 0
 2109 002e 1846     	 mov r0,r3
 2110 0030 1437     	 adds r7,r7,#20
 2111              	.LCFI138:
 2112              	 .cfi_def_cfa_offset 4
 2113 0032 BD46     	 mov sp,r7
 2114              	.LCFI139:
 2115              	 .cfi_def_cfa_register 13
 2116              	 
 2117 0034 5DF8047B 	 ldr r7,[sp],#4
 2118              	.LCFI140:
 2119              	 .cfi_restore 7
 2120              	 .cfi_def_cfa_offset 0
 2121 0038 7047     	 bx lr
 2122              	 .cfi_endproc
 2123              	.LFE223:
 2125 003a 00BF     	 .section .text.XMC_ETH_MAC_ReturnRxDescriptor,"ax",%progbits
 2126              	 .align 2
 2127              	 .global XMC_ETH_MAC_ReturnRxDescriptor
 2128              	 .thumb
 2129              	 .thumb_func
 2131              	XMC_ETH_MAC_ReturnRxDescriptor:
 2132              	.LFB224:
 669:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 670:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Return RX descriptor */
 671:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_ReturnRxDescriptor(XMC_ETH_MAC_t *const eth_mac)
 672:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2133              	 .loc 3 672 0
 2134              	 .cfi_startproc
 2135              	 
 2136              	 
 2137              	 
 2138 0000 80B4     	 push {r7}
 2139              	.LCFI141:
 2140              	 .cfi_def_cfa_offset 4
 2141              	 .cfi_offset 7,-4
 2142 0002 83B0     	 sub sp,sp,#12
 2143              	.LCFI142:
 2144              	 .cfi_def_cfa_offset 16
 2145 0004 00AF     	 add r7,sp,#0
 2146              	.LCFI143:
 2147              	 .cfi_def_cfa_register 7
 2148 0006 7860     	 str r0,[r7,#4]
 673:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->rx_desc[eth_mac->rx_index].status |= ETH_MAC_DMA_RDES0_OWN;
 2149              	 .loc 3 673 0
 2150 0008 7B68     	 ldr r3,[r7,#4]
 2151 000a 1A69     	 ldr r2,[r3,#16]
 2152 000c 7B68     	 ldr r3,[r7,#4]
 2153 000e 93F82730 	 ldrb r3,[r3,#39]
 2154 0012 5B01     	 lsls r3,r3,#5
 2155 0014 1344     	 add r3,r3,r2
 2156 0016 7A68     	 ldr r2,[r7,#4]
 2157 0018 1169     	 ldr r1,[r2,#16]
 2158 001a 7A68     	 ldr r2,[r7,#4]
 2159 001c 92F82720 	 ldrb r2,[r2,#39]
 2160 0020 5201     	 lsls r2,r2,#5
 2161 0022 0A44     	 add r2,r2,r1
 2162 0024 1268     	 ldr r2,[r2]
 2163 0026 42F00042 	 orr r2,r2,#-2147483648
 2164 002a 1A60     	 str r2,[r3]
 674:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2165              	 .loc 3 674 0
 2166 002c 0C37     	 adds r7,r7,#12
 2167              	.LCFI144:
 2168              	 .cfi_def_cfa_offset 4
 2169 002e BD46     	 mov sp,r7
 2170              	.LCFI145:
 2171              	 .cfi_def_cfa_register 13
 2172              	 
 2173 0030 5DF8047B 	 ldr r7,[sp],#4
 2174              	.LCFI146:
 2175              	 .cfi_restore 7
 2176              	 .cfi_def_cfa_offset 0
 2177 0034 7047     	 bx lr
 2178              	 .cfi_endproc
 2179              	.LFE224:
 2181 0036 00BF     	 .section .text.XMC_ETH_MAC_ReturnTxDescriptor,"ax",%progbits
 2182              	 .align 2
 2183              	 .global XMC_ETH_MAC_ReturnTxDescriptor
 2184              	 .thumb
 2185              	 .thumb_func
 2187              	XMC_ETH_MAC_ReturnTxDescriptor:
 2188              	.LFB225:
 675:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 676:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Return TX descriptor */
 677:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_ReturnTxDescriptor(XMC_ETH_MAC_t *const eth_mac)
 678:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2189              	 .loc 3 678 0
 2190              	 .cfi_startproc
 2191              	 
 2192              	 
 2193              	 
 2194 0000 80B4     	 push {r7}
 2195              	.LCFI147:
 2196              	 .cfi_def_cfa_offset 4
 2197              	 .cfi_offset 7,-4
 2198 0002 83B0     	 sub sp,sp,#12
 2199              	.LCFI148:
 2200              	 .cfi_def_cfa_offset 16
 2201 0004 00AF     	 add r7,sp,#0
 2202              	.LCFI149:
 2203              	 .cfi_def_cfa_register 7
 2204 0006 7860     	 str r0,[r7,#4]
 679:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->tx_desc[eth_mac->tx_index].status |= ETH_MAC_DMA_TDES0_OWN;
 2205              	 .loc 3 679 0
 2206 0008 7B68     	 ldr r3,[r7,#4]
 2207 000a 5A69     	 ldr r2,[r3,#20]
 2208 000c 7B68     	 ldr r3,[r7,#4]
 2209 000e 93F82630 	 ldrb r3,[r3,#38]
 2210 0012 5B01     	 lsls r3,r3,#5
 2211 0014 1344     	 add r3,r3,r2
 2212 0016 7A68     	 ldr r2,[r7,#4]
 2213 0018 5169     	 ldr r1,[r2,#20]
 2214 001a 7A68     	 ldr r2,[r7,#4]
 2215 001c 92F82620 	 ldrb r2,[r2,#38]
 2216 0020 5201     	 lsls r2,r2,#5
 2217 0022 0A44     	 add r2,r2,r1
 2218 0024 1268     	 ldr r2,[r2]
 2219 0026 42F00042 	 orr r2,r2,#-2147483648
 2220 002a 1A60     	 str r2,[r3]
 680:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2221              	 .loc 3 680 0
 2222 002c 0C37     	 adds r7,r7,#12
 2223              	.LCFI150:
 2224              	 .cfi_def_cfa_offset 4
 2225 002e BD46     	 mov sp,r7
 2226              	.LCFI151:
 2227              	 .cfi_def_cfa_register 13
 2228              	 
 2229 0030 5DF8047B 	 ldr r7,[sp],#4
 2230              	.LCFI152:
 2231              	 .cfi_restore 7
 2232              	 .cfi_def_cfa_offset 0
 2233 0034 7047     	 bx lr
 2234              	 .cfi_endproc
 2235              	.LFE225:
 2237 0036 00BF     	 .section .text.XMC_ETH_MAC_IsTxDescriptorOwnedByDma,"ax",%progbits
 2238              	 .align 2
 2239              	 .global XMC_ETH_MAC_IsTxDescriptorOwnedByDma
 2240              	 .thumb
 2241              	 .thumb_func
 2243              	XMC_ETH_MAC_IsTxDescriptorOwnedByDma:
 2244              	.LFB226:
 681:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 682:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Is TX descriptor owned by DMA? */
 683:../Libraries/XMCLib/src/xmc_eth_mac.c **** bool XMC_ETH_MAC_IsTxDescriptorOwnedByDma(XMC_ETH_MAC_t *const eth_mac)
 684:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2245              	 .loc 3 684 0
 2246              	 .cfi_startproc
 2247              	 
 2248              	 
 2249              	 
 2250 0000 80B4     	 push {r7}
 2251              	.LCFI153:
 2252              	 .cfi_def_cfa_offset 4
 2253              	 .cfi_offset 7,-4
 2254 0002 83B0     	 sub sp,sp,#12
 2255              	.LCFI154:
 2256              	 .cfi_def_cfa_offset 16
 2257 0004 00AF     	 add r7,sp,#0
 2258              	.LCFI155:
 2259              	 .cfi_def_cfa_register 7
 2260 0006 7860     	 str r0,[r7,#4]
 685:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return ((eth_mac->tx_desc[eth_mac->tx_index].status & ETH_MAC_DMA_TDES0_OWN) != 0U);
 2261              	 .loc 3 685 0
 2262 0008 7B68     	 ldr r3,[r7,#4]
 2263 000a 5A69     	 ldr r2,[r3,#20]
 2264 000c 7B68     	 ldr r3,[r7,#4]
 2265 000e 93F82630 	 ldrb r3,[r3,#38]
 2266 0012 5B01     	 lsls r3,r3,#5
 2267 0014 1344     	 add r3,r3,r2
 2268 0016 1B68     	 ldr r3,[r3]
 2269 0018 DB0F     	 lsrs r3,r3,#31
 2270 001a DBB2     	 uxtb r3,r3
 686:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2271              	 .loc 3 686 0
 2272 001c 1846     	 mov r0,r3
 2273 001e 0C37     	 adds r7,r7,#12
 2274              	.LCFI156:
 2275              	 .cfi_def_cfa_offset 4
 2276 0020 BD46     	 mov sp,r7
 2277              	.LCFI157:
 2278              	 .cfi_def_cfa_register 13
 2279              	 
 2280 0022 5DF8047B 	 ldr r7,[sp],#4
 2281              	.LCFI158:
 2282              	 .cfi_restore 7
 2283              	 .cfi_def_cfa_offset 0
 2284 0026 7047     	 bx lr
 2285              	 .cfi_endproc
 2286              	.LFE226:
 2288              	 .section .text.XMC_ETH_MAC_SetVLANTag,"ax",%progbits
 2289              	 .align 2
 2290              	 .global XMC_ETH_MAC_SetVLANTag
 2291              	 .thumb
 2292              	 .thumb_func
 2294              	XMC_ETH_MAC_SetVLANTag:
 2295              	.LFB227:
 687:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 688:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Set VLAN tag */
 689:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_SetVLANTag(XMC_ETH_MAC_t *const eth_mac, uint16_t tag)
 690:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2296              	 .loc 3 690 0
 2297              	 .cfi_startproc
 2298              	 
 2299              	 
 2300              	 
 2301 0000 80B4     	 push {r7}
 2302              	.LCFI159:
 2303              	 .cfi_def_cfa_offset 4
 2304              	 .cfi_offset 7,-4
 2305 0002 83B0     	 sub sp,sp,#12
 2306              	.LCFI160:
 2307              	 .cfi_def_cfa_offset 16
 2308 0004 00AF     	 add r7,sp,#0
 2309              	.LCFI161:
 2310              	 .cfi_def_cfa_register 7
 2311 0006 7860     	 str r0,[r7,#4]
 2312 0008 0B46     	 mov r3,r1
 2313 000a 7B80     	 strh r3,[r7,#2]
 691:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_SetVLANTag: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->regs)
 692:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 693:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->VLAN_TAG = (uint32_t)tag;
 2314              	 .loc 3 693 0
 2315 000c 7B68     	 ldr r3,[r7,#4]
 2316 000e 1B68     	 ldr r3,[r3]
 2317 0010 7A88     	 ldrh r2,[r7,#2]
 2318 0012 DA61     	 str r2,[r3,#28]
 694:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2319              	 .loc 3 694 0
 2320 0014 0C37     	 adds r7,r7,#12
 2321              	.LCFI162:
 2322              	 .cfi_def_cfa_offset 4
 2323 0016 BD46     	 mov sp,r7
 2324              	.LCFI163:
 2325              	 .cfi_def_cfa_register 13
 2326              	 
 2327 0018 5DF8047B 	 ldr r7,[sp],#4
 2328              	.LCFI164:
 2329              	 .cfi_restore 7
 2330              	 .cfi_def_cfa_offset 0
 2331 001c 7047     	 bx lr
 2332              	 .cfi_endproc
 2333              	.LFE227:
 2335 001e 00BF     	 .section .text.XMC_ETH_MAC_InitPTP,"ax",%progbits
 2336              	 .align 2
 2337              	 .global XMC_ETH_MAC_InitPTP
 2338              	 .thumb
 2339              	 .thumb_func
 2341              	XMC_ETH_MAC_InitPTP:
 2342              	.LFB228:
 695:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 696:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Initialize PTP */
 697:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_InitPTP(XMC_ETH_MAC_t *const eth_mac, uint32_t config)
 698:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2343              	 .loc 3 698 0
 2344              	 .cfi_startproc
 2345              	 
 2346              	 
 2347 0000 90B5     	 push {r4,r7,lr}
 2348              	.LCFI165:
 2349              	 .cfi_def_cfa_offset 12
 2350              	 .cfi_offset 4,-12
 2351              	 .cfi_offset 7,-8
 2352              	 .cfi_offset 14,-4
 2353 0002 83B0     	 sub sp,sp,#12
 2354              	.LCFI166:
 2355              	 .cfi_def_cfa_offset 24
 2356 0004 00AF     	 add r7,sp,#0
 2357              	.LCFI167:
 2358              	 .cfi_def_cfa_register 7
 2359 0006 7860     	 str r0,[r7,#4]
 2360 0008 3960     	 str r1,[r7]
 699:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_InitPTP: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->regs));
 700:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 701:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Mask the time stamp interrupt */
 702:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->INTERRUPT_MASK |= (uint32_t)ETH_INTERRUPT_MASK_TSIM_Msk;
 2361              	 .loc 3 702 0
 2362 000a 7B68     	 ldr r3,[r7,#4]
 2363 000c 1B68     	 ldr r3,[r3]
 2364 000e 7A68     	 ldr r2,[r7,#4]
 2365 0010 1268     	 ldr r2,[r2]
 2366 0012 D26B     	 ldr r2,[r2,#60]
 2367 0014 42F40072 	 orr r2,r2,#512
 2368 0018 DA63     	 str r2,[r3,#60]
 703:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 704:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Enable time stamp */
 705:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TIMESTAMP_CONTROL = config | (uint32_t)ETH_TIMESTAMP_CONTROL_TSENA_Msk;
 2369              	 .loc 3 705 0
 2370 001a 7B68     	 ldr r3,[r7,#4]
 2371 001c 1B68     	 ldr r3,[r3]
 2372 001e 3A68     	 ldr r2,[r7]
 2373 0020 42F00102 	 orr r2,r2,#1
 2374 0024 C3F80027 	 str r2,[r3,#1792]
 706:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 707:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if ((config & (uint32_t)XMC_ETH_MAC_TIMESTAMP_CONFIG_FINE_UPDATE) != 0U)
 2375              	 .loc 3 707 0
 2376 0028 3B68     	 ldr r3,[r7]
 2377 002a 03F00203 	 and r3,r3,#2
 2378 002e 002B     	 cmp r3,#0
 2379 0030 26D0     	 beq .L96
 708:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 709:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	/* Program addend register to obtain fSYS/2 from reference clock (fSYS) */
 710:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->regs->TIMESTAMP_ADDEND = (uint32_t)0x80000000U;
 2380              	 .loc 3 710 0
 2381 0032 7B68     	 ldr r3,[r7,#4]
 2382 0034 1B68     	 ldr r3,[r3]
 2383 0036 4FF00042 	 mov r2,#-2147483648
 2384 003a C3F81827 	 str r2,[r3,#1816]
 711:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->regs->TIMESTAMP_CONTROL |= (uint32_t)ETH_TIMESTAMP_CONTROL_TSADDREG_Msk;
 2385              	 .loc 3 711 0
 2386 003e 7B68     	 ldr r3,[r7,#4]
 2387 0040 1B68     	 ldr r3,[r3]
 2388 0042 7A68     	 ldr r2,[r7,#4]
 2389 0044 1268     	 ldr r2,[r2]
 2390 0046 D2F80027 	 ldr r2,[r2,#1792]
 2391 004a 42F02002 	 orr r2,r2,#32
 2392 004e C3F80027 	 str r2,[r3,#1792]
 712:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 713:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	/* Program sub-second increment register based on PTP clock frequency = fSYS/2 */
 714:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	/* the nanoseconds register has a resolution of ~0.465ns. */
 715:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->regs->SUB_SECOND_INCREMENT = (uint32_t)((1.0F / (0x80000000U)) * (2.0F / XMC_SCU_CLOCK_Ge
 2393              	 .loc 3 715 0
 2394 0052 7B68     	 ldr r3,[r7,#4]
 2395 0054 1C68     	 ldr r4,[r3]
 2396 0056 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 2397 005a 07EE900A 	 fmsr s15,r0
 2398 005e F8EE677A 	 fuitos s15,s15
 2399 0062 B0EE007A 	 fconsts s14,#0
 2400 0066 C7EE277A 	 fdivs s15,s14,s15
 2401 006a 9FED177A 	 flds s14,.L98
 2402 006e 67EE877A 	 fmuls s15,s15,s14
 2403 0072 FCEEE77A 	 ftouizs s15,s15
 2404 0076 17EE903A 	 fmrs r3,s15
 2405 007a C4F80437 	 str r3,[r4,#1796]
 2406 007e 15E0     	 b .L97
 2407              	.L96:
 716:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 717:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else
 718:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 719:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	/* Program sub-second increment register based on PTP clock frequency = fSYS */
 720:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	/* the nanoseconds register has a resolution of ~0.465ns. */
 721:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	eth_mac->regs->SUB_SECOND_INCREMENT = (uint32_t)((1.0F / (0x80000000U)) * (1.0F / XMC_SCU_CLOCK_Ge
 2408              	 .loc 3 721 0
 2409 0080 7B68     	 ldr r3,[r7,#4]
 2410 0082 1C68     	 ldr r4,[r3]
 2411 0084 FFF7FEFF 	 bl XMC_SCU_CLOCK_GetSystemClockFrequency
 2412 0088 07EE900A 	 fmsr s15,r0
 2413 008c F8EE677A 	 fuitos s15,s15
 2414 0090 B7EE007A 	 fconsts s14,#112
 2415 0094 C7EE277A 	 fdivs s15,s14,s15
 2416 0098 9FED0B7A 	 flds s14,.L98
 2417 009c 67EE877A 	 fmuls s15,s15,s14
 2418 00a0 FCEEE77A 	 ftouizs s15,s15
 2419 00a4 17EE903A 	 fmrs r3,s15
 2420 00a8 C4F80437 	 str r3,[r4,#1796]
 2421              	.L97:
 722:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 723:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 724:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TIMESTAMP_CONTROL |= (uint32_t)ETH_TIMESTAMP_CONTROL_TSINIT_Msk;
 2422              	 .loc 3 724 0
 2423 00ac 7B68     	 ldr r3,[r7,#4]
 2424 00ae 1B68     	 ldr r3,[r3]
 2425 00b0 7A68     	 ldr r2,[r7,#4]
 2426 00b2 1268     	 ldr r2,[r2]
 2427 00b4 D2F80027 	 ldr r2,[r2,#1792]
 2428 00b8 42F00402 	 orr r2,r2,#4
 2429 00bc C3F80027 	 str r2,[r3,#1792]
 725:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2430              	 .loc 3 725 0
 2431 00c0 0C37     	 adds r7,r7,#12
 2432              	.LCFI168:
 2433              	 .cfi_def_cfa_offset 12
 2434 00c2 BD46     	 mov sp,r7
 2435              	.LCFI169:
 2436              	 .cfi_def_cfa_register 13
 2437              	 
 2438 00c4 90BD     	 pop {r4,r7,pc}
 2439              	.L99:
 2440 00c6 00BF     	 .align 2
 2441              	.L98:
 2442 00c8 00000030 	 .word 805306368
 2443              	 .cfi_endproc
 2444              	.LFE228:
 2446              	 .section .text.XMC_ETH_MAC_GetPTPTime,"ax",%progbits
 2447              	 .align 2
 2448              	 .global XMC_ETH_MAC_GetPTPTime
 2449              	 .thumb
 2450              	 .thumb_func
 2452              	XMC_ETH_MAC_GetPTPTime:
 2453              	.LFB229:
 726:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 727:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Get PTP time */
 728:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_GetPTPTime(XMC_ETH_MAC_t *const eth_mac, XMC_ETH_MAC_TIME_t *const time)
 729:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2454              	 .loc 3 729 0
 2455              	 .cfi_startproc
 2456              	 
 2457              	 
 2458              	 
 2459 0000 80B4     	 push {r7}
 2460              	.LCFI170:
 2461              	 .cfi_def_cfa_offset 4
 2462              	 .cfi_offset 7,-4
 2463 0002 83B0     	 sub sp,sp,#12
 2464              	.LCFI171:
 2465              	 .cfi_def_cfa_offset 16
 2466 0004 00AF     	 add r7,sp,#0
 2467              	.LCFI172:
 2468              	 .cfi_def_cfa_register 7
 2469 0006 7860     	 str r0,[r7,#4]
 2470 0008 3960     	 str r1,[r7]
 730:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_GetPTPTime: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->regs)
 731:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 732:../Libraries/XMCLib/src/xmc_eth_mac.c ****   time->nanoseconds = (uint32_t)(eth_mac->regs->SYSTEM_TIME_NANOSECONDS * (0x80000000U / 1000000000
 2471              	 .loc 3 732 0
 2472 000a 7B68     	 ldr r3,[r7,#4]
 2473 000c 1B68     	 ldr r3,[r3]
 2474 000e D3F80C37 	 ldr r3,[r3,#1804]
 2475 0012 07EE903A 	 fmsr s15,r3
 2476 0016 F8EE677A 	 fuitos s15,s15
 2477 001a 9FED0A7A 	 flds s14,.L101
 2478 001e 67EE877A 	 fmuls s15,s15,s14
 2479 0022 FCEEE77A 	 ftouizs s15,s15
 2480 0026 17EE902A 	 fmrs r2,s15
 2481 002a 3B68     	 ldr r3,[r7]
 2482 002c 1A60     	 str r2,[r3]
 733:../Libraries/XMCLib/src/xmc_eth_mac.c ****   time->seconds = eth_mac->regs->SYSTEM_TIME_SECONDS;
 2483              	 .loc 3 733 0
 2484 002e 7B68     	 ldr r3,[r7,#4]
 2485 0030 1B68     	 ldr r3,[r3]
 2486 0032 D3F80827 	 ldr r2,[r3,#1800]
 2487 0036 3B68     	 ldr r3,[r7]
 2488 0038 5A60     	 str r2,[r3,#4]
 734:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2489              	 .loc 3 734 0
 2490 003a 0C37     	 adds r7,r7,#12
 2491              	.LCFI173:
 2492              	 .cfi_def_cfa_offset 4
 2493 003c BD46     	 mov sp,r7
 2494              	.LCFI174:
 2495              	 .cfi_def_cfa_register 13
 2496              	 
 2497 003e 5DF8047B 	 ldr r7,[sp],#4
 2498              	.LCFI175:
 2499              	 .cfi_restore 7
 2500              	 .cfi_def_cfa_offset 0
 2501 0042 7047     	 bx lr
 2502              	.L102:
 2503              	 .align 2
 2504              	.L101:
 2505 0044 5F700940 	 .word 1074360415
 2506              	 .cfi_endproc
 2507              	.LFE229:
 2509              	 .section .text.XMC_ETH_MAC_UpdatePTPTime,"ax",%progbits
 2510              	 .align 2
 2511              	 .global XMC_ETH_MAC_UpdatePTPTime
 2512              	 .thumb
 2513              	 .thumb_func
 2515              	XMC_ETH_MAC_UpdatePTPTime:
 2516              	.LFB230:
 735:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 736:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Update PTP time */
 737:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_UpdatePTPTime(XMC_ETH_MAC_t *const eth_mac, const XMC_ETH_MAC_TIME_t *const time)
 738:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2517              	 .loc 3 738 0
 2518              	 .cfi_startproc
 2519              	 
 2520              	 
 2521              	 
 2522 0000 80B4     	 push {r7}
 2523              	.LCFI176:
 2524              	 .cfi_def_cfa_offset 4
 2525              	 .cfi_offset 7,-4
 2526 0002 85B0     	 sub sp,sp,#20
 2527              	.LCFI177:
 2528              	 .cfi_def_cfa_offset 24
 2529 0004 00AF     	 add r7,sp,#0
 2530              	.LCFI178:
 2531              	 .cfi_def_cfa_register 7
 2532 0006 7860     	 str r0,[r7,#4]
 2533 0008 3960     	 str r1,[r7]
 739:../Libraries/XMCLib/src/xmc_eth_mac.c ****   uint32_t temp;
 740:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 741:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_UpdatePTPTime: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->re
 742:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 743:../Libraries/XMCLib/src/xmc_eth_mac.c ****   temp = (uint32_t)(abs(time->nanoseconds) * (100000000.0F / (0x80000000U)));
 2534              	 .loc 3 743 0
 2535 000a 3B68     	 ldr r3,[r7]
 2536 000c 1B68     	 ldr r3,[r3]
 2537 000e 002B     	 cmp r3,#0
 2538 0010 B8BF     	 it lt
 2539 0012 5B42     	 rsblt r3,r3,#0
 2540 0014 07EE903A 	 fmsr s15,r3
 2541 0018 F8EEE77A 	 fsitos s15,s15
 2542 001c 9FED157A 	 flds s14,.L105
 2543 0020 67EE877A 	 fmuls s15,s15,s14
 2544 0024 FCEEE77A 	 ftouizs s15,s15
 2545 0028 17EE903A 	 fmrs r3,s15
 2546 002c FB60     	 str r3,[r7,#12]
 744:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (time->nanoseconds >= 0)
 2547              	 .loc 3 744 0
 2548 002e 3B68     	 ldr r3,[r7]
 2549 0030 1B68     	 ldr r3,[r3]
 2550 0032 002B     	 cmp r3,#0
 2551 0034 03DB     	 blt .L104
 745:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 746:../Libraries/XMCLib/src/xmc_eth_mac.c **** 	temp |= (uint32_t)ETH_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB_Msk;
 2552              	 .loc 3 746 0
 2553 0036 FB68     	 ldr r3,[r7,#12]
 2554 0038 43F00043 	 orr r3,r3,#-2147483648
 2555 003c FB60     	 str r3,[r7,#12]
 2556              	.L104:
 747:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 748:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 749:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->SYSTEM_TIME_NANOSECONDS_UPDATE = temp;
 2557              	 .loc 3 749 0
 2558 003e 7B68     	 ldr r3,[r7,#4]
 2559 0040 1B68     	 ldr r3,[r3]
 2560 0042 FA68     	 ldr r2,[r7,#12]
 2561 0044 C3F81427 	 str r2,[r3,#1812]
 750:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->SYSTEM_TIME_SECONDS_UPDATE = time->seconds;
 2562              	 .loc 3 750 0
 2563 0048 7B68     	 ldr r3,[r7,#4]
 2564 004a 1B68     	 ldr r3,[r3]
 2565 004c 3A68     	 ldr r2,[r7]
 2566 004e 5268     	 ldr r2,[r2,#4]
 2567 0050 C3F81027 	 str r2,[r3,#1808]
 751:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 752:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TIMESTAMP_CONTROL |= (uint32_t)ETH_TIMESTAMP_CONTROL_TSUPDT_Msk;
 2568              	 .loc 3 752 0
 2569 0054 7B68     	 ldr r3,[r7,#4]
 2570 0056 1B68     	 ldr r3,[r3]
 2571 0058 7A68     	 ldr r2,[r7,#4]
 2572 005a 1268     	 ldr r2,[r2]
 2573 005c D2F80027 	 ldr r2,[r2,#1792]
 2574 0060 42F00802 	 orr r2,r2,#8
 2575 0064 C3F80027 	 str r2,[r3,#1792]
 753:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2576              	 .loc 3 753 0
 2577 0068 1437     	 adds r7,r7,#20
 2578              	.LCFI179:
 2579              	 .cfi_def_cfa_offset 4
 2580 006a BD46     	 mov sp,r7
 2581              	.LCFI180:
 2582              	 .cfi_def_cfa_register 13
 2583              	 
 2584 006c 5DF8047B 	 ldr r7,[sp],#4
 2585              	.LCFI181:
 2586              	 .cfi_restore 7
 2587              	 .cfi_def_cfa_offset 0
 2588 0070 7047     	 bx lr
 2589              	.L106:
 2590 0072 00BF     	 .align 2
 2591              	.L105:
 2592 0074 20BC3E3D 	 .word 1027521568
 2593              	 .cfi_endproc
 2594              	.LFE230:
 2596              	 .section .text.XMC_ETH_MAC_SetPTPAlarm,"ax",%progbits
 2597              	 .align 2
 2598              	 .global XMC_ETH_MAC_SetPTPAlarm
 2599              	 .thumb
 2600              	 .thumb_func
 2602              	XMC_ETH_MAC_SetPTPAlarm:
 2603              	.LFB231:
 754:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 755:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Set PTP alarm */
 756:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_SetPTPAlarm(XMC_ETH_MAC_t *const eth_mac, const XMC_ETH_MAC_TIME_t *const time)
 757:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2604              	 .loc 3 757 0
 2605              	 .cfi_startproc
 2606              	 
 2607              	 
 2608              	 
 2609 0000 80B4     	 push {r7}
 2610              	.LCFI182:
 2611              	 .cfi_def_cfa_offset 4
 2612              	 .cfi_offset 7,-4
 2613 0002 83B0     	 sub sp,sp,#12
 2614              	.LCFI183:
 2615              	 .cfi_def_cfa_offset 16
 2616 0004 00AF     	 add r7,sp,#0
 2617              	.LCFI184:
 2618              	 .cfi_def_cfa_register 7
 2619 0006 7860     	 str r0,[r7,#4]
 2620 0008 3960     	 str r1,[r7]
 758:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_SetPTPAlarm: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->regs
 759:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 760:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TARGET_TIME_NANOSECONDS = (uint32_t)(time->nanoseconds * (100000000.0F / (0x800000
 2621              	 .loc 3 760 0
 2622 000a 7B68     	 ldr r3,[r7,#4]
 2623 000c 1B68     	 ldr r3,[r3]
 2624 000e 3A68     	 ldr r2,[r7]
 2625 0010 1268     	 ldr r2,[r2]
 2626 0012 07EE902A 	 fmsr s15,r2
 2627 0016 F8EEE77A 	 fsitos s15,s15
 2628 001a 9FED0A7A 	 flds s14,.L108
 2629 001e 67EE877A 	 fmuls s15,s15,s14
 2630 0022 FCEEE77A 	 ftouizs s15,s15
 2631 0026 17EE902A 	 fmrs r2,s15
 2632 002a C3F82027 	 str r2,[r3,#1824]
 761:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TARGET_TIME_SECONDS = time->seconds;
 2633              	 .loc 3 761 0
 2634 002e 7B68     	 ldr r3,[r7,#4]
 2635 0030 1B68     	 ldr r3,[r3]
 2636 0032 3A68     	 ldr r2,[r7]
 2637 0034 5268     	 ldr r2,[r2,#4]
 2638 0036 C3F81C27 	 str r2,[r3,#1820]
 762:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2639              	 .loc 3 762 0
 2640 003a 0C37     	 adds r7,r7,#12
 2641              	.LCFI185:
 2642              	 .cfi_def_cfa_offset 4
 2643 003c BD46     	 mov sp,r7
 2644              	.LCFI186:
 2645              	 .cfi_def_cfa_register 13
 2646              	 
 2647 003e 5DF8047B 	 ldr r7,[sp],#4
 2648              	.LCFI187:
 2649              	 .cfi_restore 7
 2650              	 .cfi_def_cfa_offset 0
 2651 0042 7047     	 bx lr
 2652              	.L109:
 2653              	 .align 2
 2654              	.L108:
 2655 0044 20BC3E3D 	 .word 1027521568
 2656              	 .cfi_endproc
 2657              	.LFE231:
 2659              	 .section .text.XMC_ETH_MAC_AdjustPTPClock,"ax",%progbits
 2660              	 .align 2
 2661              	 .global XMC_ETH_MAC_AdjustPTPClock
 2662              	 .thumb
 2663              	 .thumb_func
 2665              	XMC_ETH_MAC_AdjustPTPClock:
 2666              	.LFB232:
 763:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 764:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Adjust PTP clock */
 765:../Libraries/XMCLib/src/xmc_eth_mac.c **** void XMC_ETH_MAC_AdjustPTPClock(XMC_ETH_MAC_t *const eth_mac, uint32_t correction)
 766:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2667              	 .loc 3 766 0
 2668              	 .cfi_startproc
 2669              	 
 2670              	 
 2671 0000 F0B5     	 push {r4,r5,r6,r7,lr}
 2672              	.LCFI188:
 2673              	 .cfi_def_cfa_offset 20
 2674              	 .cfi_offset 4,-20
 2675              	 .cfi_offset 5,-16
 2676              	 .cfi_offset 6,-12
 2677              	 .cfi_offset 7,-8
 2678              	 .cfi_offset 14,-4
 2679 0002 83B0     	 sub sp,sp,#12
 2680              	.LCFI189:
 2681              	 .cfi_def_cfa_offset 32
 2682 0004 00AF     	 add r7,sp,#0
 2683              	.LCFI190:
 2684              	 .cfi_def_cfa_register 7
 2685 0006 7860     	 str r0,[r7,#4]
 2686 0008 3960     	 str r1,[r7]
 767:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_AdjustPTPClock: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->r
 768:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 769:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Correction factor is Q31 (0x80000000 = 1.000000000) */
 770:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TIMESTAMP_ADDEND = (uint32_t)(((uint64_t)correction * eth_mac->regs->TIMESTAMP_ADD
 2687              	 .loc 3 770 0
 2688 000a 7B68     	 ldr r3,[r7,#4]
 2689 000c 1E68     	 ldr r6,[r3]
 2690 000e 3B68     	 ldr r3,[r7]
 2691 0010 1846     	 mov r0,r3
 2692 0012 4FF00001 	 mov r1,#0
 2693 0016 7B68     	 ldr r3,[r7,#4]
 2694 0018 1B68     	 ldr r3,[r3]
 2695 001a D3F81837 	 ldr r3,[r3,#1816]
 2696 001e 1A46     	 mov r2,r3
 2697 0020 4FF00003 	 mov r3,#0
 2698 0024 02FB01FC 	 mul ip,r2,r1
 2699 0028 00FB03FE 	 mul lr,r0,r3
 2700 002c E644     	 add lr,lr,ip
 2701 002e A0FB0223 	 umull r2,r3,r0,r2
 2702 0032 0EEB0301 	 add r1,lr,r3
 2703 0036 0B46     	 mov r3,r1
 2704 0038 D40F     	 lsrs r4,r2,#31
 2705 003a 44EA4304 	 orr r4,r4,r3,lsl#1
 2706 003e DD0F     	 lsrs r5,r3,#31
 2707 0040 2346     	 mov r3,r4
 2708 0042 C6F81837 	 str r3,[r6,#1816]
 771:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 772:../Libraries/XMCLib/src/xmc_eth_mac.c ****   /* Update addend register */
 773:../Libraries/XMCLib/src/xmc_eth_mac.c ****   eth_mac->regs->TIMESTAMP_CONTROL |= (uint32_t)ETH_TIMESTAMP_CONTROL_TSADDREG_Msk;
 2709              	 .loc 3 773 0
 2710 0046 7B68     	 ldr r3,[r7,#4]
 2711 0048 1B68     	 ldr r3,[r3]
 2712 004a 7A68     	 ldr r2,[r7,#4]
 2713 004c 1268     	 ldr r2,[r2]
 2714 004e D2F80027 	 ldr r2,[r2,#1792]
 2715 0052 42F02002 	 orr r2,r2,#32
 2716 0056 C3F80027 	 str r2,[r3,#1792]
 774:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2717              	 .loc 3 774 0
 2718 005a 0C37     	 adds r7,r7,#12
 2719              	.LCFI191:
 2720              	 .cfi_def_cfa_offset 20
 2721 005c BD46     	 mov sp,r7
 2722              	.LCFI192:
 2723              	 .cfi_def_cfa_register 13
 2724              	 
 2725 005e F0BD     	 pop {r4,r5,r6,r7,pc}
 2726              	 .cfi_endproc
 2727              	.LFE232:
 2729              	 .section .text.XMC_ETH_MAC_GetPTPStatus,"ax",%progbits
 2730              	 .align 2
 2731              	 .global XMC_ETH_MAC_GetPTPStatus
 2732              	 .thumb
 2733              	 .thumb_func
 2735              	XMC_ETH_MAC_GetPTPStatus:
 2736              	.LFB233:
 775:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 776:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Set PTP status */
 777:../Libraries/XMCLib/src/xmc_eth_mac.c **** uint32_t XMC_ETH_MAC_GetPTPStatus(const XMC_ETH_MAC_t *const eth_mac)
 778:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2737              	 .loc 3 778 0
 2738              	 .cfi_startproc
 2739              	 
 2740              	 
 2741              	 
 2742 0000 80B4     	 push {r7}
 2743              	.LCFI193:
 2744              	 .cfi_def_cfa_offset 4
 2745              	 .cfi_offset 7,-4
 2746 0002 83B0     	 sub sp,sp,#12
 2747              	.LCFI194:
 2748              	 .cfi_def_cfa_offset 16
 2749 0004 00AF     	 add r7,sp,#0
 2750              	.LCFI195:
 2751              	 .cfi_def_cfa_register 7
 2752 0006 7860     	 str r0,[r7,#4]
 779:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_GetPTPStatus: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->reg
 780:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 781:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return (eth_mac->regs->TIMESTAMP_STATUS);
 2753              	 .loc 3 781 0
 2754 0008 7B68     	 ldr r3,[r7,#4]
 2755 000a 1B68     	 ldr r3,[r3]
 2756 000c D3F82837 	 ldr r3,[r3,#1832]
 782:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2757              	 .loc 3 782 0
 2758 0010 1846     	 mov r0,r3
 2759 0012 0C37     	 adds r7,r7,#12
 2760              	.LCFI196:
 2761              	 .cfi_def_cfa_offset 4
 2762 0014 BD46     	 mov sp,r7
 2763              	.LCFI197:
 2764              	 .cfi_def_cfa_register 13
 2765              	 
 2766 0016 5DF8047B 	 ldr r7,[sp],#4
 2767              	.LCFI198:
 2768              	 .cfi_restore 7
 2769              	 .cfi_def_cfa_offset 0
 2770 001a 7047     	 bx lr
 2771              	 .cfi_endproc
 2772              	.LFE233:
 2774              	 .section .text.XMC_ETH_MAC_GetRxTimeStamp,"ax",%progbits
 2775              	 .align 2
 2776              	 .global XMC_ETH_MAC_GetRxTimeStamp
 2777              	 .thumb
 2778              	 .thumb_func
 2780              	XMC_ETH_MAC_GetRxTimeStamp:
 2781              	.LFB234:
 783:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 784:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Get TX time-stamp */
 785:../Libraries/XMCLib/src/xmc_eth_mac.c **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_GetRxTimeStamp(XMC_ETH_MAC_t *const eth_mac, XMC_ETH_MAC_TIME_t *c
 786:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2782              	 .loc 3 786 0
 2783              	 .cfi_startproc
 2784              	 
 2785              	 
 2786              	 
 2787 0000 80B4     	 push {r7}
 2788              	.LCFI199:
 2789              	 .cfi_def_cfa_offset 4
 2790              	 .cfi_offset 7,-4
 2791 0002 85B0     	 sub sp,sp,#20
 2792              	.LCFI200:
 2793              	 .cfi_def_cfa_offset 24
 2794 0004 00AF     	 add r7,sp,#0
 2795              	.LCFI201:
 2796              	 .cfi_def_cfa_register 7
 2797 0006 7860     	 str r0,[r7,#4]
 2798 0008 3960     	 str r1,[r7]
 787:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_DMA_DESC_t *rx_desc;
 788:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_STATUS_t status;
 789:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 790:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_GetRxTimeStamp: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->r
 791:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_GetRxTimeStamp: time is invalid", time != NULL);
 792:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 793:../Libraries/XMCLib/src/xmc_eth_mac.c ****   rx_desc = &eth_mac->rx_desc[eth_mac->rx_index];
 2799              	 .loc 3 793 0
 2800 000a 7B68     	 ldr r3,[r7,#4]
 2801 000c 1A69     	 ldr r2,[r3,#16]
 2802 000e 7B68     	 ldr r3,[r7,#4]
 2803 0010 93F82730 	 ldrb r3,[r3,#39]
 2804 0014 5B01     	 lsls r3,r3,#5
 2805 0016 1344     	 add r3,r3,r2
 2806 0018 BB60     	 str r3,[r7,#8]
 794:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (rx_desc->status & ETH_MAC_DMA_RDES0_OWN)
 2807              	 .loc 3 794 0
 2808 001a BB68     	 ldr r3,[r7,#8]
 2809 001c 1B68     	 ldr r3,[r3]
 2810 001e 002B     	 cmp r3,#0
 2811 0020 02DA     	 bge .L114
 795:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 796:../Libraries/XMCLib/src/xmc_eth_mac.c ****     status = XMC_ETH_MAC_STATUS_BUSY;
 2812              	 .loc 3 796 0
 2813 0022 0123     	 movs r3,#1
 2814 0024 FB73     	 strb r3,[r7,#15]
 2815 0026 0AE0     	 b .L115
 2816              	.L114:
 797:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 798:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else
 799:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 800:../Libraries/XMCLib/src/xmc_eth_mac.c ****     time->nanoseconds = (int32_t)rx_desc->time_stamp_nanoseconds;
 2817              	 .loc 3 800 0
 2818 0028 BB68     	 ldr r3,[r7,#8]
 2819 002a DB69     	 ldr r3,[r3,#28]
 2820 002c 1A46     	 mov r2,r3
 2821 002e 3B68     	 ldr r3,[r7]
 2822 0030 1A60     	 str r2,[r3]
 801:../Libraries/XMCLib/src/xmc_eth_mac.c ****     time->seconds = rx_desc->time_stamp_seconds;
 2823              	 .loc 3 801 0
 2824 0032 BB68     	 ldr r3,[r7,#8]
 2825 0034 9A69     	 ldr r2,[r3,#24]
 2826 0036 3B68     	 ldr r3,[r7]
 2827 0038 5A60     	 str r2,[r3,#4]
 802:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 803:../Libraries/XMCLib/src/xmc_eth_mac.c ****     status = XMC_ETH_MAC_STATUS_OK;
 2828              	 .loc 3 803 0
 2829 003a 0023     	 movs r3,#0
 2830 003c FB73     	 strb r3,[r7,#15]
 2831              	.L115:
 804:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 805:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 806:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return status;
 2832              	 .loc 3 806 0
 2833 003e FB7B     	 ldrb r3,[r7,#15]
 807:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2834              	 .loc 3 807 0
 2835 0040 1846     	 mov r0,r3
 2836 0042 1437     	 adds r7,r7,#20
 2837              	.LCFI202:
 2838              	 .cfi_def_cfa_offset 4
 2839 0044 BD46     	 mov sp,r7
 2840              	.LCFI203:
 2841              	 .cfi_def_cfa_register 13
 2842              	 
 2843 0046 5DF8047B 	 ldr r7,[sp],#4
 2844              	.LCFI204:
 2845              	 .cfi_restore 7
 2846              	 .cfi_def_cfa_offset 0
 2847 004a 7047     	 bx lr
 2848              	 .cfi_endproc
 2849              	.LFE234:
 2851              	 .section .text.XMC_ETH_MAC_GetTxTimeStamp,"ax",%progbits
 2852              	 .align 2
 2853              	 .global XMC_ETH_MAC_GetTxTimeStamp
 2854              	 .thumb
 2855              	 .thumb_func
 2857              	XMC_ETH_MAC_GetTxTimeStamp:
 2858              	.LFB235:
 808:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 809:../Libraries/XMCLib/src/xmc_eth_mac.c **** /* Get TX time-stamp */
 810:../Libraries/XMCLib/src/xmc_eth_mac.c **** XMC_ETH_MAC_STATUS_t XMC_ETH_MAC_GetTxTimeStamp(XMC_ETH_MAC_t *const eth_mac, XMC_ETH_MAC_TIME_t *c
 811:../Libraries/XMCLib/src/xmc_eth_mac.c **** {
 2859              	 .loc 3 811 0
 2860              	 .cfi_startproc
 2861              	 
 2862              	 
 2863              	 
 2864 0000 80B4     	 push {r7}
 2865              	.LCFI205:
 2866              	 .cfi_def_cfa_offset 4
 2867              	 .cfi_offset 7,-4
 2868 0002 85B0     	 sub sp,sp,#20
 2869              	.LCFI206:
 2870              	 .cfi_def_cfa_offset 24
 2871 0004 00AF     	 add r7,sp,#0
 2872              	.LCFI207:
 2873              	 .cfi_def_cfa_register 7
 2874 0006 7860     	 str r0,[r7,#4]
 2875 0008 3960     	 str r1,[r7]
 812:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_DMA_DESC_t *tx_desc;
 813:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ETH_MAC_STATUS_t status;
 814:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 815:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_GetTxTimeStamp: eth_mac is invalid", XMC_ETH_MAC_IsValidModule(eth_mac->r
 816:../Libraries/XMCLib/src/xmc_eth_mac.c ****   XMC_ASSERT("XMC_ETH_MAC_GetTxTimeStamp: time is invalid", time != NULL);
 817:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 818:../Libraries/XMCLib/src/xmc_eth_mac.c ****   tx_desc = &eth_mac->tx_desc[eth_mac->tx_ts_index];
 2876              	 .loc 3 818 0
 2877 000a 7B68     	 ldr r3,[r7,#4]
 2878 000c 5A69     	 ldr r2,[r3,#20]
 2879 000e 7B68     	 ldr r3,[r7,#4]
 2880 0010 93F82830 	 ldrb r3,[r3,#40]
 2881 0014 5B01     	 lsls r3,r3,#5
 2882 0016 1344     	 add r3,r3,r2
 2883 0018 BB60     	 str r3,[r7,#8]
 819:../Libraries/XMCLib/src/xmc_eth_mac.c ****   if (tx_desc->status & ETH_MAC_DMA_TDES0_OWN)
 2884              	 .loc 3 819 0
 2885 001a BB68     	 ldr r3,[r7,#8]
 2886 001c 1B68     	 ldr r3,[r3]
 2887 001e 002B     	 cmp r3,#0
 2888 0020 02DA     	 bge .L118
 820:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 821:../Libraries/XMCLib/src/xmc_eth_mac.c ****     status = XMC_ETH_MAC_STATUS_BUSY;
 2889              	 .loc 3 821 0
 2890 0022 0123     	 movs r3,#1
 2891 0024 FB73     	 strb r3,[r7,#15]
 2892 0026 0AE0     	 b .L119
 2893              	.L118:
 822:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 823:../Libraries/XMCLib/src/xmc_eth_mac.c ****   else
 824:../Libraries/XMCLib/src/xmc_eth_mac.c ****   {
 825:../Libraries/XMCLib/src/xmc_eth_mac.c ****     time->nanoseconds = (int32_t)tx_desc->time_stamp_nanoseconds;
 2894              	 .loc 3 825 0
 2895 0028 BB68     	 ldr r3,[r7,#8]
 2896 002a DB69     	 ldr r3,[r3,#28]
 2897 002c 1A46     	 mov r2,r3
 2898 002e 3B68     	 ldr r3,[r7]
 2899 0030 1A60     	 str r2,[r3]
 826:../Libraries/XMCLib/src/xmc_eth_mac.c ****     time->seconds = tx_desc->time_stamp_seconds;
 2900              	 .loc 3 826 0
 2901 0032 BB68     	 ldr r3,[r7,#8]
 2902 0034 9A69     	 ldr r2,[r3,#24]
 2903 0036 3B68     	 ldr r3,[r7]
 2904 0038 5A60     	 str r2,[r3,#4]
 827:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 828:../Libraries/XMCLib/src/xmc_eth_mac.c ****     status = XMC_ETH_MAC_STATUS_OK;
 2905              	 .loc 3 828 0
 2906 003a 0023     	 movs r3,#0
 2907 003c FB73     	 strb r3,[r7,#15]
 2908              	.L119:
 829:../Libraries/XMCLib/src/xmc_eth_mac.c ****   }
 830:../Libraries/XMCLib/src/xmc_eth_mac.c **** 
 831:../Libraries/XMCLib/src/xmc_eth_mac.c ****   return status;
 2909              	 .loc 3 831 0
 2910 003e FB7B     	 ldrb r3,[r7,#15]
 832:../Libraries/XMCLib/src/xmc_eth_mac.c **** }
 2911              	 .loc 3 832 0
 2912 0040 1846     	 mov r0,r3
 2913 0042 1437     	 adds r7,r7,#20
 2914              	.LCFI208:
 2915              	 .cfi_def_cfa_offset 4
 2916 0044 BD46     	 mov sp,r7
 2917              	.LCFI209:
 2918              	 .cfi_def_cfa_register 13
 2919              	 
 2920 0046 5DF8047B 	 ldr r7,[sp],#4
 2921              	.LCFI210:
 2922              	 .cfi_restore 7
 2923              	 .cfi_def_cfa_offset 0
 2924 004a 7047     	 bx lr
 2925              	 .cfi_endproc
 2926              	.LFE235:
 2928              	 .text
 2929              	.Letext0:
 2930              	 .file 4 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 2931              	 .file 5 "d:\\dave-4.1.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 2932              	 .file 6 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 2933              	 .file 7 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Include/core_cm4.h"
 2934              	 .file 8 "D:\\Naukowe\\BLDC_workspace\\PWM_from_ex/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 xmc_eth_mac.c
    {standard input}:20     .text.XMC_ETH_MAC_Reset:00000000 $t
    {standard input}:24     .text.XMC_ETH_MAC_Reset:00000000 XMC_ETH_MAC_Reset
    {standard input}:81     .text.XMC_ETH_MAC_SetAddress:00000000 $t
    {standard input}:85     .text.XMC_ETH_MAC_SetAddress:00000000 XMC_ETH_MAC_SetAddress
    {standard input}:138    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 $t
    {standard input}:142    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000000 XMC_SCU_CLOCK_GetSystemClockFrequency
    {standard input}:178    .text.XMC_SCU_CLOCK_GetSystemClockFrequency:00000020 $d
    {standard input}:184    .text.XMC_SCU_CLOCK_GetEthernetClockFrequency:00000000 $t
    {standard input}:188    .text.XMC_SCU_CLOCK_GetEthernetClockFrequency:00000000 XMC_SCU_CLOCK_GetEthernetClockFrequency
    {standard input}:213    .text.XCM_ETH_MAC_IsNormalEvent:00000000 $t
    {standard input}:217    .text.XCM_ETH_MAC_IsNormalEvent:00000000 XCM_ETH_MAC_IsNormalEvent
    {standard input}:263    .text.XCM_ETH_MAC_IsAbnormalEvent:00000000 $t
    {standard input}:267    .text.XCM_ETH_MAC_IsAbnormalEvent:00000000 XCM_ETH_MAC_IsAbnormalEvent
    {standard input}:312    .text.XMC_ETH_MAC_Init:00000000 $t
    {standard input}:317    .text.XMC_ETH_MAC_Init:00000000 XMC_ETH_MAC_Init
    {standard input}:1357   .text.XMC_ETH_MAC_Enable:00000000 XMC_ETH_MAC_Enable
    {standard input}:1228   .text.XMC_ETH_MAC_SetManagmentClockDivider:00000000 XMC_ETH_MAC_SetManagmentClockDivider
    {standard input}:416    .text.XMC_ETH_MAC_InitRxDescriptors:00000000 XMC_ETH_MAC_InitRxDescriptors
    {standard input}:541    .text.XMC_ETH_MAC_InitTxDescriptors:00000000 XMC_ETH_MAC_InitTxDescriptors
    {standard input}:411    .text.XMC_ETH_MAC_InitRxDescriptors:00000000 $t
    {standard input}:536    .text.XMC_ETH_MAC_InitTxDescriptors:00000000 $t
    {standard input}:652    .text.XMC_ETH_MAC_InitTxDescriptors:0000009c $d
    {standard input}:657    .text.XMC_ETH_MAC_SetAddressPerfectFilter:00000000 $t
    {standard input}:662    .text.XMC_ETH_MAC_SetAddressPerfectFilter:00000000 XMC_ETH_MAC_SetAddressPerfectFilter
    {standard input}:729    .text.XMC_ETH_MAC_SetAddressHashFilter:00000000 $t
    {standard input}:734    .text.XMC_ETH_MAC_SetAddressHashFilter:00000000 XMC_ETH_MAC_SetAddressHashFilter
    {standard input}:787    .text.XMC_ETH_MAC_SendFrame:00000000 $t
    {standard input}:792    .text.XMC_ETH_MAC_SendFrame:00000000 XMC_ETH_MAC_SendFrame
    {standard input}:1020   .text.XMC_ETH_MAC_ReadFrame:00000000 $t
    {standard input}:1025   .text.XMC_ETH_MAC_ReadFrame:00000000 XMC_ETH_MAC_ReadFrame
    {standard input}:1127   .text.XMC_ETH_MAC_GetRxFrameSize:00000000 $t
    {standard input}:1132   .text.XMC_ETH_MAC_GetRxFrameSize:00000000 XMC_ETH_MAC_GetRxFrameSize
    {standard input}:1218   .text.XMC_ETH_MAC_GetRxFrameSize:00000068 $d
    {standard input}:1223   .text.XMC_ETH_MAC_SetManagmentClockDivider:00000000 $t
    {standard input}:1342   .text.XMC_ETH_MAC_SetManagmentClockDivider:00000088 $d
    {standard input}:1352   .text.XMC_ETH_MAC_Enable:00000000 $t
    {standard input}:1393   .text.XMC_ETH_MAC_Enable:0000001c $d
    {standard input}:1398   .text.XMC_ETH_MAC_Disable:00000000 $t
    {standard input}:1403   .text.XMC_ETH_MAC_Disable:00000000 XMC_ETH_MAC_Disable
    {standard input}:1439   .text.XMC_ETH_MAC_Disable:0000001c $d
    {standard input}:1444   .text.XMC_ETH_MAC_ReadPhy:00000000 $t
    {standard input}:1449   .text.XMC_ETH_MAC_ReadPhy:00000000 XMC_ETH_MAC_ReadPhy
    {standard input}:1543   .text.XMC_ETH_MAC_WritePhy:00000000 $t
    {standard input}:1548   .text.XMC_ETH_MAC_WritePhy:00000000 XMC_ETH_MAC_WritePhy
    {standard input}:1644   .text.XMC_ETH_MAC_FlushTx:00000000 $t
    {standard input}:1649   .text.XMC_ETH_MAC_FlushTx:00000000 XMC_ETH_MAC_FlushTx
    {standard input}:1707   .text.XMC_ETH_MAC_FlushRx:00000000 $t
    {standard input}:1712   .text.XMC_ETH_MAC_FlushRx:00000000 XMC_ETH_MAC_FlushRx
    {standard input}:1770   .text.XMC_ETH_MAC_SetWakeUpFrameFilter:00000000 $t
    {standard input}:1775   .text.XMC_ETH_MAC_SetWakeUpFrameFilter:00000000 XMC_ETH_MAC_SetWakeUpFrameFilter
    {standard input}:1835   .text.XMC_ETH_MAC_EnableEvent:00000000 $t
    {standard input}:1840   .text.XMC_ETH_MAC_EnableEvent:00000000 XMC_ETH_MAC_EnableEvent
    {standard input}:1922   .text.XMC_ETH_MAC_DisableEvent:00000000 $t
    {standard input}:1927   .text.XMC_ETH_MAC_DisableEvent:00000000 XMC_ETH_MAC_DisableEvent
    {standard input}:1990   .text.XMC_ETH_MAC_ClearEventStatus:00000000 $t
    {standard input}:1995   .text.XMC_ETH_MAC_ClearEventStatus:00000000 XMC_ETH_MAC_ClearEventStatus
    {standard input}:2066   .text.XMC_ETH_MAC_GetEventStatus:00000000 $t
    {standard input}:2071   .text.XMC_ETH_MAC_GetEventStatus:00000000 XMC_ETH_MAC_GetEventStatus
    {standard input}:2126   .text.XMC_ETH_MAC_ReturnRxDescriptor:00000000 $t
    {standard input}:2131   .text.XMC_ETH_MAC_ReturnRxDescriptor:00000000 XMC_ETH_MAC_ReturnRxDescriptor
    {standard input}:2182   .text.XMC_ETH_MAC_ReturnTxDescriptor:00000000 $t
    {standard input}:2187   .text.XMC_ETH_MAC_ReturnTxDescriptor:00000000 XMC_ETH_MAC_ReturnTxDescriptor
    {standard input}:2238   .text.XMC_ETH_MAC_IsTxDescriptorOwnedByDma:00000000 $t
    {standard input}:2243   .text.XMC_ETH_MAC_IsTxDescriptorOwnedByDma:00000000 XMC_ETH_MAC_IsTxDescriptorOwnedByDma
    {standard input}:2289   .text.XMC_ETH_MAC_SetVLANTag:00000000 $t
    {standard input}:2294   .text.XMC_ETH_MAC_SetVLANTag:00000000 XMC_ETH_MAC_SetVLANTag
    {standard input}:2336   .text.XMC_ETH_MAC_InitPTP:00000000 $t
    {standard input}:2341   .text.XMC_ETH_MAC_InitPTP:00000000 XMC_ETH_MAC_InitPTP
    {standard input}:2442   .text.XMC_ETH_MAC_InitPTP:000000c8 $d
    {standard input}:2447   .text.XMC_ETH_MAC_GetPTPTime:00000000 $t
    {standard input}:2452   .text.XMC_ETH_MAC_GetPTPTime:00000000 XMC_ETH_MAC_GetPTPTime
    {standard input}:2505   .text.XMC_ETH_MAC_GetPTPTime:00000044 $d
    {standard input}:2510   .text.XMC_ETH_MAC_UpdatePTPTime:00000000 $t
    {standard input}:2515   .text.XMC_ETH_MAC_UpdatePTPTime:00000000 XMC_ETH_MAC_UpdatePTPTime
    {standard input}:2592   .text.XMC_ETH_MAC_UpdatePTPTime:00000074 $d
    {standard input}:2597   .text.XMC_ETH_MAC_SetPTPAlarm:00000000 $t
    {standard input}:2602   .text.XMC_ETH_MAC_SetPTPAlarm:00000000 XMC_ETH_MAC_SetPTPAlarm
    {standard input}:2655   .text.XMC_ETH_MAC_SetPTPAlarm:00000044 $d
    {standard input}:2660   .text.XMC_ETH_MAC_AdjustPTPClock:00000000 $t
    {standard input}:2665   .text.XMC_ETH_MAC_AdjustPTPClock:00000000 XMC_ETH_MAC_AdjustPTPClock
    {standard input}:2730   .text.XMC_ETH_MAC_GetPTPStatus:00000000 $t
    {standard input}:2735   .text.XMC_ETH_MAC_GetPTPStatus:00000000 XMC_ETH_MAC_GetPTPStatus
    {standard input}:2775   .text.XMC_ETH_MAC_GetRxTimeStamp:00000000 $t
    {standard input}:2780   .text.XMC_ETH_MAC_GetRxTimeStamp:00000000 XMC_ETH_MAC_GetRxTimeStamp
    {standard input}:2852   .text.XMC_ETH_MAC_GetTxTimeStamp:00000000 $t
    {standard input}:2857   .text.XMC_ETH_MAC_GetTxTimeStamp:00000000 XMC_ETH_MAC_GetTxTimeStamp
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
SystemCoreClock
memcpy
XMC_SCU_CLOCK_EnableClock
XMC_SCU_RESET_DeassertPeripheralReset
XMC_SCU_RESET_AssertPeripheralReset
XMC_SCU_CLOCK_DisableClock
