# verySimpleCPU
Very simple CPU design using verilog for Introduction to Digital Systems project.

![](https://github.com/karatayemre/verySimpleCPU/blob/93b7f93a5c6249ab8e81eb7f945fe758a3267a69/VerySimpleCPU_Project_Handout.pdf)

