// Seed: 955861770
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output id_8
);
  logic id_9 = 1'b0;
  assign id_8 = id_1 ? id_5 : id_0;
endmodule
