Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 18 10:48:29 2020
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.585     -664.032                    471                11663        0.053        0.000                      0                11643       -0.667      -11.338                      17                  4700  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
adc_lvds_clk                        {0.000 0.500}        1.000           1000.000        
  adc_data_clk                      {0.000 2.000}        4.000           250.000         
clk_fpga_0                          {0.000 3.125}        6.250           160.000         
nolabel_line144/inst/clk_in1        {0.000 3.125}        6.250           160.000         
  clk_out1_clk_wiz_1_idelay_refclk  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_1_idelay_refclk  {0.000 3.125}        6.250           160.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_lvds_clk                                                                                                                                                                         -0.667      -11.338                      17                    17  
  adc_data_clk                           -0.385       -1.356                      6                  693        0.070        0.000                      0                  693        1.424        0.000                       0                   387  
clk_fpga_0                               -0.954      -63.417                    252                10704        0.053        0.000                      0                10704        1.875        0.000                       0                  4289  
nolabel_line144/inst/clk_in1                                                                                                                                                          1.625        0.000                       0                     1  
  clk_out1_clk_wiz_1_idelay_refclk                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_wiz_1_idelay_refclk                                                                                                                                                    4.095        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_data_clk  adc_lvds_clk       -2.942      -20.938                      8                    8        0.490        0.000                      0                    8  
clk_fpga_0    adc_data_clk       -2.498     -345.012                    148                  158        0.078        0.000                      0                  148  
adc_data_clk  clk_fpga_0         -4.585     -233.308                     57                   67        0.566        0.000                      0                   57  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.987        0.000                      0                   96        0.529        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_lvds_clk
  To Clock:  adc_lvds_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           17  Failing Endpoints,  Worst Slack       -0.667ns,  Total Violation      -11.338ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_lvds_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { adc_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y66  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y64  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y80  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y80  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y86  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y86  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         1.000       -0.667     ILOGIC_X1Y56  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_data_clk

Setup :            6  Failing Endpoints,  Worst Slack       -0.385ns,  Total Violation       -1.356ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.780ns  (logic 0.459ns (25.781%)  route 1.321ns (74.219%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 7.056 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           1.321     7.096    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_1
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.754     7.056    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.263    
                         clock uncertainty           -0.035     7.228    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.711    nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.711    
                         arrival time                          -7.096    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.361ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.752ns  (logic 0.459ns (26.203%)  route 1.293ns (73.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           1.293     7.067    nolabel_line164/asi2_mod_inst6/adc_data_rx_reg[6][7]_1
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.749     7.051    nolabel_line164/asi2_mod_inst6/adc_data_rx_reg[6][7]_0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.258    
                         clock uncertainty           -0.035     7.223    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.706    nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -7.067    
  -------------------------------------------------------------------
                         slack                                 -0.361    

Slack (VIOLATED) :        -0.242ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.636ns  (logic 0.459ns (28.051%)  route 1.177ns (71.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.055ns = ( 7.055 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           1.177     6.952    nolabel_line164/asi2_mod_inst1/adc_data_rx_reg[1][7]_1
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.753     7.055    nolabel_line164/asi2_mod_inst1/adc_data_rx_reg[1][7]_0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.262    
                         clock uncertainty           -0.035     7.227    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.710    nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                 -0.242    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.623ns  (logic 0.459ns (28.288%)  route 1.164ns (71.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           1.164     6.938    nolabel_line164/asi2_mod_inst7/adc_data_rx_reg[7][7]_1
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.748     7.050    nolabel_line164/asi2_mod_inst7/adc_data_rx_reg[7][7]_0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.257    
                         clock uncertainty           -0.035     7.222    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.705    nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.102ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.487ns  (logic 0.459ns (30.867%)  route 1.028ns (69.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns = ( 7.045 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           1.028     6.802    nolabel_line164/asi2_mod_inst5/adc_data_rx_reg[5][7]_1
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.743     7.045    nolabel_line164/asi2_mod_inst5/adc_data_rx_reg[5][7]_0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.252    
                         clock uncertainty           -0.035     7.217    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.700    nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.700    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                 -0.102    

Slack (VIOLATED) :        -0.033ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.424ns  (logic 0.459ns (32.235%)  route 0.965ns (67.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 7.051 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           0.965     6.739    nolabel_line164/asi2_mod_inst4/adc_data_rx_reg[4][7]_1
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.749     7.051    nolabel_line164/asi2_mod_inst4/adc_data_rx_reg[4][7]_0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.258    
                         clock uncertainty           -0.035     7.223    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.706    nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -6.739    
  -------------------------------------------------------------------
                         slack                                 -0.033    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.342ns  (logic 0.459ns (34.200%)  route 0.883ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.044ns = ( 7.044 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           0.883     6.657    nolabel_line164/asi2_mod_inst2/adc_data_rx_reg[2][7]_1
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.742     7.044    nolabel_line164/asi2_mod_inst2/adc_data_rx_reg[2][7]_0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.251    
                         clock uncertainty           -0.035     7.216    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.699    nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.097ns  (required time - arrival time)
  Source:                 nolabel_line164/g_rst_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (adc_data_clk rise@4.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.292ns  (logic 0.459ns (35.539%)  route 0.833ns (64.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 7.049 - 4.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 5.315 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.806     5.315    nolabel_line164/CLK
    SLICE_X113Y72        FDRE                                         r  nolabel_line164/g_rst_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.459     5.774 r  nolabel_line164/g_rst_clkdiv_reg/Q
                         net (fo=9, routed)           0.833     6.607    nolabel_line164/asi2_mod_inst3/adc_data_rx_reg[3][7]_1
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.747     7.049    nolabel_line164/asi2_mod_inst3/adc_data_rx_reg[3][7]_0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
                         clock pessimism              0.208     7.256    
                         clock uncertainty           -0.035     7.221    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.517     6.704    nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          6.704    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.704ns (19.268%)  route 2.950ns (80.732%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.254ns = ( 7.254 - 4.000 ) 
    Source Clock Delay      (SCD):    3.484ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     1.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.975     3.484    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X56Y60         FDRE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y60         FDRE (Prop_fdre_C_Q)         0.456     3.940 f  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=50, routed)          2.317     6.257    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wrst_busy
    SLICE_X52Y61         LUT6 (Prop_lut6_I3_O)        0.124     6.381 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0/O
                         net (fo=2, routed)           0.633     7.014    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_2__0_n_0
    SLICE_X52Y61         LUT5 (Prop_lut5_I1_O)        0.124     7.138 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.138    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[5]_i_1__0_n_0
    SLICE_X52Y61         FDRE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.952     7.254    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X52Y61         FDRE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]/C
                         clock pessimism              0.208     7.461    
                         clock uncertainty           -0.035     7.426    
    SLICE_X52Y61         FDRE (Setup_fdre_C_D)        0.031     7.457    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -7.138    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (adc_data_clk rise@4.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 1.410ns (40.057%)  route 2.110ns (59.943%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.209ns = ( 7.209 - 4.000 ) 
    Source Clock Delay      (SCD):    3.528ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     1.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     2.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         1.019     3.528    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X50Y62         FDRE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.478     4.006 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/Q
                         net (fo=7, routed)           1.167     5.174    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/Q[2]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.295     5.469 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11/O
                         net (fo=1, routed)           0.000     5.469    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_i_11_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.982 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_n_reg_i_3/CO[3]
                         net (fo=2, routed)           0.943     6.924    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/going_full0
    SLICE_X54Y60         LUT5 (Prop_lut5_I1_O)        0.124     7.048 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     7.048    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_0
    SLICE_X54Y60         FDSE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      4.000     4.000 r  
    U18                                               0.000     4.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     4.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     4.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459     5.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919     6.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.907     7.209    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X54Y60         FDSE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism              0.208     7.416    
                         clock uncertainty           -0.035     7.381    
    SLICE_X54Y60         FDSE (Setup_fdse_C_D)        0.077     7.458    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.458    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  0.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.126%)  route 0.270ns (67.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.317     1.189    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X63Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128     1.317 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[41]/Q
                         net (fo=1, routed)           0.270     1.587    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[41]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.402     1.576    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.301     1.275    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.518    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.148ns (35.997%)  route 0.263ns (64.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.317     1.189    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y64         FDRE (Prop_fdre_C_Q)         0.148     1.337 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[61]/Q
                         net (fo=1, routed)           0.263     1.600    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[61]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.402     1.576    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.301     1.275    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.243     1.518    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.600    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.128ns (30.757%)  route 0.288ns (69.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.317     1.189    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X64Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y64         FDRE (Prop_fdre_C_Q)         0.128     1.317 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[53]/Q
                         net (fo=1, routed)           0.288     1.605    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[53]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.402     1.576    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.301     1.275    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.243     1.518    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.542%)  route 0.167ns (50.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.321     1.193    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X54Y58         FDRE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.357 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[5]/Q
                         net (fo=6, routed)           0.167     1.524    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[5]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.402     1.576    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.324     1.252    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.435    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.272%)  route 0.169ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.193ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.321     1.193    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X54Y58         FDRE                                         r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDRE (Prop_fdre_C_Q)         0.164     1.357 r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=6, routed)           0.169     1.526    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.402     1.576    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.324     1.252    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.435    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.128ns (30.197%)  route 0.296ns (69.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.576ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.317     1.189    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X63Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.128     1.317 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[49]/Q
                         net (fo=1, routed)           0.296     1.613    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[49]
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.402     1.576    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y11         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.301     1.275    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     1.518    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.554%)  route 0.336ns (70.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.190ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.318     1.190    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X65Y62         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.331 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[27]/Q
                         net (fo=1, routed)           0.336     1.667    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[27]
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.403     1.577    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.301     1.276    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     1.572    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.279%)  route 0.341ns (70.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.317     1.189    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X65Y63         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.330 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[11]/Q
                         net (fo=1, routed)           0.341     1.671    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.403     1.577    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.301     1.276    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.572    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.158%)  route 0.343ns (70.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.317     1.189    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X65Y63         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.330 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[15]/Q
                         net (fo=1, routed)           0.343     1.673    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.403     1.577    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.301     1.276    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.572    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - adc_data_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.989%)  route 0.345ns (71.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.577ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     0.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     0.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     0.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.317     1.189    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X64Y63         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.141     1.330 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[31]/Q
                         net (fo=1, routed)           0.345     1.675    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[31]
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.403     1.577    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y10         RAMB36E1                                     r  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
                         clock pessimism             -0.301     1.276    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.296     1.572    nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_data_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { nolabel_line164/bufr_adc_ref_clkdiv/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB18_X3Y24   nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y10   nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         4.000       1.424      RAMB36_X3Y11   nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y66   nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y64   nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y80   nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y86   nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y56   nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y84   nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         4.000       2.333      ILOGIC_X1Y58   nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CLKDIV
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X94Y64   nolabel_line164/adc_data_latched_0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X100Y64  nolabel_line164/adc_data_latched_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X94Y63   nolabel_line164/adc_data_latched_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y63   nolabel_line164/adc_data_latched_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X96Y64   nolabel_line164/adc_data_latched_4_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y69  nolabel_line164/adc_data_rx_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X106Y68  nolabel_line164/adc_data_rx_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y69  nolabel_line164/adc_data_rx_reg[7][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X82Y59   adc_bus_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X84Y61   adc_bus_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y70  nolabel_line164/g_ce_clkdiv_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X109Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X108Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y72  nolabel_line164/g_rst_clkdiv_ctr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X113Y72  nolabel_line164/g_rst_clkdiv_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          252  Failing Endpoints,  Worst Slack       -0.954ns,  Total Violation      -63.417ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.954ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.580ns (9.052%)  route 5.828ns (90.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.953 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.180     9.412    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.524     8.953    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[25]/C
                         clock pessimism              0.129     9.082    
                         clock uncertainty           -0.100     8.981    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524     8.457    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[25]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.954ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.580ns (9.052%)  route 5.828ns (90.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.953 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.180     9.412    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.524     8.953    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]/C
                         clock pessimism              0.129     9.082    
                         clock uncertainty           -0.100     8.981    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524     8.457    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[26]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.954ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.580ns (9.052%)  route 5.828ns (90.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.953 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.180     9.412    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.524     8.953    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[27]/C
                         clock pessimism              0.129     9.082    
                         clock uncertainty           -0.100     8.981    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524     8.457    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[27]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.954ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.580ns (9.052%)  route 5.828ns (90.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.953 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.180     9.412    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.524     8.953    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X30Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]/C
                         clock pessimism              0.129     9.082    
                         clock uncertainty           -0.100     8.981    
    SLICE_X30Y57         FDRE (Setup_fdre_C_R)       -0.524     8.457    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[28]
  -------------------------------------------------------------------
                         required time                          8.457    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.432ns  (logic 0.580ns (9.017%)  route 5.852ns (90.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 8.908 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.205     9.436    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X33Y53         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.479     8.908    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X33Y53         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]/C
                         clock pessimism              0.129     9.037    
                         clock uncertainty           -0.100     8.936    
    SLICE_X33Y53         FDRE (Setup_fdre_C_R)       -0.429     8.507    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[15]
  -------------------------------------------------------------------
                         required time                          8.507    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.580ns (9.185%)  route 5.735ns (90.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 8.908 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.087     9.319    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X32Y54         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.479     8.908    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X32Y54         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism              0.129     9.037    
                         clock uncertainty           -0.100     8.936    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524     8.412    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                          8.412    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                 -0.907    

Slack (VIOLATED) :        -0.859ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.580ns (9.052%)  route 5.828ns (90.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.953 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.180     9.412    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X31Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.524     8.953    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X31Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]/C
                         clock pessimism              0.129     9.082    
                         clock uncertainty           -0.100     8.981    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.429     8.552    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[21]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 -0.859    

Slack (VIOLATED) :        -0.859ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.580ns (9.052%)  route 5.828ns (90.948%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 8.953 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.180     9.412    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X31Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.524     8.953    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X31Y57         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[24]/C
                         clock pessimism              0.129     9.082    
                         clock uncertainty           -0.100     8.981    
    SLICE_X31Y57         FDRE (Setup_fdre_C_R)       -0.429     8.552    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AADDR_Q_reg[24]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 -0.859    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.580ns (9.189%)  route 5.732ns (90.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.954 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.084     9.316    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X28Y56         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.525     8.954    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y56         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[24]/C
                         clock pessimism              0.129     9.083    
                         clock uncertainty           -0.100     8.982    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.429     8.553    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[24]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.312ns  (logic 0.580ns (9.189%)  route 5.732ns (90.811%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 8.954 - 6.250 ) 
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710     3.004    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456     3.460 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          3.647     7.107    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X21Y42         LUT1 (Prop_lut1_I0_O)        0.124     7.231 r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=191, routed)         2.084     9.316    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aresetn_0
    SLICE_X28Y56         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.525     8.954    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X28Y56         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[25]/C
                         clock pessimism              0.129     9.083    
                         clock uncertainty           -0.100     8.982    
    SLICE_X28Y56         FDRE (Setup_fdre_C_R)       -0.429     8.553    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[25]
  -------------------------------------------------------------------
                         required time                          8.553    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 -0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.875%)  route 0.111ns (44.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.563     0.899    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/m_axi_s2mm_aclk
    SLICE_X37Y47         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr_reg[11]/Q
                         net (fo=2, routed)           0.111     1.151    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[13]
    SLICE_X38Y48         SRL16E                                       r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.830     1.196    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X38Y48         SRL16E                                       r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6/CLK
                         clock pessimism             -0.281     0.915    
    SLICE_X38Y48         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.098    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.282%)  route 0.224ns (57.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.563     0.899    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/m_axi_s2mm_aclk
    SLICE_X38Y48         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[17]/Q
                         net (fo=1, routed)           0.224     1.286    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/D[21]
    SLICE_X37Y51         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.825     1.191    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_s2mm_aclk
    SLICE_X37Y51         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.072     1.233    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.572     0.908    nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.162    nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y90         SRLC32E                                      r  nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.842     1.208    nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    nolabel_line79/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.513%)  route 0.273ns (62.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.553     0.889    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y50         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[10]/Q
                         net (fo=1, routed)           0.273     1.326    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0[10]
    SLICE_X50Y49         SRL16E                                       r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.826     1.192    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y49         SRL16E                                       r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.270    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.236%)  route 0.259ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.576     0.912    nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X29Y53         FDRE                                         r  nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[26]/Q
                         net (fo=1, routed)           0.259     1.312    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[18]
    SLICE_X26Y47         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.860     1.226    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X26Y47         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y47         FDRE (Hold_fdre_C_D)         0.059     1.255    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.436%)  route 0.257ns (64.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.580     0.916    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X65Y52         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[27]/Q
                         net (fo=1, routed)           0.257     1.314    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2[3]
    SLICE_X60Y47         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/m_axi_s2mm_aclk
    SLICE_X60Y47         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]/C
                         clock pessimism             -0.030     1.190    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.066     1.256    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.209ns (46.298%)  route 0.242ns (53.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.580     0.916    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y51         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[30]/Q
                         net (fo=2, routed)           0.242     1.322    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_reg_reg[63]_0[30]
    SLICE_X62Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.367 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[30]_i_1/O
                         net (fo=1, routed)           0.000     1.367    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_skid_mux_out[30]
    SLICE_X62Y45         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.853     1.219    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X62Y45         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]/C
                         clock pessimism             -0.030     1.189    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.120     1.309    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.098%)  route 0.240ns (61.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.553     0.889    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/m_axi_s2mm_aclk
    SLICE_X50Y50         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data_reg[12]/Q
                         net (fo=1, routed)           0.240     1.277    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INPUT_REG[7].sig_input_data_reg_reg[7][9]_0[12]
    SLICE_X50Y49         SRL16E                                       r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.826     1.192    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y49         SRL16E                                       r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X50Y49         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.218    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.598%)  route 0.244ns (63.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.558     0.894    nolabel_line79/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X33Y56         FDRE                                         r  nolabel_line79/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  nolabel_line79/axi_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[1]/Q
                         net (fo=2, routed)           0.244     1.279    nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[1]
    SLICE_X32Y49         FDRE                                         r  nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.831     1.197    nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y49         FDRE                                         r  nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.052     1.219    nolabel_line79/axi_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.272%)  route 0.244ns (56.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.556     0.892    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X40Y53         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds_reg/Q
                         net (fo=1, routed)           0.244     1.276    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_needed_2_realign_cmds
    SLICE_X40Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.321 r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1/O
                         net (fo=1, routed)           0.000     1.321    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_i_1_n_0
    SLICE_X40Y48         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.830     1.196    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X40Y48         FDRE                                         r  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.091     1.257    nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_first_of_2_reg
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y18  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X0Y18  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X3Y24  nolabel_line79/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y8   nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y8   nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y7   nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X2Y7   nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB18_X2Y18  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB18_X2Y18  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X3Y8   nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y47  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X16Y31  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X16Y31  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y45  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y46  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y46  nolabel_line79/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line144/inst/clk_in1
  To Clock:  nolabel_line144/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line144/inst/clk_in1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { nolabel_line144/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_idelay_refclk
  To Clock:  clk_out1_clk_wiz_1_idelay_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_idelay_refclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line144/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  nolabel_line164/nolabel_line207/REFCLK
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    nolabel_line144/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  nolabel_line164/nolabel_line207/REFCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_idelay_refclk
  To Clock:  clkfbout_clk_wiz_1_idelay_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_idelay_refclk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { nolabel_line144/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         6.250       4.095      BUFGCTRL_X0Y1    nolabel_line144/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  nolabel_line144/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  adc_lvds_clk

Setup :            8  Failing Endpoints,  Worst Slack       -2.942ns,  Total Violation      -20.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.942ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.583ns  (logic 0.459ns (28.995%)  route 1.124ns (71.005%))
  Logic Levels:           0  
  Clock Path Skew:        -1.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 4.664 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           1.124     6.902    nolabel_line164/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.241     4.664    nolabel_line164/asi2_mod_inst7/CLKB0
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.708    
                         clock uncertainty           -0.035     4.673    
    ILOGIC_X1Y84         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.961    nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.961    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 -2.942    

Slack (VIOLATED) :        -2.917ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.395ns  (logic 0.459ns (32.894%)  route 0.936ns (67.106%))
  Logic Levels:           0  
  Clock Path Skew:        -1.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 4.502 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.936     6.715    nolabel_line164/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.078     4.502    nolabel_line164/asi2_mod_inst2/CLKB0
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.546    
                         clock uncertainty           -0.035     4.510    
    ILOGIC_X1Y78         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.798    nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                 -2.917    

Slack (VIOLATED) :        -2.750ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.511ns  (logic 0.459ns (30.380%)  route 1.052ns (69.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.992ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 4.784 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           1.052     6.830    nolabel_line164/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.360     4.784    nolabel_line164/asi2_mod_inst6/CLKB0
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.827    
                         clock uncertainty           -0.035     4.792    
    ILOGIC_X1Y86         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.080    nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.080    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 -2.750    

Slack (VIOLATED) :        -2.719ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.317ns  (logic 0.459ns (34.842%)  route 0.858ns (65.158%))
  Logic Levels:           0  
  Clock Path Skew:        -1.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 4.621 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.858     6.637    nolabel_line164/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.197     4.621    nolabel_line164/asi2_mod_inst5/CLKB0
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.665    
                         clock uncertainty           -0.035     4.629    
    ILOGIC_X1Y80         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     3.917    nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          3.917    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                 -2.719    

Slack (VIOLATED) :        -2.445ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.183ns  (logic 0.459ns (38.806%)  route 0.724ns (61.194%))
  Logic Levels:           0  
  Clock Path Skew:        -1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 4.761 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.724     6.502    nolabel_line164/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.338     4.761    nolabel_line164/asi2_mod_inst3/CLKB0
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.805    
                         clock uncertainty           -0.035     4.770    
    ILOGIC_X1Y66         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.058    nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                 -2.445    

Slack (VIOLATED) :        -2.416ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.565ns  (logic 0.459ns (29.334%)  route 1.106ns (70.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 5.172 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           1.106     6.884    nolabel_line164/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.748     5.172    nolabel_line164/asi2_mod_inst0/CLKB0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.216    
                         clock uncertainty           -0.035     5.180    
    ILOGIC_X1Y56         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.468    nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.468    
                         arrival time                          -6.884    
  -------------------------------------------------------------------
                         slack                                 -2.416    

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.425ns  (logic 0.459ns (32.221%)  route 0.966ns (67.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 5.052 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.966     6.744    nolabel_line164/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.628     5.052    nolabel_line164/asi2_mod_inst1/CLKB0
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     5.096    
                         clock uncertainty           -0.035     5.060    
    ILOGIC_X1Y58         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.348    nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.348    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                 -2.396    

Slack (VIOLATED) :        -2.354ns  (required time - arrival time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (falling edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.500ns  (adc_lvds_clk fall@2.500ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        1.212ns  (logic 0.459ns (37.866%)  route 0.753ns (62.134%))
  Logic Levels:           0  
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.381ns = ( 4.881 - 2.500 ) 
    Source Clock Delay      (SCD):    3.319ns = ( 5.319 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     2.967 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510     3.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032     4.509 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.810     5.319    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.459     5.778 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.753     6.532    nolabel_line164/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk fall edge)
                                                      2.500     2.500 f  
    U18                                               0.000     2.500 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.500    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     3.424 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          1.458     4.881    nolabel_line164/asi2_mod_inst4/CLKB0
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CLKB  (IS_INVERTED)
                         clock pessimism              0.044     4.925    
                         clock uncertainty           -0.035     4.890    
    ILOGIC_X1Y64         ISERDESE2 (Setup_iserdese2_CLKB_CE1)
                                                     -0.712     4.178    nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                          4.178    
                         arrival time                          -6.532    
  -------------------------------------------------------------------
                         slack                                 -2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.658ns  (logic 0.146ns (22.196%)  route 0.512ns (77.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns = ( 3.342 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.512     3.784    nolabel_line164/asi2_mod_inst0/g_ce_clkdiv
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.911     3.342    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.306    
    ILOGIC_X1Y56         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.293    nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.293    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.600ns  (logic 0.146ns (24.352%)  route 0.454ns (75.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 3.272 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.454     3.726    nolabel_line164/asi2_mod_inst1/g_ce_clkdiv
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.842     3.272    nolabel_line164/asi2_mod_inst1/adc_data_rx_reg[1][7]
    ILOGIC_X1Y58         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.237    
    ILOGIC_X1Y58         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.224    nolabel_line164/asi2_mod_inst1/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.224    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.506ns  (logic 0.146ns (28.845%)  route 0.360ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns = ( 3.173 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.360     3.632    nolabel_line164/asi2_mod_inst4/g_ce_clkdiv
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.743     3.173    nolabel_line164/asi2_mod_inst4/adc_data_rx_reg[4][7]
    ILOGIC_X1Y64         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.138    
    ILOGIC_X1Y64         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.125    nolabel_line164/asi2_mod_inst4/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.125    
                         arrival time                           3.632    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.481ns  (logic 0.146ns (30.365%)  route 0.335ns (69.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns = ( 3.104 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.335     3.607    nolabel_line164/asi2_mod_inst3/g_ce_clkdiv
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.674     3.104    nolabel_line164/asi2_mod_inst3/adc_data_rx_reg[3][7]
    ILOGIC_X1Y66         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.069    
    ILOGIC_X1Y66         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.056    nolabel_line164/asi2_mod_inst3/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.607    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.671ns  (logic 0.146ns (21.764%)  route 0.525ns (78.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 3.103 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.525     3.797    nolabel_line164/asi2_mod_inst6/g_ce_clkdiv
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.673     3.103    nolabel_line164/asi2_mod_inst6/adc_data_rx_reg[6][7]
    ILOGIC_X1Y86         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     3.068    
    ILOGIC_X1Y86         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     3.055    nolabel_line164/asi2_mod_inst6/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -3.055    
                         arrival time                           3.797    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.590ns  (logic 0.146ns (24.730%)  route 0.444ns (75.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns = ( 3.009 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.444     3.716    nolabel_line164/asi2_mod_inst5/g_ce_clkdiv
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.578     3.009    nolabel_line164/asi2_mod_inst5/adc_data_rx_reg[5][7]
    ILOGIC_X1Y80         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.973    
    ILOGIC_X1Y80         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.960    nolabel_line164/asi2_mod_inst5/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.960    
                         arrival time                           3.716    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.692ns  (logic 0.146ns (21.097%)  route 0.546ns (78.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.034ns = ( 3.034 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.546     3.818    nolabel_line164/asi2_mod_inst7/g_ce_clkdiv
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.604     3.034    nolabel_line164/asi2_mod_inst7/adc_data_rx_reg[7][7]
    ILOGIC_X1Y84         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.999    
    ILOGIC_X1Y84         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.986    nolabel_line164/asi2_mod_inst7/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.818    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 nolabel_line164/g_ce_clkdiv_reg/C
                            (falling edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
                            (rising edge-triggered cell ISERDESE2 clocked by adc_lvds_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             adc_lvds_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_lvds_clk rise@2.000ns - adc_data_clk fall@2.000ns)
  Data Path Delay:        0.611ns  (logic 0.146ns (23.880%)  route 0.465ns (76.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns = ( 2.939 - 2.000 ) 
    Source Clock Delay      (SCD):    1.126ns = ( 3.126 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395     2.395 f  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206     2.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271     2.872 f  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.254     3.126    nolabel_line164/CLK
    SLICE_X113Y70        FDRE                                         r  nolabel_line164/g_ce_clkdiv_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDRE (Prop_fdre_C_Q)         0.146     3.272 r  nolabel_line164/g_ce_clkdiv_reg/Q
                         net (fo=8, routed)           0.465     3.737    nolabel_line164/asi2_mod_inst2/g_ce_clkdiv
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/CE1
  -------------------------------------------------------------------    -------------------

                         (clock adc_lvds_clk rise edge)
                                                      2.000     2.000 r  
    U18                                               0.000     2.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     2.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     2.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.509     2.939    nolabel_line164/asi2_mod_inst2/adc_data_rx_reg[2][7]
    ILOGIC_X1Y78         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst/CLK
                         clock pessimism             -0.035     2.904    
    ILOGIC_X1Y78         ISERDESE2 (Hold_iserdese2_CLK_CE1)
                                                     -0.013     2.891    nolabel_line164/asi2_mod_inst2/ISERDESE2_adc_inst
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           3.737    
  -------------------------------------------------------------------
                         slack                                  0.846    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_data_clk

Setup :          148  Failing Endpoints,  Worst Slack       -2.498ns,  Total Violation     -345.012ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.498ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line164/adc_data_rx_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.135ns  (logic 0.456ns (21.361%)  route 1.679ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 47.059 - 44.000 ) 
    Source Clock Delay      (SCD):    3.143ns = ( 46.893 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.849    46.893    clk_master
    SLICE_X107Y71        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.456    47.349 r  g_rst_gen_reg/Q
                         net (fo=78, routed)          1.679    49.028    nolabel_line164/g_rst_clkdiv_ctr_reg[7]_0
    SLICE_X106Y63        FDRE                                         r  nolabel_line164/adc_data_rx_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.757    47.059    nolabel_line164/CLK
    SLICE_X106Y63        FDRE                                         r  nolabel_line164/adc_data_rx_reg[1][4]/C
                         clock pessimism              0.000    47.059    
                         clock uncertainty           -0.100    46.958    
    SLICE_X106Y63        FDRE (Setup_fdre_C_R)       -0.429    46.529    nolabel_line164/adc_data_rx_reg[1][4]
  -------------------------------------------------------------------
                         required time                         46.529    
                         arrival time                         -49.028    
  -------------------------------------------------------------------
                         slack                                 -2.498    

Slack (VIOLATED) :        -2.498ns  (required time - arrival time)
  Source:                 g_rst_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line164/adc_data_rx_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.135ns  (logic 0.456ns (21.361%)  route 1.679ns (78.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.059ns = ( 47.059 - 44.000 ) 
    Source Clock Delay      (SCD):    3.143ns = ( 46.893 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.849    46.893    clk_master
    SLICE_X107Y71        FDRE                                         r  g_rst_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y71        FDRE (Prop_fdre_C_Q)         0.456    47.349 r  g_rst_gen_reg/Q
                         net (fo=78, routed)          1.679    49.028    nolabel_line164/g_rst_clkdiv_ctr_reg[7]_0
    SLICE_X106Y63        FDRE                                         r  nolabel_line164/adc_data_rx_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.757    47.059    nolabel_line164/CLK
    SLICE_X106Y63        FDRE                                         r  nolabel_line164/adc_data_rx_reg[4][2]/C
                         clock pessimism              0.000    47.059    
                         clock uncertainty           -0.100    46.958    
    SLICE_X106Y63        FDRE (Setup_fdre_C_R)       -0.429    46.529    nolabel_line164/adc_data_rx_reg[4][2]
  -------------------------------------------------------------------
                         required time                         46.529    
                         arrival time                         -49.028    
  -------------------------------------------------------------------
                         slack                                 -2.498    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[28]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[29]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[33]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[33]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[34]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[34]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[37]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[37]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[54]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[54]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[55]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[55]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    

Slack (VIOLATED) :        -2.492ns  (required time - arrival time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.250ns  (adc_data_clk rise@44.000ns - clk_fpga_0 rise@43.750ns)
  Data Path Delay:        2.319ns  (logic 0.580ns (25.006%)  route 1.739ns (74.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.206ns = ( 47.206 - 44.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 46.754 - 43.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     43.750    43.750 r  
    PS7_X0Y0             PS7                          0.000    43.750 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    44.943    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    45.044 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.710    46.754    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.456    47.210 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.771    47.981    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124    48.105 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.969    49.073    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                     44.000    44.000 r  
    U18                                               0.000    44.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    44.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    44.924 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.459    45.383    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.919    46.302 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.904    47.206    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[56]/C
                         clock pessimism              0.000    47.206    
                         clock uncertainty           -0.100    47.105    
    SLICE_X62Y64         FDRE (Setup_fdre_C_R)       -0.524    46.581    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[56]
  -------------------------------------------------------------------
                         required time                         46.581    
                         arrival time                         -49.073    
  -------------------------------------------------------------------
                         slack                                 -2.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.189ns (20.390%)  route 0.738ns (79.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.738     1.790    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X62Y62         LUT4 (Prop_lut4_I3_O)        0.048     1.838 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[1]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.355     1.528    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y62         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]/C
                         clock pessimism              0.000     1.528    
                         clock uncertainty            0.100     1.629    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.131     1.760    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.186ns (20.131%)  route 0.738ns (79.869%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.738     1.790    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X62Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state[0]_i_1_n_0
    SLICE_X62Y62         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.355     1.528    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X62Y62         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
                         clock pessimism              0.000     1.528    
                         clock uncertainty            0.100     1.629    
    SLICE_X62Y62         FDRE (Hold_fdre_C_D)         0.120     1.749    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/axis_tvalid_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.186ns (19.812%)  route 0.753ns (80.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.525ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.753     1.804    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.849 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/axis_tvalid_delay_i_1/O
                         net (fo=1, routed)           0.000     1.849    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0
    SLICE_X65Y66         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/axis_tvalid_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.352     1.525    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X65Y66         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/axis_tvalid_delay_reg/C
                         clock pessimism              0.000     1.525    
                         clock uncertainty            0.100     1.626    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.092     1.718    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/axis_tvalid_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.523%)  route 0.678ns (78.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.318     1.369    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.360     1.775    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.354     1.527    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[36]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.100     1.628    
    SLICE_X66Y64         FDRE (Hold_fdre_C_R)         0.009     1.637    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.523%)  route 0.678ns (78.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.318     1.369    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.360     1.775    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.354     1.527    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[44]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.100     1.628    
    SLICE_X66Y64         FDRE (Hold_fdre_C_R)         0.009     1.637    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.523%)  route 0.678ns (78.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.318     1.369    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.360     1.775    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.354     1.527    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[46]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.100     1.628    
    SLICE_X66Y64         FDRE (Hold_fdre_C_R)         0.009     1.637    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.523%)  route 0.678ns (78.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.318     1.369    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.360     1.775    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.354     1.527    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[52]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.100     1.628    
    SLICE_X66Y64         FDRE (Hold_fdre_C_R)         0.009     1.637    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.523%)  route 0.678ns (78.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.318     1.369    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.360     1.775    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.354     1.527    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[58]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.100     1.628    
    SLICE_X66Y64         FDRE (Hold_fdre_C_R)         0.009     1.637    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.523%)  route 0.678ns (78.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.318     1.369    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.360     1.775    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.354     1.527    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[60]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.100     1.628    
    SLICE_X66Y64         FDRE (Hold_fdre_C_R)         0.009     1.637    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             adc_data_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_data_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.523%)  route 0.678ns (78.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.575     0.911    nolabel_line79/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X67Y64         FDRE                                         r  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDRE (Prop_fdre_C_Q)         0.141     1.052 f  nolabel_line79/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.318     1.369    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aresetn
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.414 r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1/O
                         net (fo=69, routed)          0.360     1.775    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out[63]_i_1_n_0
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_data_clk rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.430     0.430 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.311     0.741    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.432     1.173 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.354     1.527    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/m00_axis_aclk
    SLICE_X66Y64         FDRE                                         r  nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[61]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.100     1.628    
    SLICE_X66Y64         FDRE (Hold_fdre_C_R)         0.009     1.637    nolabel_line79/adc_axi_streamer/inst/adc_test_streamer_v2_0_M00_AXIS_inst/stream_data_out_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  adc_data_clk
  To Clock:  clk_fpga_0

Setup :           57  Failing Endpoints,  Worst Slack       -4.585ns,  Total Violation     -233.308ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.948ns  (logic 1.149ns (29.106%)  route 2.799ns (70.894%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.509    34.099    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124    34.223 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_5/O
                         net (fo=2, routed)           0.580    34.804    nolabel_line164/asi2_mod_inst0/train_high[5]_i_5_n_0
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124    34.928 r  nolabel_line164/asi2_mod_inst0/train_output[5]_i_1/O
                         net (fo=6, routed)           0.344    35.272    nolabel_line164/asi2_mod_inst0/train_output
    SLICE_X110Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X110Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X110Y56        FDRE (Setup_fdre_C_CE)      -0.202    30.687    nolabel_line164/asi2_mod_inst0/train_output_reg[0]
  -------------------------------------------------------------------
                         required time                         30.687    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                 -4.585    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.948ns  (logic 1.149ns (29.106%)  route 2.799ns (70.894%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.509    34.099    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124    34.223 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_5/O
                         net (fo=2, routed)           0.580    34.804    nolabel_line164/asi2_mod_inst0/train_high[5]_i_5_n_0
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124    34.928 r  nolabel_line164/asi2_mod_inst0/train_output[5]_i_1/O
                         net (fo=6, routed)           0.344    35.272    nolabel_line164/asi2_mod_inst0/train_output
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X111Y56        FDRE (Setup_fdre_C_CE)      -0.202    30.687    nolabel_line164/asi2_mod_inst0/train_output_reg[1]
  -------------------------------------------------------------------
                         required time                         30.687    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                 -4.585    

Slack (VIOLATED) :        -4.585ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.948ns  (logic 1.149ns (29.106%)  route 2.799ns (70.894%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.509    34.099    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124    34.223 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_5/O
                         net (fo=2, routed)           0.580    34.804    nolabel_line164/asi2_mod_inst0/train_high[5]_i_5_n_0
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124    34.928 r  nolabel_line164/asi2_mod_inst0/train_output[5]_i_1/O
                         net (fo=6, routed)           0.344    35.272    nolabel_line164/asi2_mod_inst0/train_output
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X111Y56        FDRE (Setup_fdre_C_CE)      -0.202    30.687    nolabel_line164/asi2_mod_inst0/train_output_reg[3]
  -------------------------------------------------------------------
                         required time                         30.687    
                         arrival time                         -35.272    
  -------------------------------------------------------------------
                         slack                                 -4.585    

Slack (VIOLATED) :        -4.546ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.947ns  (logic 1.149ns (29.112%)  route 2.798ns (70.888%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.509    34.099    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124    34.223 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_5/O
                         net (fo=2, routed)           0.580    34.804    nolabel_line164/asi2_mod_inst0/train_high[5]_i_5_n_0
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124    34.928 r  nolabel_line164/asi2_mod_inst0/train_output[5]_i_1/O
                         net (fo=6, routed)           0.344    35.271    nolabel_line164/asi2_mod_inst0/train_output
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X112Y55        FDRE (Setup_fdre_C_CE)      -0.164    30.725    nolabel_line164/asi2_mod_inst0/train_output_reg[2]
  -------------------------------------------------------------------
                         required time                         30.725    
                         arrival time                         -35.271    
  -------------------------------------------------------------------
                         slack                                 -4.546    

Slack (VIOLATED) :        -4.546ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.947ns  (logic 1.149ns (29.112%)  route 2.798ns (70.888%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.509    34.099    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124    34.223 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_5/O
                         net (fo=2, routed)           0.580    34.804    nolabel_line164/asi2_mod_inst0/train_high[5]_i_5_n_0
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124    34.928 r  nolabel_line164/asi2_mod_inst0/train_output[5]_i_1/O
                         net (fo=6, routed)           0.344    35.271    nolabel_line164/asi2_mod_inst0/train_output
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X112Y55        FDRE (Setup_fdre_C_CE)      -0.164    30.725    nolabel_line164/asi2_mod_inst0/train_output_reg[4]
  -------------------------------------------------------------------
                         required time                         30.725    
                         arrival time                         -35.271    
  -------------------------------------------------------------------
                         slack                                 -4.546    

Slack (VIOLATED) :        -4.546ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.947ns  (logic 1.149ns (29.112%)  route 2.798ns (70.888%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.509    34.099    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X113Y56        LUT4 (Prop_lut4_I2_O)        0.124    34.223 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_5/O
                         net (fo=2, routed)           0.580    34.804    nolabel_line164/asi2_mod_inst0/train_high[5]_i_5_n_0
    SLICE_X113Y56        LUT6 (Prop_lut6_I0_O)        0.124    34.928 r  nolabel_line164/asi2_mod_inst0/train_output[5]_i_1/O
                         net (fo=6, routed)           0.344    35.271    nolabel_line164/asi2_mod_inst0/train_output
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X112Y55        FDRE (Setup_fdre_C_CE)      -0.164    30.725    nolabel_line164/asi2_mod_inst0/train_output_reg[5]
  -------------------------------------------------------------------
                         required time                         30.725    
                         arrival time                         -35.271    
  -------------------------------------------------------------------
                         slack                                 -4.546    

Slack (VIOLATED) :        -4.504ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.550ns  (logic 1.149ns (32.368%)  route 2.401ns (67.632%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.522    34.112    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X111Y54        LUT5 (Prop_lut5_I1_O)        0.124    34.236 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.176    34.412    nolabel_line164/asi2_mod_inst0/train_escape_counter
    SLICE_X111Y54        LUT6 (Prop_lut6_I0_O)        0.124    34.536 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.338    34.874    nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.519    30.370    nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         30.370    
                         arrival time                         -34.874    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -4.504ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.550ns  (logic 1.149ns (32.368%)  route 2.401ns (67.632%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.522    34.112    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X111Y54        LUT5 (Prop_lut5_I1_O)        0.124    34.236 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.176    34.412    nolabel_line164/asi2_mod_inst0/train_escape_counter
    SLICE_X111Y54        LUT6 (Prop_lut6_I0_O)        0.124    34.536 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.338    34.874    nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.519    30.370    nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         30.370    
                         arrival time                         -34.874    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -4.504ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.550ns  (logic 1.149ns (32.368%)  route 2.401ns (67.632%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.522    34.112    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X111Y54        LUT5 (Prop_lut5_I1_O)        0.124    34.236 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_2/O
                         net (fo=11, routed)          0.176    34.412    nolabel_line164/asi2_mod_inst0/train_escape_counter
    SLICE_X111Y54        LUT6 (Prop_lut6_I0_O)        0.124    34.536 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.338    34.874    nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X112Y54        FDRE (Setup_fdre_C_R)       -0.519    30.370    nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         30.370    
                         arrival time                         -34.874    
  -------------------------------------------------------------------
                         slack                                 -4.504    

Slack (VIOLATED) :        -4.486ns  (required time - arrival time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_fpga_0 fall@28.125ns - adc_data_clk rise@28.000ns)
  Data Path Delay:        3.532ns  (logic 1.025ns (29.022%)  route 2.507ns (70.978%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.865ns = ( 30.990 - 28.125 ) 
    Source Clock Delay      (SCD):    3.324ns = ( 31.324 - 28.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     28.000    28.000 r  
    U18                                               0.000    28.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    28.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967    28.967 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.510    29.477    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.032    30.509 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.815    31.324    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.653    31.977 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q6
                         net (fo=2, routed)           1.066    33.043    nolabel_line164/asi2_mod_inst0/oq_data_raw[2]
    SLICE_X111Y55        LUT4 (Prop_lut4_I0_O)        0.124    33.167 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_8/O
                         net (fo=2, routed)           0.299    33.466    nolabel_line164/asi2_mod_inst0/train_high[5]_i_8_n_0
    SLICE_X113Y55        LUT5 (Prop_lut5_I4_O)        0.124    33.590 f  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.544    34.134    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X112Y56        LUT5 (Prop_lut5_I2_O)        0.124    34.258 r  nolabel_line164/asi2_mod_inst0/train_counter[7]_i_1/O
                         net (fo=6, routed)           0.598    34.856    nolabel_line164/asi2_mod_inst0/train_counter[7]_i_1_n_0
    SLICE_X112Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     28.125    28.125 f  
    PS7_X0Y0             PS7                          0.000    28.125 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    29.213    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    29.304 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.686    30.990    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    30.990    
                         clock uncertainty           -0.100    30.889    
    SLICE_X112Y56        FDRE (Setup_fdre_C_R)       -0.519    30.370    nolabel_line164/asi2_mod_inst0/train_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         30.370    
                         arrival time                         -34.856    
  -------------------------------------------------------------------
                         slack                                 -4.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.807ns  (logic 0.267ns (33.069%)  route 0.540ns (66.931%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.201    73.895    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I2_O)        0.045    73.940 r  nolabel_line164/asi2_mod_inst0/train_output[5]_i_2/O
                         net (fo=1, routed)           0.000    73.940    nolabel_line164/asi2_mod_inst0/I7[5]
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X112Y55        FDRE (Hold_fdre_C_D)         0.125    73.374    nolabel_line164/asi2_mod_inst0/train_output_reg[5]
  -------------------------------------------------------------------
                         required time                        -73.374    
                         arrival time                          73.940    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.858ns  (logic 0.267ns (31.122%)  route 0.591ns (68.878%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.252    73.946    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X112Y55        LUT6 (Prop_lut6_I3_O)        0.045    73.991 r  nolabel_line164/asi2_mod_inst0/train_output[4]_i_1/O
                         net (fo=1, routed)           0.000    73.991    nolabel_line164/asi2_mod_inst0/I7[4]
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X112Y55        FDRE (Hold_fdre_C_D)         0.125    73.374    nolabel_line164/asi2_mod_inst0/train_output_reg[4]
  -------------------------------------------------------------------
                         required time                        -73.374    
                         arrival time                          73.991    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.868ns  (logic 0.270ns (31.117%)  route 0.598ns (68.883%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 73.148 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.258    73.953    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X113Y57        LUT5 (Prop_lut5_I2_O)        0.048    74.001 r  nolabel_line164/asi2_mod_inst0/train_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    74.001    nolabel_line164/asi2_mod_inst0/train_counter[0]_i_1_n_0
    SLICE_X113Y57        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.907    73.148    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X113Y57        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.148    
                         clock uncertainty            0.100    73.248    
    SLICE_X113Y57        FDRE (Hold_fdre_C_D)         0.114    73.362    nolabel_line164/asi2_mod_inst0/train_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -73.362    
                         arrival time                          74.001    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.871ns  (logic 0.267ns (30.663%)  route 0.604ns (69.337%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.264    73.959    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X110Y54        LUT6 (Prop_lut6_I1_O)        0.045    74.004 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    74.004    nolabel_line164/asi2_mod_inst0/train_escape_counter[0]_i_1_n_0
    SLICE_X110Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X110Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X110Y54        FDRE (Hold_fdre_C_D)         0.099    73.348    nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -73.348    
                         arrival time                          74.004    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.658ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.874ns  (logic 0.267ns (30.557%)  route 0.607ns (69.443%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.267    73.962    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I3_O)        0.045    74.007 r  nolabel_line164/asi2_mod_inst0/train_output[3]_i_1/O
                         net (fo=1, routed)           0.000    74.007    nolabel_line164/asi2_mod_inst0/I7[3]
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X111Y56        FDRE (Hold_fdre_C_D)         0.099    73.348    nolabel_line164/asi2_mod_inst0/train_output_reg[3]
  -------------------------------------------------------------------
                         required time                        -73.348    
                         arrival time                          74.007    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_counter_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.879ns  (logic 0.267ns (30.380%)  route 0.612ns (69.620%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.272    73.967    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X111Y55        LUT6 (Prop_lut6_I2_O)        0.045    74.012 r  nolabel_line164/asi2_mod_inst0/train_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    74.012    nolabel_line164/asi2_mod_inst0/train_counter[5]_i_1_n_0
    SLICE_X111Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X111Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X111Y55        FDRE (Hold_fdre_C_D)         0.099    73.348    nolabel_line164/asi2_mod_inst0/train_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        -73.348    
                         arrival time                          74.012    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.905ns  (logic 0.267ns (29.510%)  route 0.638ns (70.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.298    73.993    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I3_O)        0.045    74.038 r  nolabel_line164/asi2_mod_inst0/train_output[1]_i_1/O
                         net (fo=1, routed)           0.000    74.038    nolabel_line164/asi2_mod_inst0/I7[1]
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X111Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X111Y56        FDRE (Hold_fdre_C_D)         0.099    73.348    nolabel_line164/asi2_mod_inst0/train_output_reg[1]
  -------------------------------------------------------------------
                         required time                        -73.348    
                         arrival time                          74.038    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_output_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.940ns  (logic 0.273ns (29.053%)  route 0.667ns (70.947%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.327    74.022    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I2_O)        0.051    74.073 r  nolabel_line164/asi2_mod_inst0/train_output[0]_i_1/O
                         net (fo=1, routed)           0.000    74.073    nolabel_line164/asi2_mod_inst0/I7[0]
    SLICE_X110Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X110Y56        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_output_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X110Y56        FDRE (Hold_fdre_C_D)         0.114    73.363    nolabel_line164/asi2_mod_inst0/train_output_reg[0]
  -------------------------------------------------------------------
                         required time                        -73.363    
                         arrival time                          74.073    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.721ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_counter_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.933ns  (logic 0.312ns (33.438%)  route 0.621ns (66.562%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns = ( 73.146 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q2
                         net (fo=3, routed)           0.339    73.649    nolabel_line164/asi2_mod_inst0/oq_data_raw[6]
    SLICE_X113Y55        LUT5 (Prop_lut5_I3_O)        0.045    73.694 r  nolabel_line164/asi2_mod_inst0/train_high[5]_i_3/O
                         net (fo=21, routed)          0.233    73.927    nolabel_line164/asi2_mod_inst0/train_high[5]_i_3_n_0
    SLICE_X109Y55        LUT3 (Prop_lut3_I2_O)        0.045    73.972 f  nolabel_line164/asi2_mod_inst0/train_counter[8]_i_2/O
                         net (fo=1, routed)           0.049    74.021    nolabel_line164/asi2_mod_inst0/train_counter[8]_i_2_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I2_O)        0.045    74.066 r  nolabel_line164/asi2_mod_inst0/train_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    74.066    nolabel_line164/asi2_mod_inst0/train_counter[8]_i_1_n_0
    SLICE_X109Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.905    73.146    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X109Y55        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_counter_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.146    
                         clock uncertainty            0.100    73.246    
    SLICE_X109Y55        FDRE (Hold_fdre_C_D)         0.099    73.345    nolabel_line164/asi2_mod_inst0/train_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        -73.345    
                         arrival time                          74.066    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by adc_data_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.125ns  (clk_fpga_0 fall@71.875ns - adc_data_clk rise@72.000ns)
  Data Path Delay:        0.854ns  (logic 0.267ns (31.258%)  route 0.587ns (68.742%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns = ( 73.149 - 71.875 ) 
    Source Clock Delay      (SCD):    1.133ns = ( 73.133 - 72.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_data_clk rise edge)
                                                     72.000    72.000 r  
    U18                                               0.000    72.000 r  adc_lclk_p (IN)
                         net (fo=0)                   0.000    72.000    nolabel_line164/adc_lclk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.395    72.395 r  nolabel_line164/nolabel_line146/O
                         net (fo=17, routed)          0.206    72.601    nolabel_line164/adc_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.271    72.872 r  nolabel_line164/bufr_adc_ref_clkdiv/O
                         net (fo=387, routed)         0.261    73.133    nolabel_line164/asi2_mod_inst0/adc_data_rx_reg[0][7]_0
    ILOGIC_X1Y56         ISERDESE2                                    r  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y56         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    73.310 f  nolabel_line164/asi2_mod_inst0/ISERDESE2_adc_inst/Q4
                         net (fo=3, routed)           0.335    73.645    nolabel_line164/asi2_mod_inst0/oq_data_raw[4]
    SLICE_X111Y54        LUT6 (Prop_lut6_I1_O)        0.045    73.690 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_4/O
                         net (fo=1, routed)           0.139    73.829    nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_4_n_0
    SLICE_X111Y54        LUT6 (Prop_lut6_I1_O)        0.045    73.874 r  nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1/O
                         net (fo=10, routed)          0.113    73.987    nolabel_line164/asi2_mod_inst0/train_escape_counter[10]_i_1_n_0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     71.875    71.875 f  
    PS7_X0Y0             PS7                          0.000    71.875 f  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    72.212    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    72.241 f  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.908    73.149    nolabel_line164/asi2_mod_inst0/FCLK_CLK0
    SLICE_X112Y54        FDRE                                         r  nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000    73.149    
                         clock uncertainty            0.100    73.249    
    SLICE_X112Y54        FDRE (Hold_fdre_C_R)         0.013    73.262    nolabel_line164/asi2_mod_inst0/train_escape_counter_reg[10]
  -------------------------------------------------------------------
                         required time                        -73.262    
                         arrival time                          73.987    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.405     8.715    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.405     8.715    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.405     8.715    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X27Y30         FDCE (Recov_fdce_C_CLR)     -0.405     8.715    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.361     8.759    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.361     8.759    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.759    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.319     8.801    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.718ns (26.691%)  route 1.972ns (73.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.151     5.728    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y30         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y30         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X26Y30         FDCE (Recov_fdce_C_CLR)     -0.319     8.801    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.801    
                         arrival time                          -5.728    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.718ns (28.537%)  route 1.798ns (71.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.977     5.554    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y29         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y29         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X25Y29         FDCE (Recov_fdce_C_CLR)     -0.405     8.715    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.207ns  (required time - arrival time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_fpga_0 rise@6.250ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.718ns (28.537%)  route 1.798ns (71.463%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 8.990 - 6.250 ) 
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.188ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.744     3.038    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X23Y32         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.419     3.457 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.821     4.278    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y31         LUT3 (Prop_lut3_I2_O)        0.299     4.577 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.977     5.554    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y29         FDPE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.250     6.250 r  
    PS7_X0Y0             PS7                          0.000     6.250 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.338    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.429 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        1.561     8.990    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y29         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230     9.220    
                         clock uncertainty           -0.100     9.120    
    SLICE_X25Y29         FDPE (Recov_fdpe_C_PRE)     -0.359     8.761    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -5.554    
  -------------------------------------------------------------------
                         slack                                  3.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.588     0.924    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y31         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.222    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.398    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y31         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y31         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.588     0.924    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y31         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.222    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.398    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X22Y31         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X22Y31         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.870    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.588     0.924    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y31         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.222    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.398    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y31         FDPE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y31         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.588     0.924    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y31         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.222    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.398    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y31         FDPE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y31         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.588     0.924    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y31         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.222    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.398    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y31         FDPE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y31         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.588     0.924    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y31         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.222    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.398    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X22Y31         FDPE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y31         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.191%)  route 0.289ns (60.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.588     0.924    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y31         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.065 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.157     1.222    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X23Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.267 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.398    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X22Y31         FDPE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.854     1.220    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X22Y31         FDPE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.284     0.937    
    SLICE_X22Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.866    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.925%)  route 0.328ns (61.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.589     0.925    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y32         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.206    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.251 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     1.461    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X20Y35         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.859     1.225    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X20Y35         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.283     0.942    
    SLICE_X20Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.925%)  route 0.328ns (61.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.589     0.925    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y32         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.206    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.251 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     1.461    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X20Y35         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.859     1.225    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X20Y35         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.283     0.942    
    SLICE_X20Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.209ns (38.925%)  route 0.328ns (61.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.589     0.925    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y32         FDRE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_fdre_C_Q)         0.164     1.089 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.117     1.206    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.251 f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.211     1.461    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X20Y35         FDCE                                         f  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  nolabel_line79/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    nolabel_line79/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  nolabel_line79/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4291, routed)        0.859     1.225    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X20Y35         FDCE                                         r  nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.283     0.942    
    SLICE_X20Y35         FDCE (Remov_fdce_C_CLR)     -0.067     0.875    nolabel_line79/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.587    





