Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Jul 16 11:27:26 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/array_summer_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------+-----------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|         Instance        |                     Module                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------+-----------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper            |                                         (top) |        897 |        801 |       0 |   96 | 1254 |      0 |      1 |          0 |
|   bd_0_i                |                                          bd_0 |        897 |        801 |       0 |   96 | 1254 |      0 |      1 |          0 |
|     hls_inst            |                               bd_0_hls_inst_0 |        897 |        801 |       0 |   96 | 1254 |      0 |      1 |          0 |
|       inst              |                  bd_0_hls_inst_0_array_summer |        897 |        801 |       0 |   96 | 1254 |      0 |      1 |          0 |
|         (inst)          |                  bd_0_hls_inst_0_array_summer |         36 |         33 |       0 |    3 |  206 |      0 |      0 |          0 |
|         control_s_axi_U |    bd_0_hls_inst_0_array_summer_control_s_axi |        220 |        220 |       0 |    0 |  182 |      0 |      0 |          0 |
|         gmem0_m_axi_U   |      bd_0_hls_inst_0_array_summer_gmem0_m_axi |        605 |        512 |       0 |   93 |  864 |      0 |      1 |          0 |
|           load_unit_0   | bd_0_hls_inst_0_array_summer_gmem0_m_axi_load |        203 |        110 |       0 |   93 |  238 |      0 |      1 |          0 |
|           bus_read      | bd_0_hls_inst_0_array_summer_gmem0_m_axi_read |        402 |        402 |       0 |    0 |  626 |      0 |      0 |          0 |
+-------------------------+-----------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


