{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649005112286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649005112286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 11:58:32 2022 " "Processing started: Sun Apr 03 11:58:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649005112286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649005112286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off accumulator -c accumulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off accumulator -c accumulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649005112286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649005112580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649005112580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/documents/verilog/twotoone/twotoone.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/documents/verilog/twotoone/twotoone.v" { { "Info" "ISGN_ENTITY_NAME" "1 twoToOne " "Found entity 1: twoToOne" {  } { { "../twoToOne/twoToOne.v" "" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/twoToOne/twoToOne.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649005118197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649005118197 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "binaryCounter.v(7) " "Verilog HDL information at binaryCounter.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/binaryCounter/binaryCounter.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649005118198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sho/onedrive/documents/verilog/binarycounter/binarycounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sho/onedrive/documents/verilog/binarycounter/binarycounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryCounter " "Found entity 1: binaryCounter" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/binaryCounter/binaryCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649005118199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649005118199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.v" "" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/accumulator/accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649005118200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649005118200 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(9) " "Verilog HDL Instantiation warning at accumulator.v(9): instance has no name" {  } { { "accumulator.v" "" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/accumulator/accumulator.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1649005118200 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "accumulator.v(10) " "Verilog HDL Instantiation warning at accumulator.v(10): instance has no name" {  } { { "accumulator.v" "" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/accumulator/accumulator.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1649005118200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accumulator " "Elaborating entity \"accumulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649005118222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoToOne twoToOne:comb_3 " "Elaborating entity \"twoToOne\" for hierarchy \"twoToOne:comb_3\"" {  } { { "accumulator.v" "comb_3" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/accumulator/accumulator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649005118227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryCounter binaryCounter:comb_4 " "Elaborating entity \"binaryCounter\" for hierarchy \"binaryCounter:comb_4\"" {  } { { "accumulator.v" "comb_4" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/accumulator/accumulator.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649005118232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryCounter.v(15) " "Verilog HDL assignment warning at binaryCounter.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../binaryCounter/binaryCounter.v" "" { Text "C:/Users/Sho/OneDrive/Documents/Verilog/binaryCounter/binaryCounter.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649005118232 "|accumulator|binaryCounter:comb_4"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649005118523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sho/OneDrive/Documents/Verilog/accumulator/output_files/accumulator.map.smsg " "Generated suppressed messages file C:/Users/Sho/OneDrive/Documents/Verilog/accumulator/output_files/accumulator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649005118741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649005118805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649005118805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649005118827 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649005118827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649005118827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649005118827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649005118840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 11:58:38 2022 " "Processing ended: Sun Apr 03 11:58:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649005118840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649005118840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649005118840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649005118840 ""}
