# Hardware design related resources

<p align="center">
  <img src="https://www.system-to-asic.com/wp-content/uploads/2020/04/AdobeStock_253394573-626.jpeg" />
</p>

## [Books List](books/book_list.md)

## Important Topics:
* [ASIC Design Flow](topics/asic_design_flow.md)
* [CDC](topics/cdc.md)
* [Asynchronous FIFO](topics/async_fifo.md)
* [Static Timing Analysis](topics/sta.md)
* [FSM Techniques and examples](topics/fsm.md)
* [Frame Timings](topics/frame_timings.md)
* [Clock Gating](topics/clock_gating.md)
* [Frequency Divider](topics/freq_divider.md)
* [Mod N Counter](topics/counter.md)
* [Gate Level Simulation](topics/gls.md)
* [Verilog Design coding styles](topics/verilog_dut.md)
* [Verilog TB syntax](topics/verilog_tb.md)
* [Synchronous and Asynchrounous Resets](topics/resets.md)
* C++ and Python code syntax basics

## [Interview Questions](questions/question_list.md)

## Websites:
* [Verilog Pro](https://www.verilogpro.com/all-posts/)
* [Chip Verify](https://www.chipverify.com/)
* [ASIC Ditgital Design](https://asicdigitaldesign.wordpress.com/)
* [Wiki Chip](https://en.wikichip.org/wiki/WikiChip)
* [All About Circuits](https://www.allaboutcircuits.com/)
* [VLSI Pro](https://vlsi.pro/)
* [Testbench.in](http://www.testbench.in/)
* [VLSI Facts](http://www.vlsifacts.com/)
* [VLSI Expert](http://www.vlsi-expert.com/)
* [VLSI Universe](https://vlsiuniverse.blogspot.com/)

## [Complete Courses](courses/courses.md)

## Youtube Channels/Playlist:

### Channels:
* [Technical Bytes](https://www.youtube.com/channel/UCniC9ol6QzUH0pVQ3sSfiIQ)
* [nandland](https://www.youtube.com/channel/UCsdA-aNqtMA1_2T15aXePWw)
* [Karthik Vippala](https://www.youtube.com/channel/UCkeVvMfGZZCobuaTDp62PMw)
* [VLSI EXPERT](https://www.youtube.com/channel/UCT_5b65-UOeeb5tIdlH2x6A)
* [VLSI FaB](https://www.youtube.com/channel/UC5oX3fnHimLVEOMygSxAjYw)
* [Back To Basics](https://www.youtube.com/channel/UC6VmaCm26Bi_eAHa7bE1poQ)
* [Team VLSI](https://www.youtube.com/channel/UCVWaC1gXZfHNqwdl6jovsjQ)
* [ChipVerify](https://www.youtube.com/channel/UC5mmEbU8ufneBavalBOTasw/videos)

### Playlists:
* [Basic Static Timing Analysis - Cadence Design Systems](https://www.youtube.com/playlist?list=PLYdInKVfi0Ka5c6kraib5qiCFhPWE9G6e)
* [VLSI - LEPROFESSEUR](https://www.youtube.com/playlist?list=PLFhizsGPFKt8gz-bYlKMDCgBKwxMc33H2)
* [Verilog Tutorials - EDA Playground](https://www.youtube.com/playlist?list=PLScWdLzHpkAfbPhzz1NKHDv2clv1SgsMo)
* [Verilog Synthesis - EDA Playground](https://www.youtube.com/playlist?list=PLScWdLzHpkAeTnJGDXHupc5WC-8Kjt5Ue)
* [Timing in Digital Circuits - Electrotuts](https://www.youtube.com/playlist?list=PLD5C0Wv5Dnmdv-B6NGOu4MA3yDlqFfdre)
* [Interview - Hardware/Electronics - Electrotuts](https://www.youtube.com/playlist?list=PLD5C0Wv5DnmdPDDyAMrhbvEDqu1kYmtSO)
* [Verilog Programming Series - Maven Silicon](https://www.youtube.com/playlist?list=PL3_RRtJ5IqgipNdrMetm9R9ZEQT9yFO4B)
* [Free VLSI Tutorials - Maven Silicon](https://www.youtube.com/playlist?list=PL3_RRtJ5IqgjlEbmZcNIKS_GpmUIZJjoB)

### Languages:
* [SystemVerilog Classes - Cadence Design Systems](https://www.youtube.com/playlist?list=PLYdInKVfi0KZ1HMVNNcxvvWhYJMmLAq_g)
* [Unleashing SystemVerilog and UVM Video Series - Synopsys](https://www.youtube.com/playlist?list=PLEgCreVKPx5AP61Pu36QQE0Pkni2Vv-HD)

### [Tools](tools/tools.md)

### Other Knowledge:
* [Semiconductor Engineering](https://www.youtube.com/channel/UC2LCc4VvMYj-6Kqe09avwow)
* [Ben Eater](https://www.youtube.com/channel/UCS0N5baNlQWJCUrhCEo8WlA)
* [VLSI System Design](https://www.youtube.com/channel/UC8xyENEltc3DXGbARgbC38A)
* [Sunburst Design Papers](http://www.sunburst-design.com/papers/)

### Extra:
* ECO : Engineering Change Order
* SVP : Silicon Virtual Prototyping
* SI : Signal Integrity
* EDA : Electronic Design Automation
* Arbiter
* priority memory accessing
* interconnect protocols (AMBA, AXI, APB, OCP)
