{"vcs1":{"timestamp_begin":1740060625.485090424, "rt":3.41, "ut":3.19, "st":0.16}}
{"vcselab":{"timestamp_begin":1740060628.973580061, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1740060629.296373396, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740060625.086761986}
{"VCS_COMP_START_TIME": 1740060625.086761986}
{"VCS_COMP_END_TIME": 1740060629.606272215}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm +vcs+lic+check +coverage +define+FCOV -timescale=1ns/1ns top.sv -o simv"}
{"vcs1": {"peak_mem": 287992}}
{"vcselab": {"peak_mem": 150352}}
