-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nnlayer_nnlayer_Pipeline_VITIS_LOOP_46_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mul_ln1169 : IN STD_LOGIC_VECTOR (23 downto 0);
    mul_ln1169_1 : IN STD_LOGIC_VECTOR (23 downto 0);
    mul_ln1169_2 : IN STD_LOGIC_VECTOR (23 downto 0);
    mul_ln1169_3 : IN STD_LOGIC_VECTOR (23 downto 0);
    mul_ln1169_4 : IN STD_LOGIC_VECTOR (23 downto 0);
    mul_ln1169_5 : IN STD_LOGIC_VECTOR (23 downto 0);
    mul_ln1169_6 : IN STD_LOGIC_VECTOR (23 downto 0);
    mul_ln46 : IN STD_LOGIC_VECTOR (23 downto 0);
    mux_case_75290_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_75290_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_65186_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_65186_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_55082_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_55082_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_44978_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_44978_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_34874_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_34874_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_24770_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_24770_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_14666_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_14666_phi_out_ap_vld : OUT STD_LOGIC;
    mux_case_04562_phi_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    mux_case_04562_phi_out_ap_vld : OUT STD_LOGIC;
    p_ZL7output_0_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_0_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_0_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_1_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_1_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_1_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_2_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_2_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_2_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_3_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_3_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_3_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_4_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_4_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_4_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_5_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_5_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_5_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_6_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_6_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_6_o_ap_vld : OUT STD_LOGIC;
    p_ZL7output_7_i : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_7_o : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZL7output_7_o_ap_vld : OUT STD_LOGIC );
end;


architecture behav of nnlayer_nnlayer_Pipeline_VITIS_LOOP_46_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln46_reg_890 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZL7output_0_load_reg_894 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL7output_1_load_reg_905 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL7output_2_load_reg_916 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL7output_3_load_reg_927 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL7output_4_load_reg_938 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL7output_5_load_reg_949 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL7output_6_load_reg_960 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZL7output_7_load_reg_971 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_reg_982 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln736_fu_532_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln736_reg_987 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_reg_991 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_phi_mux_mux_case_75290_phi_fu_245_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_75290_reg_242 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_65186_phi_fu_266_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_65186_reg_263 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_55082_phi_fu_287_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_55082_reg_284 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_44978_phi_fu_308_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_44978_reg_305 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_34874_phi_fu_329_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_34874_reg_326 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_24770_phi_fu_350_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_24770_reg_347 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_14666_phi_fu_371_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_14666_reg_368 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_mux_case_04562_phi_fu_392_p16 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_mux_case_04562_reg_389 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_sig_allocacmp_p_ZL7output_0_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZL7output_1_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZL7output_2_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZL7output_3_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZL7output_4_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZL7output_5_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZL7output_6_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_p_ZL7output_7_load : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_04562_phi_fu_102 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_14666_phi_fu_106 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_24770_phi_fu_110 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_34874_phi_fu_114 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_44978_phi_fu_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_55082_phi_fu_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_65186_phi_fu_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal mux_case_75290_phi_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal indvars_iv23_fu_134 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln46_fu_424_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvars_iv23_load : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_462_p10 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_484_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_fu_492_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_1_fu_498_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln737_1_fu_508_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_1_fu_516_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal shl_ln737_2_fu_541_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_2_fu_548_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_5_fu_553_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln737_3_fu_563_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_3_fu_571_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_6_fu_576_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln737_4_fu_586_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_4_fu_594_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln737_5_fu_609_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_5_fu_616_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_8_fu_621_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln737_6_fu_631_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_6_fu_639_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_fu_644_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln737_7_fu_654_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1245_7_fu_662_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component nnlayer_mux_84_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component nnlayer_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_84_16_1_1_U28 : component nnlayer_mux_84_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => ap_sig_allocacmp_p_ZL7output_0_load,
        din1 => ap_sig_allocacmp_p_ZL7output_1_load,
        din2 => ap_sig_allocacmp_p_ZL7output_2_load,
        din3 => ap_sig_allocacmp_p_ZL7output_3_load,
        din4 => ap_sig_allocacmp_p_ZL7output_4_load,
        din5 => ap_sig_allocacmp_p_ZL7output_5_load,
        din6 => ap_sig_allocacmp_p_ZL7output_6_load,
        din7 => ap_sig_allocacmp_p_ZL7output_7_load,
        din8 => ap_sig_allocacmp_indvars_iv23_load,
        dout => tmp_fu_462_p10);

    flow_control_loop_pipe_sequential_init_U : component nnlayer_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    indvars_iv23_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln46_fu_418_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvars_iv23_fu_134 <= add_ln46_fu_424_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvars_iv23_fu_134 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln46_reg_890 <= icmp_ln46_fu_418_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mux_case_04562_phi_fu_102 <= ap_phi_mux_mux_case_04562_phi_fu_392_p16;
                mux_case_14666_phi_fu_106 <= ap_phi_mux_mux_case_14666_phi_fu_371_p16;
                mux_case_24770_phi_fu_110 <= ap_phi_mux_mux_case_24770_phi_fu_350_p16;
                mux_case_34874_phi_fu_114 <= ap_phi_mux_mux_case_34874_phi_fu_329_p16;
                mux_case_44978_phi_fu_118 <= ap_phi_mux_mux_case_44978_phi_fu_308_p16;
                mux_case_55082_phi_fu_122 <= ap_phi_mux_mux_case_55082_phi_fu_287_p16;
                mux_case_65186_phi_fu_126 <= ap_phi_mux_mux_case_65186_phi_fu_266_p16;
                mux_case_75290_phi_fu_130 <= ap_phi_mux_mux_case_75290_phi_fu_245_p16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln46_fu_418_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZL7output_0_load_reg_894 <= ap_sig_allocacmp_p_ZL7output_0_load;
                p_ZL7output_1_load_reg_905 <= ap_sig_allocacmp_p_ZL7output_1_load;
                p_ZL7output_2_load_reg_916 <= ap_sig_allocacmp_p_ZL7output_2_load;
                p_ZL7output_3_load_reg_927 <= ap_sig_allocacmp_p_ZL7output_3_load;
                p_ZL7output_4_load_reg_938 <= ap_sig_allocacmp_p_ZL7output_4_load;
                p_ZL7output_5_load_reg_949 <= ap_sig_allocacmp_p_ZL7output_5_load;
                p_ZL7output_6_load_reg_960 <= ap_sig_allocacmp_p_ZL7output_6_load;
                p_ZL7output_7_load_reg_971 <= ap_sig_allocacmp_p_ZL7output_7_load;
                tmp_2_reg_982 <= add_ln1245_1_fu_516_p2(23 downto 8);
                trunc_ln736_reg_987 <= trunc_ln736_fu_532_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then
                tmp_7_reg_991 <= add_ln1245_4_fu_594_p2(23 downto 8);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0, ap_block_pp0_stage1_subdone, ap_idle_pp0_1to1, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    add_ln1245_1_fu_516_p2 <= std_logic_vector(unsigned(shl_ln737_1_fu_508_p3) + unsigned(mul_ln1169_1));
    add_ln1245_2_fu_548_p2 <= std_logic_vector(unsigned(shl_ln737_2_fu_541_p3) + unsigned(mul_ln1169_2));
    add_ln1245_3_fu_571_p2 <= std_logic_vector(unsigned(shl_ln737_3_fu_563_p3) + unsigned(mul_ln1169_3));
    add_ln1245_4_fu_594_p2 <= std_logic_vector(unsigned(shl_ln737_4_fu_586_p3) + unsigned(mul_ln1169_4));
    add_ln1245_5_fu_616_p2 <= std_logic_vector(unsigned(shl_ln737_5_fu_609_p3) + unsigned(mul_ln1169_5));
    add_ln1245_6_fu_639_p2 <= std_logic_vector(unsigned(shl_ln737_6_fu_631_p3) + unsigned(mul_ln1169_6));
    add_ln1245_7_fu_662_p2 <= std_logic_vector(unsigned(shl_ln737_7_fu_654_p3) + unsigned(mul_ln46));
    add_ln1245_fu_492_p2 <= std_logic_vector(unsigned(shl_ln_fu_484_p3) + unsigned(mul_ln1169));
    add_ln46_fu_424_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvars_iv23_load) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln46_fu_418_p2)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_mux_case_04562_phi_fu_392_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_0_load_reg_894, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_04562_reg_389, add_ln1245_7_fu_662_p2)
    begin
        if (((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_04562_phi_fu_392_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        elsif ((((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_04562_phi_fu_392_p16 <= p_ZL7output_0_load_reg_894;
        else 
            ap_phi_mux_mux_case_04562_phi_fu_392_p16 <= ap_phi_reg_pp0_iter1_mux_case_04562_reg_389;
        end if; 
    end process;


    ap_phi_mux_mux_case_14666_phi_fu_371_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_1_load_reg_905, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_14666_reg_368, add_ln1245_7_fu_662_p2)
    begin
        if (((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_14666_phi_fu_371_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        elsif ((((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_14666_phi_fu_371_p16 <= p_ZL7output_1_load_reg_905;
        else 
            ap_phi_mux_mux_case_14666_phi_fu_371_p16 <= ap_phi_reg_pp0_iter1_mux_case_14666_reg_368;
        end if; 
    end process;


    ap_phi_mux_mux_case_24770_phi_fu_350_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_2_load_reg_916, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_24770_reg_347, add_ln1245_7_fu_662_p2)
    begin
        if (((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_24770_phi_fu_350_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        elsif ((((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_24770_phi_fu_350_p16 <= p_ZL7output_2_load_reg_916;
        else 
            ap_phi_mux_mux_case_24770_phi_fu_350_p16 <= ap_phi_reg_pp0_iter1_mux_case_24770_reg_347;
        end if; 
    end process;


    ap_phi_mux_mux_case_34874_phi_fu_329_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_3_load_reg_927, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_34874_reg_326, add_ln1245_7_fu_662_p2)
    begin
        if (((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_34874_phi_fu_329_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        elsif ((((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_34874_phi_fu_329_p16 <= p_ZL7output_3_load_reg_927;
        else 
            ap_phi_mux_mux_case_34874_phi_fu_329_p16 <= ap_phi_reg_pp0_iter1_mux_case_34874_reg_326;
        end if; 
    end process;


    ap_phi_mux_mux_case_44978_phi_fu_308_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_4_load_reg_938, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_44978_reg_305, add_ln1245_7_fu_662_p2)
    begin
        if (((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_44978_phi_fu_308_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        elsif ((((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_44978_phi_fu_308_p16 <= p_ZL7output_4_load_reg_938;
        else 
            ap_phi_mux_mux_case_44978_phi_fu_308_p16 <= ap_phi_reg_pp0_iter1_mux_case_44978_reg_305;
        end if; 
    end process;


    ap_phi_mux_mux_case_55082_phi_fu_287_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_5_load_reg_949, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_55082_reg_284, add_ln1245_7_fu_662_p2)
    begin
        if (((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_55082_phi_fu_287_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        elsif ((((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_55082_phi_fu_287_p16 <= p_ZL7output_5_load_reg_949;
        else 
            ap_phi_mux_mux_case_55082_phi_fu_287_p16 <= ap_phi_reg_pp0_iter1_mux_case_55082_reg_284;
        end if; 
    end process;


    ap_phi_mux_mux_case_65186_phi_fu_266_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_6_load_reg_960, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_65186_reg_263, add_ln1245_7_fu_662_p2)
    begin
        if (((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_65186_phi_fu_266_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        elsif ((((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_65186_phi_fu_266_p16 <= p_ZL7output_6_load_reg_960;
        else 
            ap_phi_mux_mux_case_65186_phi_fu_266_p16 <= ap_phi_reg_pp0_iter1_mux_case_65186_reg_263;
        end if; 
    end process;


    ap_phi_mux_mux_case_75290_phi_fu_245_p16_assign_proc : process(icmp_ln46_reg_890, p_ZL7output_7_load_reg_971, trunc_ln736_reg_987, ap_phi_reg_pp0_iter1_mux_case_75290_reg_242, add_ln1245_7_fu_662_p2)
    begin
        if ((((trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0)) or ((trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0)))) then 
            ap_phi_mux_mux_case_75290_phi_fu_245_p16 <= p_ZL7output_7_load_reg_971;
        elsif (((trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_phi_mux_mux_case_75290_phi_fu_245_p16 <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_phi_mux_mux_case_75290_phi_fu_245_p16 <= ap_phi_reg_pp0_iter1_mux_case_75290_reg_242;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_mux_case_04562_reg_389 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_14666_reg_368 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_24770_reg_347 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_34874_reg_326 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_44978_reg_305 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_55082_reg_284 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_65186_reg_263 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_mux_case_75290_reg_242 <= "XXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvars_iv23_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvars_iv23_fu_134, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvars_iv23_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_indvars_iv23_load <= indvars_iv23_fu_134;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_0_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_0_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_0_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_0_load <= p_ZL7output_0_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_1_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_1_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_1_load <= p_ZL7output_1_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_2_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_2_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_2_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_2_load <= p_ZL7output_2_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_3_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_3_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_3_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_3_load <= p_ZL7output_3_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_4_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_4_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_4_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_4_load <= p_ZL7output_4_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_5_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_5_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_5_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_5_load <= p_ZL7output_5_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_6_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_6_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_6_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_6_load <= p_ZL7output_6_i;
        end if; 
    end process;


    ap_sig_allocacmp_p_ZL7output_7_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_7_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            ap_sig_allocacmp_p_ZL7output_7_load <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            ap_sig_allocacmp_p_ZL7output_7_load <= p_ZL7output_7_i;
        end if; 
    end process;

    icmp_ln46_fu_418_p2 <= "1" when (ap_sig_allocacmp_indvars_iv23_load = ap_const_lv4_8) else "0";
    mux_case_04562_phi_out <= mux_case_04562_phi_fu_102;

    mux_case_04562_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_04562_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_04562_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_14666_phi_out <= mux_case_14666_phi_fu_106;

    mux_case_14666_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_14666_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_14666_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_24770_phi_out <= mux_case_24770_phi_fu_110;

    mux_case_24770_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_24770_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_24770_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_34874_phi_out <= mux_case_34874_phi_fu_114;

    mux_case_34874_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_34874_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_34874_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_44978_phi_out <= mux_case_44978_phi_fu_118;

    mux_case_44978_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_44978_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_44978_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_55082_phi_out <= mux_case_55082_phi_fu_122;

    mux_case_55082_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_55082_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_55082_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_65186_phi_out <= mux_case_65186_phi_fu_126;

    mux_case_65186_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_65186_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_65186_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    mux_case_75290_phi_out <= mux_case_75290_phi_fu_130;

    mux_case_75290_phi_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln46_fu_418_p2, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln46_fu_418_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            mux_case_75290_phi_out_ap_vld <= ap_const_logic_1;
        else 
            mux_case_75290_phi_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_0_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_0_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_0_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_0_o <= p_ZL7output_0_i;
        end if; 
    end process;


    p_ZL7output_0_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_0) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_0_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_1_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_1_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_1_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_1_o <= p_ZL7output_1_i;
        end if; 
    end process;


    p_ZL7output_1_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_1) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_1_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_1_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_2_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_2_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_2_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_2_o <= p_ZL7output_2_i;
        end if; 
    end process;


    p_ZL7output_2_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_2) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_2_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_2_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_3_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_3_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_3_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_3_o <= p_ZL7output_3_i;
        end if; 
    end process;


    p_ZL7output_3_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_3) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_3_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_3_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_4_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_4_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_4_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_4_o <= p_ZL7output_4_i;
        end if; 
    end process;


    p_ZL7output_4_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_4) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_4_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_4_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_5_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_5_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_5_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_5_o <= p_ZL7output_5_i;
        end if; 
    end process;


    p_ZL7output_5_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_5) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_5_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_5_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_6_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_6_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_6_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_6_o <= p_ZL7output_6_i;
        end if; 
    end process;


    p_ZL7output_6_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_6) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_6_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    p_ZL7output_7_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_ZL7output_7_i, icmp_ln46_reg_890, trunc_ln736_reg_987, ap_block_pp0_stage0, add_ln1245_7_fu_662_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_7_o <= add_ln1245_7_fu_662_p2(23 downto 8);
        else 
            p_ZL7output_7_o <= p_ZL7output_7_i;
        end if; 
    end process;


    p_ZL7output_7_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, icmp_ln46_reg_890, trunc_ln736_reg_987)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (trunc_ln736_reg_987 = ap_const_lv3_7) and (icmp_ln46_reg_890 = ap_const_lv1_0))) then 
            p_ZL7output_7_o_ap_vld <= ap_const_logic_1;
        else 
            p_ZL7output_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln737_1_fu_508_p3 <= (tmp_1_fu_498_p4 & ap_const_lv8_0);
    shl_ln737_2_fu_541_p3 <= (tmp_2_reg_982 & ap_const_lv8_0);
    shl_ln737_3_fu_563_p3 <= (tmp_5_fu_553_p4 & ap_const_lv8_0);
    shl_ln737_4_fu_586_p3 <= (tmp_6_fu_576_p4 & ap_const_lv8_0);
    shl_ln737_5_fu_609_p3 <= (tmp_7_reg_991 & ap_const_lv8_0);
    shl_ln737_6_fu_631_p3 <= (tmp_8_fu_621_p4 & ap_const_lv8_0);
    shl_ln737_7_fu_654_p3 <= (tmp_9_fu_644_p4 & ap_const_lv8_0);
    shl_ln_fu_484_p3 <= (tmp_fu_462_p10 & ap_const_lv8_0);
    tmp_1_fu_498_p4 <= add_ln1245_fu_492_p2(23 downto 8);
    tmp_5_fu_553_p4 <= add_ln1245_2_fu_548_p2(23 downto 8);
    tmp_6_fu_576_p4 <= add_ln1245_3_fu_571_p2(23 downto 8);
    tmp_8_fu_621_p4 <= add_ln1245_5_fu_616_p2(23 downto 8);
    tmp_9_fu_644_p4 <= add_ln1245_6_fu_639_p2(23 downto 8);
    trunc_ln736_fu_532_p1 <= ap_sig_allocacmp_indvars_iv23_load(3 - 1 downto 0);
end behav;
