 
****************************************
Report : timing
        -path full
        -delay max
        -slack_lesser_than 1000.00
        -max_paths 10000
Design : fifo1_srama
Version: Q-2019.12-SP3
Date   : Mon Jan 23 17:39:24 2023
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.89 r
  rptr_empty/U39/Y (AND2X1_RVT)                           0.05       0.94 r
  rptr_empty/U40/SO (HADDX1_RVT)                          0.10       1.05 f
  rptr_empty/U9/Y (INVX0_RVT)                             0.04       1.09 r
  rptr_empty/U61/Y (OA22X1_RVT)                           0.07       1.16 r
  rptr_empty/U72/Y (OAI22X1_RVT)                          0.08       1.24 f
  rptr_empty/U73/Y (AO221X1_RVT)                          0.05       1.30 f
  rptr_empty/U74/Y (NOR4X1_RVT)                           0.09       1.39 r
  rptr_empty/rempty_reg/D (SDFFASX1_RVT)                  0.00       1.39 r
  data arrival time                                                  1.39

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rempty_reg/CLK (SDFFASX1_RVT)                0.00       2.00 r
  library setup time                                     -0.13       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.89 r
  rptr_empty/U39/Y (AND2X1_RVT)                           0.05       0.94 r
  rptr_empty/U40/SO (HADDX1_RVT)                          0.10       1.05 f
  rptr_empty/U9/Y (INVX0_RVT)                             0.04       1.09 r
  rptr_empty/U61/Y (OA22X1_RVT)                           0.07       1.16 r
  rptr_empty/U28/Y (INVX0_RVT)                            0.02       1.18 f
  rptr_empty/rptr_reg_9_/D (SDFFARX1_RVT)                 0.00       1.18 f
  data arrival time                                                  1.18

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_9_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.89 r
  rptr_empty/U41/SO (HADDX1_RVT)                          0.11       1.00 f
  rptr_empty/U7/Y (INVX0_RVT)                             0.03       1.03 r
  rptr_empty/U60/Y (AO22X1_RVT)                           0.09       1.13 r
  rptr_empty/U27/Y (INVX0_RVT)                            0.02       1.15 f
  rptr_empty/rptr_reg_8_/D (SDFFARX1_RVT)                 0.00       1.15 f
  data arrival time                                                  1.15

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_8_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U42/Y (OA21X1_RVT)                           0.08       0.92 f
  rptr_empty/U3/Y (INVX0_RVT)                             0.03       0.95 r
  rptr_empty/U59/Y (AO22X1_RVT)                           0.09       1.04 r
  rptr_empty/U26/Y (INVX0_RVT)                            0.02       1.07 f
  rptr_empty/rptr_reg_7_/D (SDFFARX1_RVT)                 0.00       1.07 f
  data arrival time                                                  1.07

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_7_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.89 r
  rptr_empty/U39/Y (AND2X1_RVT)                           0.05       0.94 r
  rptr_empty/U40/SO (HADDX1_RVT)                          0.10       1.05 f
  rptr_empty/rbin_reg_10_/D (SDFFARX1_RVT)                0.00       1.05 f
  data arrival time                                                  1.05

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_10_/CLK (SDFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U20/Y (INVX0_RVT)                            0.04       0.89 r
  rptr_empty/U41/SO (HADDX1_RVT)                          0.11       1.00 f
  rptr_empty/rbin_reg_9_/D (SDFFARX1_RVT)                 0.00       1.00 f
  data arrival time                                                  1.00

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U19/Y (INVX0_RVT)                            0.04       0.80 r
  rptr_empty/U38/Y (NAND2X0_RVT)                          0.04       0.85 f
  rptr_empty/U42/Y (OA21X1_RVT)                           0.08       0.92 f
  rptr_empty/rbin_reg_8_/D (SDFFARX1_RVT)                 0.00       0.92 f
  data arrival time                                                  0.92

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.96


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U43/Y (OA21X1_RVT)                           0.08       0.85 f
  rptr_empty/U51/Y (AO22X1_RVT)                           0.06       0.91 f
  rptr_empty/rptr_reg_6_/D (SDFFARX1_RVT)                 0.00       0.91 f
  data arrival time                                                  0.91

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_6_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U36/Y (AND2X1_RVT)                           0.05       0.73 r
  rptr_empty/U37/Y (NAND2X0_RVT)                          0.04       0.77 f
  rptr_empty/U43/Y (OA21X1_RVT)                           0.08       0.85 f
  rptr_empty/rbin_reg_7_/D (SDFFARX1_RVT)                 0.00       0.85 f
  data arrival time                                                  0.85

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U45/Y (OA21X1_RVT)                           0.08       0.71 f
  rptr_empty/U11/Y (INVX0_RVT)                            0.03       0.74 r
  rptr_empty/U58/Y (OA22X1_RVT)                           0.09       0.83 r
  rptr_empty/U25/Y (INVX0_RVT)                            0.02       0.85 f
  rptr_empty/rptr_reg_5_/D (SDFFARX1_RVT)                 0.00       0.85 f
  data arrival time                                                  0.85

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_5_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U45/Y (OA21X1_RVT)                           0.08       0.71 f
  rptr_empty/U11/Y (INVX0_RVT)                            0.03       0.74 r
  rptr_empty/U52/Y (AOI22X1_RVT)                          0.09       0.83 f
  rptr_empty/rptr_reg_4_/D (SDFFARX1_RVT)                 0.00       0.83 f
  data arrival time                                                  0.83

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_4_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.05


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U8/Y (INVX0_RVT)                             0.04       0.67 r
  rptr_empty/U44/Y (OA22X1_RVT)                           0.08       0.75 r
  rptr_empty/U29/Y (INVX0_RVT)                            0.03       0.78 f
  rptr_empty/rbin_reg_6_/D (SDFFARX1_RVT)                 0.00       0.78 f
  data arrival time                                                  0.78

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U46/Y (OA21X1_RVT)                           0.07       0.62 f
  rptr_empty/U12/Y (INVX0_RVT)                            0.03       0.65 r
  rptr_empty/U57/Y (AO22X1_RVT)                           0.09       0.74 r
  rptr_empty/U24/Y (INVX0_RVT)                            0.02       0.77 f
  rptr_empty/rptr_reg_3_/D (SDFFARX1_RVT)                 0.00       0.77 f
  data arrival time                                                  0.77

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_3_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U18/Y (INVX0_RVT)                            0.04       0.58 r
  rptr_empty/U35/Y (NAND2X0_RVT)                          0.05       0.63 f
  rptr_empty/U45/Y (OA21X1_RVT)                           0.08       0.71 f
  rptr_empty/rbin_reg_5_/D (SDFFARX1_RVT)                 0.00       0.71 f
  data arrival time                                                  0.71

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U47/Y (OA21X1_RVT)                           0.07       0.55 f
  rptr_empty/U6/Y (INVX0_RVT)                             0.03       0.58 r
  rptr_empty/U56/Y (AO22X1_RVT)                           0.09       0.67 r
  rptr_empty/U23/Y (INVX0_RVT)                            0.02       0.69 f
  rptr_empty/rptr_reg_2_/D (SDFFARX1_RVT)                 0.00       0.69 f
  data arrival time                                                  0.69

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_2_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U17/Y (INVX0_RVT)                            0.04       0.51 r
  rptr_empty/U34/Y (NAND2X0_RVT)                          0.04       0.55 f
  rptr_empty/U46/Y (OA21X1_RVT)                           0.07       0.62 f
  rptr_empty/rbin_reg_4_/D (SDFFARX1_RVT)                 0.00       0.62 f
  data arrival time                                                  0.62

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U48/Y (OA21X1_RVT)                           0.07       0.47 f
  rptr_empty/U5/Y (INVX0_RVT)                             0.03       0.50 r
  rptr_empty/U55/Y (AO22X1_RVT)                           0.09       0.59 r
  rptr_empty/U22/Y (INVX0_RVT)                            0.02       0.61 f
  rptr_empty/rptr_reg_1_/D (SDFFARX1_RVT)                 0.00       0.61 f
  data arrival time                                                  0.61

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_1_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U16/Y (INVX0_RVT)                            0.04       0.43 r
  rptr_empty/U33/Y (NAND2X0_RVT)                          0.04       0.47 f
  rptr_empty/U47/Y (OA21X1_RVT)                           0.07       0.55 f
  rptr_empty/rbin_reg_3_/D (SDFFARX1_RVT)                 0.00       0.55 f
  data arrival time                                                  0.55

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U49/Y (OA21X1_RVT)                           0.08       0.39 f
  rptr_empty/U4/Y (INVX0_RVT)                             0.03       0.42 r
  rptr_empty/U54/Y (AO22X1_RVT)                           0.09       0.51 r
  rptr_empty/U21/Y (INVX0_RVT)                            0.02       0.54 f
  rptr_empty/rptr_reg_0_/D (SDFFARX1_RVT)                 0.00       0.54 f
  data arrival time                                                  0.54

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rptr_reg_0_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: rptr_empty/rbin_reg_9_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_9_/Q (SDFFARX1_RVT)                 0.20       0.20 r
  rptr_empty/raddr[9] (rptr_empty_ADDRSIZE10)             0.00       0.20 r
  fifomem/raddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U3/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U37/Y (NAND3X0_RVT)                             0.04       0.29 r
  fifomem/genblk1_3__U/CSB2 (SRAMLP2RW128x8)              0.00       0.29 r
  data arrival time                                                  0.29

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: rptr_empty/rbin_reg_9_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_9_/Q (SDFFARX1_RVT)                 0.20       0.20 r
  rptr_empty/raddr[9] (rptr_empty_ADDRSIZE10)             0.00       0.20 r
  fifomem/raddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U3/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U35/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_1__U/CSB2 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: rptr_empty/rbin_reg_9_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_9_/Q (SDFFARX1_RVT)                 0.20       0.20 r
  rptr_empty/raddr[9] (rptr_empty_ADDRSIZE10)             0.00       0.20 r
  fifomem/raddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U3/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U36/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_2__U/CSB2 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: rptr_empty/rbin_reg_8_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_8_/Q (SDFFARX1_RVT)                 0.19       0.19 r
  rptr_empty/raddr[8] (rptr_empty_ADDRSIZE10)             0.00       0.19 r
  fifomem/raddr[8] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.19 r
  fifomem/U4/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U39/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_5__U/CSB2 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: rptr_empty/rbin_reg_9_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_9_/Q (SDFFARX1_RVT)                 0.20       0.20 r
  rptr_empty/raddr[9] (rptr_empty_ADDRSIZE10)             0.00       0.20 r
  fifomem/raddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U3/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U48/Y (NAND3X0_RVT)                             0.03       0.28 r
  fifomem/genblk1_0__U/CSB2 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: rptr_empty/rbin_reg_8_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_8_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_8_/Q (SDFFARX1_RVT)                 0.19       0.19 r
  rptr_empty/raddr[8] (rptr_empty_ADDRSIZE10)             0.00       0.19 r
  fifomem/raddr[8] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.19 r
  fifomem/U4/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U38/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_4__U/CSB2 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: rptr_empty/rbin_reg_7_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_7_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_7_/Q (SDFFARX1_RVT)                 0.19       0.19 r
  rptr_empty/raddr[7] (rptr_empty_ADDRSIZE10)             0.00       0.19 r
  fifomem/raddr[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.19 r
  fifomem/U5/Y (INVX0_RVT)                                0.04       0.23 f
  fifomem/U40/Y (NAND3X0_RVT)                             0.04       0.27 r
  fifomem/genblk1_6__U/CSB2 (SRAMLP2RW128x8)              0.00       0.27 r
  data arrival time                                                  0.27

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U15/Y (INVX0_RVT)                            0.04       0.35 r
  rptr_empty/U32/Y (NAND2X0_RVT)                          0.04       0.39 f
  rptr_empty/U48/Y (OA21X1_RVT)                           0.07       0.47 f
  rptr_empty/rbin_reg_2_/D (SDFFARX1_RVT)                 0.00       0.47 f
  data arrival time                                                  0.47

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: rptr_empty/rbin_reg_9_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_9_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_9_/Q (SDFFARX1_RVT)                 0.19       0.19 f
  rptr_empty/raddr[9] (rptr_empty_ADDRSIZE10)             0.00       0.19 f
  fifomem/raddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.19 f
  fifomem/U47/Y (NAND3X0_RVT)                             0.04       0.23 r
  fifomem/genblk1_7__U/CSB2 (SRAMLP2RW128x8)              0.00       0.23 r
  data arrival time                                                  0.23

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U14/Y (INVX0_RVT)                            0.04       0.27 r
  rptr_empty/U31/Y (NAND2X0_RVT)                          0.04       0.32 f
  rptr_empty/U49/Y (OA21X1_RVT)                           0.08       0.39 f
  rptr_empty/rbin_reg_1_/D (SDFFARX1_RVT)                 0.00       0.39 f
  data arrival time                                                  0.39

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rbin_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  rptr_empty_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/U30/Y (NAND3X0_RVT)                          0.06       0.23 f
  rptr_empty/U50/Y (OA221X1_RVT)                          0.09       0.32 f
  rptr_empty/rbin_reg_0_/D (SDFFARX1_RVT)                 0.00       0.32 f
  data arrival time                                                  0.32

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.13       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: sync_w2r/rq1_wptr_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_0_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_0_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_0_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_0_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_0_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_1_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_1_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_1_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_1_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_1_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_2_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_2_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_2_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_2_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_2_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_3_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_3_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_3_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_3_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_3_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_4_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_4_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_4_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_4_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_4_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_5_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_5_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_5_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_5_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_5_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_6_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_6_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_6_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_6_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_6_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_7_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_7_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_7_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_7_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_7_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_7_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_8_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_8_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_8_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_8_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_8_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_8_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_9_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_9_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_9_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_w2r/rq1_wptr_reg_9_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_w2r/rq2_wptr_reg_9_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_9_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_w2r/rq1_wptr_reg_10_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: sync_w2r/rq2_wptr_reg_10_
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_w2r           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_w2r/rq1_wptr_reg_10_/CLK (SDFFARX1_RVT)            0.00       0.00 r
  sync_w2r/rq1_wptr_reg_10_/Q (SDFFARX1_RVT)              0.17       0.17 r
  sync_w2r/rq2_wptr_reg_10_/D (DFFARX1_RVT)               0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_w2r/rq2_wptr_reg_10_/CLK (DFFARX1_RVT)             0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_0_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_0_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_0_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[0] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A2[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_1_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_1_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_1_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[1] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A2[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_2_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_2_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_2_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[2] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A2[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_3_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_3_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_3_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[3] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A2[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_4_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_4_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_4_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[4] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A2[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_6_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_6_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_6_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[6] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A2[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_RVT)               0.00       0.00 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_RVT)                 0.17       0.17 r
  rptr_empty/raddr[5] (rptr_empty_ADDRSIZE10)             0.00       0.17 r
  fifomem/raddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A2[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock rclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE2 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.90 r
  wptr_full/U36/Y (AND2X1_RVT)                            0.05       0.96 r
  wptr_full/U37/SO (HADDX1_RVT)                           0.11       1.07 f
  wptr_full/U48/Y (AO22X1_RVT)                            0.07       1.14 f
  wptr_full/U71/Y (OAI22X1_RVT)                           0.10       1.23 r
  wptr_full/U72/Y (AO221X1_RVT)                           0.07       1.30 r
  wptr_full/U73/Y (NOR4X1_RVT)                            0.09       1.39 f
  wptr_full/wfull_reg/D (SDFFARX1_RVT)                    0.00       1.39 f
  data arrival time                                                  1.39

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wfull_reg/CLK (SDFFARX1_RVT)                  0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.90 r
  wptr_full/U38/SO (HADDX1_RVT)                           0.11       1.01 f
  wptr_full/U11/Y (INVX0_RVT)                             0.03       1.05 r
  wptr_full/U60/Y (AO22X1_RVT)                            0.09       1.14 r
  wptr_full/U26/Y (INVX0_RVT)                             0.02       1.16 f
  wptr_full/wptr_reg_8_/D (SDFFARX1_RVT)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_8_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.90 r
  wptr_full/U36/Y (AND2X1_RVT)                            0.05       0.96 r
  wptr_full/U37/SO (HADDX1_RVT)                           0.11       1.07 f
  wptr_full/U48/Y (AO22X1_RVT)                            0.07       1.14 f
  wptr_full/wptr_reg_9_/D (SDFFARX1_RVT)                  0.00       1.14 f
  data arrival time                                                  1.14

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_9_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U39/Y (OA21X1_RVT)                            0.08       0.93 f
  wptr_full/U8/Y (INVX0_RVT)                              0.03       0.97 r
  wptr_full/U59/Y (AO22X1_RVT)                            0.09       1.06 r
  wptr_full/U25/Y (INVX0_RVT)                             0.02       1.08 f
  wptr_full/wptr_reg_7_/D (SDFFARX1_RVT)                  0.00       1.08 f
  data arrival time                                                  1.08

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_7_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.90 r
  wptr_full/U36/Y (AND2X1_RVT)                            0.05       0.96 r
  wptr_full/U37/SO (HADDX1_RVT)                           0.11       1.07 f
  wptr_full/wbin_reg_10_/D (SDFFARX1_RVT)                 0.00       1.07 f
  data arrival time                                                  1.07

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_10_/CLK (SDFFARX1_RVT)               0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U20/Y (INVX0_RVT)                             0.04       0.90 r
  wptr_full/U38/SO (HADDX1_RVT)                           0.11       1.01 f
  wptr_full/wbin_reg_9_/D (SDFFARX1_RVT)                  0.00       1.01 f
  data arrival time                                                  1.01

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -1.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U40/Y (OA21X1_RVT)                            0.08       0.86 f
  wptr_full/U10/Y (INVX0_RVT)                             0.03       0.89 r
  wptr_full/U49/Y (AOI22X1_RVT)                           0.09       0.98 f
  wptr_full/wptr_reg_6_/D (SDFFARX1_RVT)                  0.00       0.98 f
  data arrival time                                                  0.98

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_6_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_0__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_1__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_2__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_3__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_4__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_5__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_6__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_0_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_0_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_0_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[0] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_1_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_1_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_1_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[1] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_2_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_2_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_2_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[2] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_3_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_3_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_3_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[3] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_4_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_4_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_4_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[4] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_5_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_5_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_5_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[5] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_6_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_6_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_6_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[6] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wdata_reg_7_
              (rising edge-triggered flip-flop clocked by wclk2x)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk2x (rise edge)                                1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  wdata_reg_7_/CLK (SDFFARX1_RVT)                         0.00       1.00 r
  wdata_reg_7_/Q (SDFFARX1_RVT)                           0.16       1.16 r
  fifomem/wdata[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       1.16 r
  fifomem/genblk1_7__U/I1[7] (SRAMLP2RW128x8)             0.00       1.16 r
  data arrival time                                                  1.16

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U19/Y (INVX0_RVT)                             0.04       0.82 r
  wptr_full/U35/Y (NAND2X0_RVT)                           0.04       0.86 f
  wptr_full/U39/Y (OA21X1_RVT)                            0.08       0.93 f
  wptr_full/wbin_reg_8_/D (SDFFARX1_RVT)                  0.00       0.93 f
  data arrival time                                                  0.93

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U41/Y (OA21X1_RVT)                            0.07       0.78 f
  wptr_full/U9/Y (INVX0_RVT)                              0.03       0.81 r
  wptr_full/U58/Y (OA22X1_RVT)                            0.07       0.88 r
  wptr_full/U24/Y (INVX0_RVT)                             0.02       0.90 f
  wptr_full/wptr_reg_5_/D (SDFFARX1_RVT)                  0.00       0.90 f
  data arrival time                                                  0.90

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_5_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U18/Y (INVX0_RVT)                             0.04       0.74 r
  wptr_full/U34/Y (NAND2X0_RVT)                           0.04       0.78 f
  wptr_full/U40/Y (OA21X1_RVT)                            0.08       0.86 f
  wptr_full/wbin_reg_7_/D (SDFFARX1_RVT)                  0.00       0.86 f
  data arrival time                                                  0.86

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        1.02


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U42/Y (OA21X1_RVT)                            0.07       0.70 f
  wptr_full/U7/Y (INVX0_RVT)                              0.03       0.73 r
  wptr_full/U57/Y (AO22X1_RVT)                            0.09       0.82 r
  wptr_full/U23/Y (INVX0_RVT)                             0.02       0.84 f
  wptr_full/wptr_reg_4_/D (SDFFARX1_RVT)                  0.00       0.84 f
  data arrival time                                                  0.84

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_4_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U17/Y (INVX0_RVT)                             0.04       0.66 r
  wptr_full/U33/Y (NAND2X0_RVT)                           0.04       0.70 f
  wptr_full/U41/Y (OA21X1_RVT)                            0.07       0.78 f
  wptr_full/wbin_reg_6_/D (SDFFARX1_RVT)                  0.00       0.78 f
  data arrival time                                                  0.78

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U43/Y (OA21X1_RVT)                            0.07       0.62 f
  wptr_full/U6/Y (INVX0_RVT)                              0.03       0.65 r
  wptr_full/U56/Y (AO22X1_RVT)                            0.09       0.74 r
  wptr_full/U22/Y (INVX0_RVT)                             0.02       0.77 f
  wptr_full/wptr_reg_3_/D (SDFFARX1_RVT)                  0.00       0.77 f
  data arrival time                                                  0.77

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_3_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U16/Y (INVX0_RVT)                             0.04       0.58 r
  wptr_full/U32/Y (NAND2X0_RVT)                           0.04       0.63 f
  wptr_full/U42/Y (OA21X1_RVT)                            0.07       0.70 f
  wptr_full/wbin_reg_5_/D (SDFFARX1_RVT)                  0.00       0.70 f
  data arrival time                                                  0.70

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U44/Y (OA21X1_RVT)                            0.07       0.55 f
  wptr_full/U5/Y (INVX0_RVT)                              0.03       0.58 r
  wptr_full/U55/Y (AO22X1_RVT)                            0.09       0.67 r
  wptr_full/U21/Y (INVX0_RVT)                             0.02       0.69 f
  wptr_full/wptr_reg_2_/D (SDFFARX1_RVT)                  0.00       0.69 f
  data arrival time                                                  0.69

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_2_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U15/Y (INVX0_RVT)                             0.04       0.51 r
  wptr_full/U31/Y (NAND2X0_RVT)                           0.04       0.55 f
  wptr_full/U43/Y (OA21X1_RVT)                            0.07       0.62 f
  wptr_full/wbin_reg_4_/D (SDFFARX1_RVT)                  0.00       0.62 f
  data arrival time                                                  0.62

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U45/Y (OA21X1_RVT)                            0.07       0.47 f
  wptr_full/U4/Y (INVX0_RVT)                              0.03       0.50 r
  wptr_full/U53/Y (AO22X1_RVT)                            0.09       0.59 r
  wptr_full/U54/Y (INVX0_RVT)                             0.02       0.61 f
  wptr_full/wptr_reg_1_/D (SDFFARX1_RVT)                  0.00       0.61 f
  data arrival time                                                  0.61

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_1_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U14/Y (INVX0_RVT)                             0.04       0.43 r
  wptr_full/U30/Y (NAND2X0_RVT)                           0.04       0.47 f
  wptr_full/U44/Y (OA21X1_RVT)                            0.07       0.55 f
  wptr_full/wbin_reg_3_/D (SDFFARX1_RVT)                  0.00       0.55 f
  data arrival time                                                  0.55

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U46/Y (OA21X1_RVT)                            0.08       0.39 f
  wptr_full/U3/Y (INVX0_RVT)                              0.03       0.42 r
  wptr_full/U51/Y (AO22X1_RVT)                            0.09       0.51 r
  wptr_full/U52/Y (INVX0_RVT)                             0.02       0.53 f
  wptr_full/wptr_reg_0_/D (SDFFARX1_RVT)                  0.00       0.53 f
  data arrival time                                                  0.53

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wptr_reg_0_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: wptr_full/wbin_reg_9_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_9_/Q (SDFFARX1_RVT)                  0.20       0.20 r
  wptr_full/waddr[9] (wptr_full_ADDRSIZE10)               0.00       0.20 r
  fifomem/waddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U6/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U43/Y (NAND3X0_RVT)                             0.04       0.29 r
  fifomem/genblk1_3__U/CSB1 (SRAMLP2RW128x8)              0.00       0.29 r
  data arrival time                                                  0.29

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: wptr_full/wbin_reg_9_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_9_/Q (SDFFARX1_RVT)                  0.20       0.20 r
  wptr_full/waddr[9] (wptr_full_ADDRSIZE10)               0.00       0.20 r
  fifomem/waddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U6/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U41/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_1__U/CSB1 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: wptr_full/wbin_reg_9_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_9_/Q (SDFFARX1_RVT)                  0.20       0.20 r
  wptr_full/waddr[9] (wptr_full_ADDRSIZE10)               0.00       0.20 r
  fifomem/waddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U6/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U42/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_2__U/CSB1 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.39


  Startpoint: wptr_full/wbin_reg_8_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_8_/Q (SDFFARX1_RVT)                  0.19       0.19 r
  wptr_full/waddr[8] (wptr_full_ADDRSIZE10)               0.00       0.19 r
  fifomem/waddr[8] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.19 r
  fifomem/U7/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U45/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_5__U/CSB1 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: wptr_full/wbin_reg_9_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_9_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_9_/Q (SDFFARX1_RVT)                  0.20       0.20 r
  wptr_full/waddr[9] (wptr_full_ADDRSIZE10)               0.00       0.20 r
  fifomem/waddr[9] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.20 r
  fifomem/U6/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U50/Y (NAND3X0_RVT)                             0.03       0.28 r
  fifomem/genblk1_0__U/CSB1 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.32       1.68
  data required time                                                 1.68
  --------------------------------------------------------------------------
  data required time                                                 1.68
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: wptr_full/wbin_reg_7_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_7_/Q (SDFFARX1_RVT)                  0.19       0.19 r
  wptr_full/waddr[7] (wptr_full_ADDRSIZE10)               0.00       0.19 r
  fifomem/waddr[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.19 r
  fifomem/U8/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U46/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_6__U/CSB1 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: wptr_full/wbin_reg_8_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_8_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_8_/Q (SDFFARX1_RVT)                  0.19       0.19 r
  wptr_full/waddr[8] (wptr_full_ADDRSIZE10)               0.00       0.19 r
  fifomem/waddr[8] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.19 r
  fifomem/U7/Y (INVX0_RVT)                                0.05       0.24 f
  fifomem/U44/Y (NAND3X0_RVT)                             0.04       0.28 r
  fifomem/genblk1_4__U/CSB1 (SRAMLP2RW128x8)              0.00       0.28 r
  data arrival time                                                  0.28

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.40


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U13/Y (INVX0_RVT)                             0.04       0.35 r
  wptr_full/U29/Y (NAND2X0_RVT)                           0.04       0.39 f
  wptr_full/U45/Y (OA21X1_RVT)                            0.07       0.47 f
  wptr_full/wbin_reg_2_/D (SDFFARX1_RVT)                  0.00       0.47 f
  data arrival time                                                  0.47

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: wptr_full/wbin_reg_7_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  fifomem_DATASIZE8_ADDRSIZE10
                     280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_7_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_7_/Q (SDFFARX1_RVT)                  0.18       0.18 f
  wptr_full/waddr[7] (wptr_full_ADDRSIZE10)               0.00       0.18 f
  fifomem/waddr[7] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.18 f
  fifomem/U49/Y (NAND3X0_RVT)                             0.04       0.23 r
  fifomem/genblk1_7__U/CSB1 (SRAMLP2RW128x8)              0.00       0.23 r
  data arrival time                                                  0.23

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                     -0.33       1.67
  data required time                                                 1.67
  --------------------------------------------------------------------------
  data required time                                                 1.67
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.45


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U12/Y (INVX0_RVT)                             0.04       0.27 r
  wptr_full/U28/Y (NAND2X0_RVT)                           0.04       0.32 f
  wptr_full/U46/Y (OA21X1_RVT)                            0.08       0.39 f
  wptr_full/wbin_reg_1_/D (SDFFARX1_RVT)                  0.00       0.39 f
  data arrival time                                                  0.39

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.12       1.88
  data required time                                                 1.88
  --------------------------------------------------------------------------
  data required time                                                 1.88
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        1.49


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: wptr_full/wbin_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/U27/Y (NAND3X0_RVT)                           0.06       0.23 f
  wptr_full/U47/Y (OA221X1_RVT)                           0.09       0.32 f
  wptr_full/wbin_reg_0_/D (SDFFARX1_RVT)                  0.00       0.32 f
  data arrival time                                                  0.32

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       2.00 r
  library setup time                                     -0.13       1.87
  data required time                                                 1.87
  --------------------------------------------------------------------------
  data required time                                                 1.87
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.55


  Startpoint: sync_r2w/wq1_rptr_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_0_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_0_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_0_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_0_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_0_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_1_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_1_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_1_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_1_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_1_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_2_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_2_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_2_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_2_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_2_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_3_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_3_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_3_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_3_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_3_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_4_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_4_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_4_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_4_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_4_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_5_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_5_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_5_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_5_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_5_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_6_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_6_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_6_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_6_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_6_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_7_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_7_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_7_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_7_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_7_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_7_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_8_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_8_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_8_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_8_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_8_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_8_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_9_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_9_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_9_/CLK (SDFFARX1_RVT)             0.00       0.00 r
  sync_r2w/wq1_rptr_reg_9_/Q (SDFFARX1_RVT)               0.17       0.17 r
  sync_r2w/wq2_rptr_reg_9_/D (DFFARX1_RVT)                0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_9_/CLK (DFFARX1_RVT)              0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: sync_r2w/wq1_rptr_reg_10_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: sync_r2w/wq2_rptr_reg_10_
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c
  sync_r2w           ForQA                 saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sync_r2w/wq1_rptr_reg_10_/CLK (SDFFARX1_RVT)            0.00       0.00 r
  sync_r2w/wq1_rptr_reg_10_/Q (SDFFARX1_RVT)              0.17       0.17 r
  sync_r2w/wq2_rptr_reg_10_/D (DFFARX1_RVT)               0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  sync_r2w/wq2_rptr_reg_10_/CLK (DFFARX1_RVT)             0.00       2.00 r
  library setup time                                     -0.06       1.94
  data required time                                                 1.94
  --------------------------------------------------------------------------
  data required time                                                 1.94
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_0_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_0_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_0_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[0] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[0] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A1[0] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_1_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_1_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_1_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[1] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[1] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A1[1] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_2_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_2_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_2_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[2] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[2] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A1[2] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_3_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_3_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_3_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[3] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[3] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A1[3] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_4_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_4_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_4_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[4] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A1[4] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_5_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_5_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_5_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[5] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[5] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A1[5] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.89


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_0__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_0__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_0__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_1__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_1__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_1__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_2__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_2__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_2__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_3__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_3__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_3__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_4__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_4__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_4__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_5__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_5__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_5__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_6__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_6__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_6__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: wptr_full/wbin_reg_6_
              (rising edge-triggered flip-flop clocked by wclk)
  Endpoint: fifomem/genblk1_7__U
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: wclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_srama        280000                saed32rvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  wptr_full/wbin_reg_6_/CLK (SDFFARX1_RVT)                0.00       0.00 r
  wptr_full/wbin_reg_6_/Q (SDFFARX1_RVT)                  0.17       0.17 r
  wptr_full/waddr[6] (wptr_full_ADDRSIZE10)               0.00       0.17 r
  fifomem/waddr[6] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.17 r
  fifomem/genblk1_7__U/A1[6] (SRAMLP2RW128x8)             0.00       0.17 r
  data arrival time                                                  0.17

  clock wclk (rise edge)                                  2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  fifomem/genblk1_7__U/CE1 (SRAMLP2RW128x8)               0.00       2.00 r
  library setup time                                      0.07       2.07
  data required time                                                 2.07
  --------------------------------------------------------------------------
  data required time                                                 2.07
  data arrival time                                                 -0.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


1
