Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Mult4bLogic/Mult4bLogic_tb_isim_beh.exe -prj C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Mult4bLogic/Mult4bLogic_tb_beh.prj work.Mult4bLogic_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Mult4bLogic/Adder1b.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Mult4bLogic/Adder4bLogic.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Mult4bLogic/Mult4bLogic.vhd" into library work
Parsing VHDL file "C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Mult4bLogic/Mult4bLogic_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Adder1b [adder1b_default]
Compiling architecture behavioral of entity Adder4bLogic [adder4blogic_default]
Compiling architecture behavioral of entity Mult4bLogic [mult4blogic_default]
Compiling architecture behavior of entity mult4blogic_tb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Users/David/Documents/LabsFPGADigital/LabFPGA3/Mult4bLogic/Mult4bLogic_tb_isim_beh.exe
Fuse Memory Usage: 31880 KB
Fuse CPU Usage: 484 ms
