Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue May 31 19:13:27 2022
| Host         : ashwin--Y540-U running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           31 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             288 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------------------------------+-----------------------+------------------+----------------+--------------+
|       Clock Signal      |                     Enable Signal                    |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------------------------------+-----------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | inst/controller/interrupt_i_1_n_0                    | inst/busManager/SR[0] |                1 |              1 |         1.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/axi_awready0                         | inst/busManager/SR[0] |                1 |              3 |         3.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/axi_arready0                         | inst/busManager/SR[0] |                1 |              3 |         3.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/controller/controlRegister[26]_i_1_n_0          | inst/busManager/SR[0] |                1 |              5 |         5.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg1[15]_i_1_n_0                 | inst/busManager/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/controller/busIntf\\.controlRegisterWriteEnable | inst/busManager/SR[0] |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/p_0_in__0[31]                        | inst/busManager/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/p_0_in__0[23]                        | inst/busManager/SR[0] |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/p_0_in__0[15]                        | inst/busManager/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/p_0_in__0[7]                         | inst/busManager/SR[0] |                4 |              8 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg6[7]_i_1_n_0                  | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg6[23]_i_1_n_0                 | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg6[15]_i_1_n_0                 | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg2[7]_i_1_n_0                  | inst/busManager/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg2[31]_i_1_n_0                 | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg2[23]_i_1_n_0                 | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg2[15]_i_1_n_0                 | inst/busManager/SR[0] |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg1[7]_i_1_n_0                  | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg1[31]_i_1_n_0                 | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg1[23]_i_1_n_0                 | inst/busManager/SR[0] |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/controller/controlRegister[13]_i_1_n_0          | inst/busManager/SR[0] |                3 |             12 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | inst/busManager/slv_reg_rden__0                      | inst/busManager/SR[0] |               17 |             32 |         1.88 |
|  s00_axi_aclk_IBUF_BUFG | inst/controller/controlRegister[31]_i_1_n_0          | inst/busManager/SR[0] |               11 |             40 |         3.64 |
|  s00_axi_aclk_IBUF_BUFG | inst/controller/yValue[31]_i_1_n_0                   | inst/busManager/SR[0] |               24 |             64 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG |                                                      | inst/busManager/SR[0] |               31 |            108 |         3.48 |
+-------------------------+------------------------------------------------------+-----------------------+------------------+----------------+--------------+


