{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666124743692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666124743693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 17:25:43 2022 " "Processing started: Tue Oct 18 17:25:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666124743693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124743693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124743693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666124744359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666124744359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicLed-logic " "Found design unit 1: LogicLed-logic" {  } { { "LogicLed.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicLed.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755693 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicLed " "Found entity 1: LogicLed" {  } { { "LogicLed.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicLed.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755700 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755702 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-arquitetura " "Found design unit 1: Processador-arquitetura" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755705 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755707 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755710 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755712 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755715 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/logicaDesvio.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755718 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/logicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/flipflop.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755720 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755723 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755723 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755725 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-comportamento " "Found design unit 1: TopLevel-comportamento" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755728 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-decoder " "Found design unit 1: decoder3x8-decoder" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755731 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicsevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicsevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicSevenSeg-logic " "Found design unit 1: LogicSevenSeg-logic" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755733 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicSevenSeg " "Found entity 1: LogicSevenSeg" {  } { { "LogicSevenSeg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755736 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755739 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logickeyswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logickeyswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicKeySwitch-logic " "Found design unit 1: LogicKeySwitch-logic" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755742 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicKeySwitch " "Found entity 1: LogicKeySwitch" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666124755742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755742 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666124755836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "TopLevel.vhd" "\\gravar:detectorSub0" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador Processador:CPU " "Elaborating entity \"Processador\" for hierarchy \"Processador:CPU\"" {  } { { "TopLevel.vhd" "CPU" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador:CPU\|muxGenerico2x1:MUX_item " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador:CPU\|muxGenerico2x1:MUX_item\"" {  } { { "Processador.vhd" "MUX_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio Processador:CPU\|logicaDesvio:LogicaDesvio_item " "Elaborating entity \"logicaDesvio\" for hierarchy \"Processador:CPU\|logicaDesvio:LogicaDesvio_item\"" {  } { { "Processador.vhd" "LogicaDesvio_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 Processador:CPU\|muxGenerico4x1:MUX_JMP " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"Processador:CPU\|muxGenerico4x1:MUX_JMP\"" {  } { { "Processador.vhd" "MUX_JMP" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru Processador:CPU\|decoderInstru:DECODER_item " "Elaborating entity \"decoderInstru\" for hierarchy \"Processador:CPU\|decoderInstru:DECODER_item\"" {  } { { "Processador.vhd" "DECODER_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:REGA_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:REGA_item\"" {  } { { "Processador.vhd" "REGA_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador:CPU\|registradorGenerico:PC_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador:CPU\|registradorGenerico:PC_item\"" {  } { { "Processador.vhd" "PC_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador:CPU\|somaConstante:incrementaPC_item " "Elaborating entity \"somaConstante\" for hierarchy \"Processador:CPU\|somaConstante:incrementaPC_item\"" {  } { { "Processador.vhd" "incrementaPC_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub Processador:CPU\|ULASomaSub:ULA_item " "Elaborating entity \"ULASomaSub\" for hierarchy \"Processador:CPU\|ULASomaSub:ULA_item\"" {  } { { "Processador.vhd" "ULA_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755864 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[0\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[1\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[2\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[3\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[4\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[5\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[6\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] ULASomaSub.vhd(26) " "Inferred latch for \"saida\[7\]\" at ULASomaSub.vhd(26)" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124755866 "|TopLevel|Processador:CPU|ULASomaSub:ULA_item"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop Processador:CPU\|flipflop:FLAG_zero_item " "Elaborating entity \"flipflop\" for hierarchy \"Processador:CPU\|flipflop:FLAG_zero_item\"" {  } { { "Processador.vhd" "FLAG_zero_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/Processador.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "TopLevel.vhd" "ROM" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DecoderBloco_item " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DecoderBloco_item\"" {  } { { "TopLevel.vhd" "DecoderBloco_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicLed LogicLed:LogicLed_item " "Elaborating entity \"LogicLed\" for hierarchy \"LogicLed:LogicLed_item\"" {  } { { "TopLevel.vhd" "LogicLed_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicSevenSeg LogicSevenSeg:LogicSevenSeg_item " "Elaborating entity \"LogicSevenSeg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\"" {  } { { "TopLevel.vhd" "LogicSevenSeg_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item " "Elaborating entity \"registradorGenerico\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|registradorGenerico:HEX0_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"LogicSevenSeg:LogicSevenSeg_item\|conversorHex7Seg:HEX0Conversor_item\"" {  } { { "LogicSevenSeg.vhd" "HEX0Conversor_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicSevenSeg.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicKeySwitch LogicKeySwitch:LogicKeySwitch_item " "Elaborating entity \"LogicKeySwitch\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\"" {  } { { "TopLevel.vhd" "LogicKeySwitch_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755894 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Key1_signal LogicKeySwitch.vhd(28) " "Verilog HDL or VHDL warning at LogicKeySwitch.vhd(28): object \"Key1_signal\" assigned a value but never read" {  } { { "LogicKeySwitch.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666124755895 "|TopLevel|LogicKeySwitch:LogicKeySwitch_item"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"LogicKeySwitch:LogicKeySwitch_item\|buffer_3_state_8portas:Fpga_Reset_item\"" {  } { { "LogicKeySwitch.vhd" "Fpga_Reset_item" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/LogicKeySwitch.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124755897 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1666124756390 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM\|memROM " "RAM logic \"memoriaROM:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/memoriaROM.vhd" 53 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1666124756390 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1666124756390 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[7\]\" " "Converted tri-state node \"Data_out_MEM\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[6\]\" " "Converted tri-state node \"Data_out_MEM\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[5\]\" " "Converted tri-state node \"Data_out_MEM\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[4\]\" " "Converted tri-state node \"Data_out_MEM\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[3\]\" " "Converted tri-state node \"Data_out_MEM\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[2\]\" " "Converted tri-state node \"Data_out_MEM\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[1\]\" " "Converted tri-state node \"Data_out_MEM\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Data_out_MEM\[0\]\" " "Converted tri-state node \"Data_out_MEM\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1666124756400 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1666124756400 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[0\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[0\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[1\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[1\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[2\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[2\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[3\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[3\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[4\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[4\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[5\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[5\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[6\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[6\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Processador:CPU\|ULASomaSub:ULA_item\|saida\[7\] " "LATCH primitive \"Processador:CPU\|ULASomaSub:ULA_item\|saida\[7\]\" is permanently enabled" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/ULASomaSub.vhd" 26 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1666124756475 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "control\[2\] GND " "Pin \"control\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|control[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[3\] GND " "Pin \"control\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|control[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[4\] GND " "Pin \"control\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "control\[7\] GND " "Pin \"control\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|control[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[0\] GND " "Pin \"LedR\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[1\] GND " "Pin \"LedR\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[2\] GND " "Pin \"LedR\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[3\] GND " "Pin \"LedR\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[4\] GND " "Pin \"LedR\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[5\] GND " "Pin \"LedR\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[6\] GND " "Pin \"LedR\[6\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[7\] GND " "Pin \"LedR\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[8\] GND " "Pin \"LedR\[8\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LedR\[9\] GND " "Pin \"LedR\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|LedR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] GND " "Pin \"Hex4\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] GND " "Pin \"Hex4\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] GND " "Pin \"Hex4\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] GND " "Pin \"Hex4\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] GND " "Pin \"Hex4\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] GND " "Pin \"Hex4\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] VCC " "Pin \"Hex4\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] GND " "Pin \"Hex5\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] GND " "Pin \"Hex5\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] GND " "Pin \"Hex5\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] GND " "Pin \"Hex5\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] GND " "Pin \"Hex5\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] GND " "Pin \"Hex5\[5\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[2\] GND " "Pin \"RAM_simu\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|RAM_simu[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[3\] GND " "Pin \"RAM_simu\[3\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|RAM_simu[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[4\] GND " "Pin \"RAM_simu\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|RAM_simu[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_simu\[7\] GND " "Pin \"RAM_simu\[7\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666124756944 "|TopLevel|RAM_simu[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666124756944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666124757107 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "897 " "897 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666124757473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666124757822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666124757822 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Fpga_reset_N " "No output dependent on input pin \"Fpga_reset_N\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Fpga_reset_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[9\] " "No output dependent on input pin \"Sw\[9\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[8\] " "No output dependent on input pin \"Sw\[8\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[0\] " "No output dependent on input pin \"Sw\[0\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[1\] " "No output dependent on input pin \"Sw\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[2\] " "No output dependent on input pin \"Sw\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[3\] " "No output dependent on input pin \"Sw\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[4\] " "No output dependent on input pin \"Sw\[4\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[5\] " "No output dependent on input pin \"Sw\[5\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[6\] " "No output dependent on input pin \"Sw\[6\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw\[7\] " "No output dependent on input pin \"Sw\[7\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/TopLevel.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666124757983 "|TopLevel|Sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666124757983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666124757986 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666124757986 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666124757986 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666124757986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666124758011 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 17:25:58 2022 " "Processing ended: Tue Oct 18 17:25:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666124758011 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666124758011 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666124758011 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666124758011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1666124759806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666124759807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 17:25:59 2022 " "Processing started: Tue Oct 18 17:25:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666124759807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666124759807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666124759807 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1666124760248 ""}
{ "Info" "0" "" "Project  = TopLevel" {  } {  } 0 0 "Project  = TopLevel" 0 0 "Fitter" 0 0 1666124760250 ""}
{ "Info" "0" "" "Revision = TopLevel" {  } {  } 0 0 "Revision = TopLevel" 0 0 "Fitter" 0 0 1666124760251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1666124760421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666124760421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666124760436 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666124760497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666124760497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666124760844 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666124761027 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666124761334 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 107 " "No exact pin location assignment(s) for 39 pins of 107 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666124761586 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1666124766774 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666124767049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666124767089 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666124767091 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666124767092 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666124767092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666124767094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666124767095 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666124768068 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666124768071 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666124768075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1666124768075 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666124768076 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666124768113 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1666124768114 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666124768114 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666124768208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1666124771821 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1666124772305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666124774027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1666124777402 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1666124780138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666124780138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1666124781880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X43_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X43_Y10"} { { 12 { 0 ""} 33 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1666124785345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1666124785345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1666124787677 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1666124787677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666124787681 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1666124790606 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666124790631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666124791398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1666124791398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1666124792129 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666124797474 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/output_files/TopLevel.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/Insper/6_semestre/descomp/Aula8/DesignComputadores/Aula8e/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666124797868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6251 " "Peak virtual memory: 6251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666124798530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 17:26:38 2022 " "Processing ended: Tue Oct 18 17:26:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666124798530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666124798530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666124798530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666124798530 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1666124800070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666124800071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 17:26:39 2022 " "Processing started: Tue Oct 18 17:26:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666124800071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1666124800071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1666124800071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1666124801184 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1666124804799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666124805155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 17:26:45 2022 " "Processing ended: Tue Oct 18 17:26:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666124805155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666124805155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666124805155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1666124805155 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1666124805948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1666124806812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666124806813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 17:26:46 2022 " "Processing started: Tue Oct 18 17:26:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666124806813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1666124806813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c TopLevel " "Command: quartus_sta TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1666124806813 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1666124806999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1666124807854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1666124807855 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124807911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124807911 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TopLevel.sdc " "Synopsys Design Constraints File file not found: 'TopLevel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1666124808404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124808405 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666124808405 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1666124808405 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666124808405 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1666124808416 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666124808435 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1666124808439 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666124808458 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666124808490 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666124808490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.449 " "Worst-case setup slack is -5.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.449            -276.925 KEY\[0\]  " "   -5.449            -276.925 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.898              -2.898 CLOCK_50  " "   -2.898              -2.898 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124808493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.647 " "Worst-case hold slack is 0.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 KEY\[0\]  " "    0.647               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.802               0.000 CLOCK_50  " "    0.802               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124808497 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124808501 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124808504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.718 " "Worst-case minimum pulse width slack is -0.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.718              -1.256 CLOCK_50  " "   -0.718              -1.256 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808506 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -66.223 KEY\[0\]  " "   -0.538             -66.223 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124808506 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124808506 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666124808523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666124808565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666124809821 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666124809930 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666124809948 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666124809948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.483 " "Worst-case setup slack is -5.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.483            -272.089 KEY\[0\]  " "   -5.483            -272.089 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.888              -2.888 CLOCK_50  " "   -2.888              -2.888 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124809951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.634 " "Worst-case hold slack is 0.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.634               0.000 KEY\[0\]  " "    0.634               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 CLOCK_50  " "    0.666               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124809957 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124809962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124809974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.716 " "Worst-case minimum pulse width slack is -0.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.716              -1.275 CLOCK_50  " "   -0.716              -1.275 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542             -73.364 KEY\[0\]  " "   -0.542             -73.364 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124809981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124809981 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1666124810004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1666124810280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1666124811472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666124811577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666124811579 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666124811579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.249 " "Worst-case setup slack is -2.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.249            -108.606 KEY\[0\]  " "   -2.249            -108.606 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.218              -2.218 CLOCK_50  " "   -2.218              -2.218 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124811587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.266 " "Worst-case hold slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 CLOCK_50  " "    0.266               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 KEY\[0\]  " "    0.281               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124811591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124811594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124811597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.767 " "Worst-case minimum pulse width slack is -0.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.767              -1.351 CLOCK_50  " "   -0.767              -1.351 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811609 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.697             -67.635 KEY\[0\]  " "   -0.697             -67.635 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811609 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124811609 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1666124811620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1666124811830 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1666124811832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1666124811832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.102 " "Worst-case setup slack is -2.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.102              -2.102 CLOCK_50  " "   -2.102              -2.102 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.019             -94.755 KEY\[0\]  " "   -2.019             -94.755 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124811852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 KEY\[0\]  " "    0.257               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124811856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124811859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1666124811862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.764 " "Worst-case minimum pulse width slack is -0.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.764              -1.403 CLOCK_50  " "   -0.764              -1.403 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.739             -76.239 KEY\[0\]  " "   -0.739             -76.239 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1666124811864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1666124811864 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666124814582 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1666124814583 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5073 " "Peak virtual memory: 5073 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666124814652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 17:26:54 2022 " "Processing ended: Tue Oct 18 17:26:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666124814652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666124814652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666124814652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666124814652 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1666124815441 ""}
