/*
 * can_ids.h
 * 
 * Contains all CAN IDs.
 * This file should eventually be auto-generated by a PCAN/Python script
 * 
 * Copyright (c) Carnegie Mellon Racing 2016
 */

#ifndef CAN_IDS_H_
#define CAN_IDS_H_

// Heartbeats (base 0x200)
#define HEARTBEAT_BASE_ADDR						0x200
#define SM_HEARTBEAT_ID							HEARTBEAT_BASE_ADDR + 0
#define CC_HEARTBEAT_ID							HEARTBEAT_BASE_ADDR + 1
#define FSM_HEARTBEAT_ID						HEARTBEAT_BASE_ADDR + 2
#define RSM_HEARTBEAT_ID						HEARTBEAT_BASE_ADDR + 3
#define DIM_HEARTBEAT_ID						HEARTBEAT_BASE_ADDR + 4
#define AFC_HEARTBEAT_ID						HEARTBEAT_BASE_ADDR + 5
#define TM_HEARTBEAT_ID							HEARTBEAT_BASE_ADDR + 6

// Left Motor Controller (base 0x3A0)
#define MC_L_BASE_ADDR							0x3A0
#define MC_L_TEMPERATURE_SET_1_ID				MC_L_BASE_ADDR + 0
#define MC_L_TEMPERATURE_SET_2_ID				MC_L_BASE_ADDR + 1
#define MC_L_TEMPERATURE_SET_3_ID				MC_L_BASE_ADDR + 2
#define MC_L_ANALOG_INPUT_VOLTAGES_ID			MC_L_BASE_ADDR + 3
#define MC_L_DIGITAL_INPUT_STATUS_ID			MC_L_BASE_ADDR + 4
#define MC_L_MOTOR_POSITION_INFO_ID 			MC_L_BASE_ADDR + 5
#define MC_L_CURRENT_INFO_ID					MC_L_BASE_ADDR + 6
#define MC_L_VOLTAGE_INFO_ID					MC_L_BASE_ADDR + 7
#define MC_L_FLUX_ID_IQ_ID						MC_L_BASE_ADDR + 8
#define MC_L_INTERNAL_VOLTAGES_ID				MC_L_BASE_ADDR + 9
#define MC_L_INTERNAL_STATES_ID					MC_L_BASE_ADDR + 10
#define MC_L_FAULT_CODES_ID						MC_L_BASE_ADDR + 11
#define MC_L_TORQUE_AND_TIMER_ID				MC_L_BASE_ADDR + 12
#define MC_L_MODULATION_AND_FLUX_ID				MC_L_BASE_ADDR + 13
#define MC_L_FIRMWARE_INFO_ID					MC_L_BASE_ADDR + 14
#define MC_L_DIAGNOSTIC_DATA_ID					MC_L_BASE_ADDR + 15
// Commands
#define MC_L_COMMAND_MESSAGE_ID					MC_L_BASE_ADDR + 32
#define MC_L_READ_WRITE_PARAM_COMMAND_ID		MC_L_BASE_ADDR + 33
#define MC_L_READ_WRITE_PARAM_RESPONSE_ID		MC_L_BASE_ADDR + 34

// Right Motor Controller (base 0x4A0)
#define MC_R_BASE_ADDR							0x4A0
#define MC_R_TEMPERATURE_SET_1_ID				MC_R_BASE_ADDR + 0
#define MC_R_TEMPERATURE_SET_2_ID				MC_R_BASE_ADDR + 1
#define MC_R_TEMPERATURE_SET_3_ID				MC_R_BASE_ADDR + 2
#define MC_R_ANALOG_INPUT_VOLTAGES_ID			MC_R_BASE_ADDR + 3
#define MC_R_DIGITAL_INPUT_STATUS_ID			MC_R_BASE_ADDR + 4
#define MC_R_MOTOR_POSITION_INFO_ID 			MC_R_BASE_ADDR + 5
#define MC_R_CURRENT_INFO_ID					MC_R_BASE_ADDR + 6
#define MC_R_VOLTAGE_INFO_ID					MC_R_BASE_ADDR + 7
#define MC_R_FLUX_ID_IQ_ID						MC_R_BASE_ADDR + 8
#define MC_R_INTERNAL_VOLTAGES_ID				MC_R_BASE_ADDR + 9
#define MC_R_INTERNAL_STATES_ID					MC_R_BASE_ADDR + 10
#define MC_R_FAULT_CODES_ID						MC_R_BASE_ADDR + 11
#define MC_R_TORQUE_AND_TIMER_ID				MC_R_BASE_ADDR + 12
#define MC_R_MODULATION_AND_FLUX_ID				MC_R_BASE_ADDR + 13
#define MC_R_FIRMWARE_INFO_ID					MC_R_BASE_ADDR + 14
#define MC_R_DIAGNOSTIC_DATA_ID					MC_R_BASE_ADDR + 15
// Commands
#define MC_R_COMMAND_MESSAGE_ID					MC_R_BASE_ADDR + 32
#define MC_R_READ_WRITE_PARAM_COMMAND_ID		MC_R_BASE_ADDR + 33
#define MC_R_READ_WRITE_PARAM_RESPONSE_ID		MC_R_BASE_ADDR + 34

// BMS (base 0x500)
#define BMS_BASE_ADDR							0x500
// Heartbeat
#define BMS_BMU_HEARTBEAT_ID					BMS_BASE_ADDR + 0
// CMU 1
#define BMS_CMU_1_STATUS_ID						BMS_BASE_ADDR + 1
#define BMS_CMU_1_LOW_CELLS_ID					BMS_BASE_ADDR + 2
#define BMS_CMU_1_HIGH_CELLS_ID					BMS_BASE_ADDR + 3
// CMU 2
#define BMS_CMU_2_STATUS_ID						BMS_BASE_ADDR + 4
#define BMS_CMU_2_LOW_CELLS_ID					BMS_BASE_ADDR + 5
#define BMS_CMU_2_HIGH_CELLS_ID					BMS_BASE_ADDR + 6
// CMU 3
#define BMS_CMU_3_STATUS_ID						BMS_BASE_ADDR + 7
#define BMS_CMU_3_LOW_CELLS_ID					BMS_BASE_ADDR + 8
#define BMS_CMU_3_HIGH_CELLS_ID					BMS_BASE_ADDR + 9
// CMU 4
#define BMS_CMU_4_STATUS_ID						BMS_BASE_ADDR + 10
#define BMS_CMU_4_LOW_CELLS_ID					BMS_BASE_ADDR + 11
#define BMS_CMU_4_HIGH_CELLS_ID					BMS_BASE_ADDR + 12
// CMU 5
#define BMS_CMU_5_STATUS_ID						BMS_BASE_ADDR + 13
#define BMS_CMU_5_LOW_CELLS_ID					BMS_BASE_ADDR + 14
#define BMS_CMU_5_HIGH_CELLS_ID					BMS_BASE_ADDR + 15
// CMU 6
#define BMS_CMU_6_STATUS_ID						BMS_BASE_ADDR + 16
#define BMS_CMU_6_LOW_CELLS_ID					BMS_BASE_ADDR + 17
#define BMS_CMU_6_HIGH_CELLS_ID					BMS_BASE_ADDR + 18
// CMU 7
#define BMS_CMU_7_STATUS_ID						BMS_BASE_ADDR + 19
#define BMS_CMU_7_LOW_CELLS_ID					BMS_BASE_ADDR + 20
#define BMS_CMU_7_HIGH_CELLS_ID					BMS_BASE_ADDR + 21
// CMU 8
#define BMS_CMU_8_STATUS_ID						BMS_BASE_ADDR + 22
#define BMS_CMU_8_LOW_CELLS_ID					BMS_BASE_ADDR + 23
#define BMS_CMU_8_HIGH_CELLS_ID					BMS_BASE_ADDR + 24
// CMU 19
#define BMS_CMU_9_STATUS_ID						BMS_BASE_ADDR + 25
#define BMS_CMU_9_LOW_CELLS_ID					BMS_BASE_ADDR + 26
#define BMS_CMU_9_HIGH_CELLS_ID					BMS_BASE_ADDR + 27
// CMU 10
#define BMS_CMU_10_STATUS_ID					BMS_BASE_ADDR + 28
#define BMS_CMU_10_LOW_CELLS_ID					BMS_BASE_ADDR + 29
#define BMS_CMU_10_HIGH_CELLS_ID				BMS_BASE_ADDR + 30
// CMU 11
#define BMS_CMU_11_STATUS_ID					BMS_BASE_ADDR + 31
#define BMS_CMU_11_LOW_CELLS_ID					BMS_BASE_ADDR + 32
#define BMS_CMU_11_HIGH_CELLS_ID				BMS_BASE_ADDR + 33
// CMU 12
#define BMS_CMU_12_STATUS_ID					BMS_BASE_ADDR + 34
#define BMS_CMU_12_LOW_CELLS_ID					BMS_BASE_ADDR + 35
#define BMS_CMU_12_HIGH_CELLS_ID				BMS_BASE_ADDR + 36
// BMU
#define BMS_PACK_SOC_ID							BMS_BASE_ADDR + 244
#define BMS_BALANCE_SOC_ID						BMS_BASE_ADDR + 245
#define BMS_CHARGER_CONTROL_INFO_ID				BMS_BASE_ADDR + 246
#define BMS_PRECHARGE_12V_STATUS_ID				BMS_BASE_ADDR + 247
#define BMS_MIN_MAX_CELL_VOLTAGE_ID				BMS_BASE_ADDR + 248
#define BMS_MIN_MAX_CELL_TEMPERATURE_ID			BMS_BASE_ADDR + 249
#define BMS_PACK_VOLTAGE_CURRENT_ID				BMS_BASE_ADDR + 250
#define BMS_PACK_STATUS_ID						BMS_BASE_ADDR + 251
#define BMS_FAN_12V_STATUS_ID					BMS_BASE_ADDR + 252
#define BMS_EXTENDED_PACK_STATUS_ID				BMS_BASE_ADDR + 253


#endif /* CAN_IDS_H_ */