#ifndef _HANDLERS_H
#define _HANDLERS_H

typedef struct _DeviceVectors
{
	void* pfnReserved1_Handler;
	void* pfnSEC0_ERR_Handler;
	void* pfnCGU0_EVT_Handler;
	void* pfnWDOG0_EXP_Handler;
	void* pfnL2CTL0_ECC_ERR_Handler;
	void* pfnReserved2_Handler;
	void* pfnSYS_C0_DBL_FAULT_Handler;
	void* pfnSYS_C0_HW_ERR_Handler;
	void* pfnSYS_C0_NMI_L1_PARITY_ERR_Handler;
	void* pfnL2CTL0_EVT_Handler;
	void* pfnReserved3_Handler;
	void* pfnTIMER0_TMR0_Handler;
	void* pfnTIMER0_TMR1_Handler;
	void* pfnTIMER0_TMR2_Handler;
	void* pfnTIMER0_TMR3_Handler;
	void* pfnTIMER0_TMR4_Handler;
	void* pfnTIMER0_TMR5_Handler;
	void* pfnTIMER0_TMR6_Handler;
	void* pfnTIMER0_TMR7_Handler;
	void* pfnTIMER0_STAT_Handler;
	void* pfnPINT0_BLOCK_Handler;
	void* pfnPINT1_BLOCK_Handler;
	void* pfnPINT2_BLOCK_Handler;
	void* pfnEPPI0_STAT_Handler;
	void* pfnEPPI0_CH0_DMA_Handler;
	void* pfnEPPI0_CH1_DMA_Handler;
	void* pfnSYS_DMAC_ERR_Handler;
	void* pfnCNT0_STAT_Handler;
	void* pfnSPORT0_A_STAT_Handler;
	void* pfnSPORT0_A_DMA_Handler;
	void* pfnSPORT0_B_STAT_Handler;
	void* pfnSPORT0_B_DMA_Handler;
	void* pfnSPORT1_A_STAT_Handler;
	void* pfnSPORT1_A_DMA_Handler;
	void* pfnSPORT1_B_STAT_Handler;
	void* pfnSPORT1_B_DMA_Handler;
	void* pfnSPI0_ERR_Handler;
	void* pfnSPI0_STAT_Handler;
	void* pfnSPI0_TXDMA_Handler;
	void* pfnSPI0_RXDMA_Handler;
	void* pfnSPI1_ERR_Handler;
	void* pfnSPI1_STAT_Handler;
	void* pfnSPI1_TXDMA_Handler;
	void* pfnSPI1_RXDMA_Handler;
	void* pfnSPI2_ERR_Handler;
	void* pfnSPI2_STAT_Handler;
	void* pfnSPI2_TXDMA_Handler;
	void* pfnSPI2_RXDMA_Handler;
	void* pfnUART0_STAT_Handler;
	void* pfnUART0_TXDMA_Handler;
	void* pfnUART0_RXDMA_Handler;
	void* pfnUART1_STAT_Handler;
	void* pfnUART1_TXDMA_Handler;
	void* pfnUART1_RXDMA_Handler;
	void* pfnSYS_MDMA0_SRC_Handler;
	void* pfnSYS_MDMA0_DST_Handler;
	void* pfnSYS_MDMA1_SRC_Handler;
	void* pfnSYS_MDMA1_DST_Handler;
	void* pfnSYS_MDMA2_SRC_Handler;
	void* pfnSYS_MDMA2_DST_Handler;
	void* pfnHADC0_EVT_Handler;
	void* pfnRTC0_EVT_Handler;
	void* pfnTWI0_DATA_Handler;
	void* pfnCRC0_DCNTEXP_Handler;
	void* pfnCRC0_ERR_Handler;
	void* pfnCRC1_DCNTEXP_Handler;
	void* pfnCRC1_ERR_Handler;
	void* pfnPKTE0_IRQ_Handler;
	void* pfnPKIC0_IRQ_Handler;
	void* pfnReserved4_Handler;
	void* pfnReserved5_Handler;
	void* pfnOTPC0_ERR_Handler;
	void* pfnMSI0_STAT_Handler;
	void* pfnSMPU0_ERR_Handler;
	void* pfnSMPU1_ERR_Handler;
	void* pfnReserved6_Handler;
	void* pfnSPU0_INT_Handler;
	void* pfnUSB0_STAT_Handler;
	void* pfnUSB0_DATA_Handler;
	void* pfnTRU0_SLV0_Handler;
	void* pfnTRU0_SLV1_Handler;
	void* pfnTRU0_SLV2_Handler;
	void* pfnTRU0_SLV3_Handler;
	void* pfnCGU0_ERR_Handler;
	void* pfnDPM0_EVT_Handler;
	void* pfnSPIHP0_ERR_Handler;
	void* pfnSYS_SOFT0_INT_Handler;
	void* pfnSYS_SOFT1_INT_Handler;
	void* pfnSYS_SOFT2_INT_Handler;
	void* pfnSYS_SOFT3_INT_Handler;
	void* pfnCAN0_RX_Handler;
	void* pfnCAN0_TX_Handler;
	void* pfnCAN0_STAT_Handler;
	void* pfnCAN1_RX_Handler;
	void* pfnCAN1_TX_Handler;
	void* pfnCAN1_STAT_Handler;
	void* pfnCTI_C0_EVT_Handler;
	void* pfnSWU0_EVT_Handler;
	void* pfnSWU1_EVT_Handler;
	void* pfnSWU2_EVT_Handler;
	void* pfnSWU3_EVT_Handler;
	void* pfnSWU4_EVT_Handler;
	void* pfnSWU5_EVT_Handler;
	void* pfnSWU6_EVT_Handler;
	void* pfnSWU7_EVT_Handler;
	void* pfnTAPC0_KEYFAIL_Handler;
} DeviceVectors;

#endif