// Seed: 1024048178
module module_0 (
    output tri id_0,
    input wand id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output uwire id_10,
    output wand id_11,
    input tri0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    input wand id_16,
    output tri0 id_17,
    input wire id_18,
    input wand id_19,
    output tri0 id_20,
    input wor id_21,
    input supply0 id_22
);
  wire id_24;
  assign module_1.id_0 = 0;
  final begin : LABEL_0
    assert (!id_21 == 1'b0);
  end
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    output tri1 id_4,
    input tri1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_5,
      id_3,
      id_4,
      id_0,
      id_2,
      id_5,
      id_0,
      id_4,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_4,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2
  );
endmodule
