<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb5.load.1" BundleName="gmem0" VarName="din_a" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb5.load.3" BundleName="gmem1" VarName="din_b" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb5.store.6" BundleName="gmem0" VarName="out" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb4.load.1" BundleName="gmem0" VarName="din_a" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb4.load.3" BundleName="gmem1" VarName="din_b" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb4.store.6" BundleName="gmem0" VarName="out" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb3.load.1" BundleName="gmem0" VarName="din_a" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb3.load.3" BundleName="gmem1" VarName="din_b" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb3.store.6" BundleName="gmem0" VarName="out" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb6.load.1" BundleName="gmem0" VarName="din_a" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" ID="bb6.load.3" BundleName="gmem1" VarName="din_b" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="simdArray_simple/simdArray.cpp:25:13" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb6.store.6" BundleName="gmem0" VarName="out" LoopLoc="simdArray_simple/simdArray.cpp:25:13" LoopName="loop2"/>
</VitisHLS:BurstInfo>

