{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740518385462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740518385463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 16:19:45 2025 " "Processing started: Tue Feb 25 16:19:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740518385463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518385463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gcd -c gcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off gcd -c gcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518385463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740518385736 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740518385736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gcd.v 2 2 " "Found 2 design units, including 2 entities, in source file gcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Found entity 1: gcd" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740518391621 ""} { "Info" "ISGN_ENTITY_NAME" "2 gcd_TB " "Found entity 2: gcd_TB" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740518391621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decsevensegmentdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decsevensegmentdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiveBitSevenSegmentDecoder " "Found entity 1: fiveBitSevenSegmentDecoder" {  } { { "decSevenSegmentDecoder.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/decSevenSegmentDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740518391622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxandmin.v 2 2 " "Found 2 design units, including 2 entities, in source file maxandmin.v" { { "Info" "ISGN_ENTITY_NAME" "1 max " "Found entity 1: max" {  } { { "maxAndMin.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/maxAndMin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740518391624 ""} { "Info" "ISGN_ENTITY_NAME" "2 min " "Found entity 2: min" {  } { { "maxAndMin.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/maxAndMin.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740518391624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gcd " "Elaborating entity \"gcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740518391657 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state gcd.v(21) " "Verilog HDL Always Construct warning at gcd.v(21): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391659 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mOut gcd.v(23) " "Verilog HDL Always Construct warning at gcd.v(23): variable \"mOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391659 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resCheck gcd.v(24) " "Verilog HDL Always Construct warning at gcd.v(24): variable \"resCheck\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391659 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a gcd.v(25) " "Verilog HDL Always Construct warning at gcd.v(25): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391659 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b gcd.v(26) " "Verilog HDL Always Construct warning at gcd.v(26): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391659 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a gcd.v(29) " "Verilog HDL Always Construct warning at gcd.v(29): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391659 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b gcd.v(29) " "Verilog HDL Always Construct warning at gcd.v(29): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a gcd.v(30) " "Verilog HDL Always Construct warning at gcd.v(30): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b gcd.v(30) " "Verilog HDL Always Construct warning at gcd.v(30): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b gcd.v(31) " "Verilog HDL Always Construct warning at gcd.v(31): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a gcd.v(33) " "Verilog HDL Always Construct warning at gcd.v(33): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b gcd.v(34) " "Verilog HDL Always Construct warning at gcd.v(34): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a gcd.v(34) " "Verilog HDL Always Construct warning at gcd.v(34): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "aIn gcd.v(44) " "Verilog HDL Always Construct warning at gcd.v(44): variable \"aIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391660 "|gcd"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bIn gcd.v(45) " "Verilog HDL Always Construct warning at gcd.v(45): variable \"bIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1740518391661 "|gcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result gcd.v(19) " "Verilog HDL Always Construct warning at gcd.v(19): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740518391661 "|gcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a gcd.v(19) " "Verilog HDL Always Construct warning at gcd.v(19): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740518391661 "|gcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b gcd.v(19) " "Verilog HDL Always Construct warning at gcd.v(19): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740518391661 "|gcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done gcd.v(19) " "Verilog HDL Always Construct warning at gcd.v(19): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1740518391661 "|gcd"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug gcd.v(10) " "Output port \"debug\" at gcd.v(10) has no driver" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1740518391662 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done gcd.v(19) " "Inferred latch for \"done\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] gcd.v(19) " "Inferred latch for \"b\[0\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] gcd.v(19) " "Inferred latch for \"b\[1\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] gcd.v(19) " "Inferred latch for \"b\[2\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] gcd.v(19) " "Inferred latch for \"b\[3\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] gcd.v(19) " "Inferred latch for \"b\[4\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] gcd.v(19) " "Inferred latch for \"a\[0\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] gcd.v(19) " "Inferred latch for \"a\[1\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] gcd.v(19) " "Inferred latch for \"a\[2\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391663 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] gcd.v(19) " "Inferred latch for \"a\[3\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391664 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] gcd.v(19) " "Inferred latch for \"a\[4\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391664 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] gcd.v(19) " "Inferred latch for \"result\[0\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391664 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] gcd.v(19) " "Inferred latch for \"result\[1\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391664 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] gcd.v(19) " "Inferred latch for \"result\[2\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391664 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] gcd.v(19) " "Inferred latch for \"result\[3\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391664 "|gcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] gcd.v(19) " "Inferred latch for \"result\[4\]\" at gcd.v(19)" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518391664 "|gcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "min min:m " "Elaborating entity \"min\" for hierarchy \"min:m\"" {  } { { "gcd.v" "m" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740518391678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max max:maout " "Elaborating entity \"max\" for hierarchy \"max:maout\"" {  } { { "gcd.v" "maout" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740518391679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitSevenSegmentDecoder fiveBitSevenSegmentDecoder:displayResults " "Elaborating entity \"fiveBitSevenSegmentDecoder\" for hierarchy \"fiveBitSevenSegmentDecoder:displayResults\"" {  } { { "gcd.v" "displayResults" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740518391680 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "fiveBitSevenSegmentDecoder:displayResults\|Ram1 " "RAM logic \"fiveBitSevenSegmentDecoder:displayResults\|Ram1\" is uninferred because MIF is not supported for the selected family" {  } { { "decSevenSegmentDecoder.v" "Ram1" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/decSevenSegmentDecoder.v" 11 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1740518391957 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "fiveBitSevenSegmentDecoder:displayResults\|Ram0 " "RAM logic \"fiveBitSevenSegmentDecoder:displayResults\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "decSevenSegmentDecoder.v" "Ram0" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/decSevenSegmentDecoder.v" 11 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1740518391957 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1740518391957 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[0\]\$latch " "Latch result\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[0\] " "Ports D and ENA on the latch are fed by the same signal b\[0\]" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[1\]\$latch " "Latch result\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[1\] " "Ports D and ENA on the latch are fed by the same signal b\[1\]" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[2\]\$latch " "Latch result\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[2\] " "Ports D and ENA on the latch are fed by the same signal b\[2\]" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[3\]\$latch " "Latch result\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[3\] " "Ports D and ENA on the latch are fed by the same signal b\[3\]" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[4\]\$latch " "Latch result\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA b\[4\] " "Ports D and ENA on the latch are fed by the same signal b\[4\]" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[0\] " "Latch b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[0\] " "Latch a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[4\] " "Latch b\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[4\] " "Latch a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[3\] " "Latch b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[3\] " "Latch a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[2\] " "Latch b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[2\] " "Latch a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b\[1\] " "Latch b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392196 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392196 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "a\[1\] " "Latch a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1740518392197 ""}  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1740518392197 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[7\] VCC " "Pin \"disp0\[7\]\" is stuck at VCC" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740518392227 "|gcd|disp0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[1\] GND " "Pin \"disp1\[1\]\" is stuck at GND" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740518392227 "|gcd|disp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp1\[7\] VCC " "Pin \"disp1\[7\]\" is stuck at VCC" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740518392227 "|gcd|disp1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug GND " "Pin \"debug\" is stuck at GND" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1740518392227 "|gcd|debug"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1740518392227 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1740518392317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740518392781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740518392781 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "gcd.v" "" { Text "C:/Users/benbt/Desktop/Comp_eng_lab_2/Lab_Mats/Activity_4b/gcd.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740518392807 "|gcd|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740518392807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740518392807 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740518392807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1740518392807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740518392807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740518392818 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 16:19:52 2025 " "Processing ended: Tue Feb 25 16:19:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740518392818 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740518392818 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740518392818 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740518392818 ""}
