{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1551872403305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1551872403309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  6 12:40:03 2019 " "Processing started: Wed Mar  6 12:40:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1551872403309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1551872403309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Top -c DE0_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1551872403310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1551872403626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionSigne.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionSigne.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensionSigne-RTL " "Found design unit 1: extensionSigne-RTL" {  } { { "../../monocycle/src/extensionSigne.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionSigne.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404079 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensionSigne " "Found entity 1: extensionSigne" {  } { { "../../monocycle/src/extensionSigne.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionSigne.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoireAll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoireAll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoireall-SYN " "Found design unit 1: memoireall-SYN" {  } { { "memoireAll.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/memoireAll.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404151 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoireAll " "Found entity 1: memoireAll" {  } { { "memoireAll.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/memoireAll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/reg32load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/reg32load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32bit-rtl " "Found design unit 1: reg32bit-rtl" {  } { { "../../monocycle/src/reg32load.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/reg32load.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404193 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32bit " "Found entity 1: reg32bit" {  } { { "../../monocycle/src/reg32load.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/reg32load.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-RTL " "Found design unit 1: mux21-RTL" {  } { { "../../monocycle/src/mux21.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/mux21.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404253 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../../monocycle/src/mux21.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/mux21.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionPC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionPC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensionPC-RTL " "Found design unit 1: extensionPC-RTL" {  } { { "../../monocycle/src/extensionPC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionPC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404297 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensionPC " "Found entity 1: extensionPC" {  } { { "../../monocycle/src/extensionPC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/extensionPC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/banc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/banc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banc-RTL " "Found design unit 1: banc-RTL" {  } { { "../../monocycle/src/banc.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/banc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404344 ""} { "Info" "ISGN_ENTITY_NAME" "1 banc " "Found entity 1: banc" {  } { { "../../monocycle/src/banc.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/banc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behav " "Found design unit 1: ALU-behav" {  } { { "../../monocycle/src/ALU.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404386 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../monocycle/src/ALU.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/monocycle/src/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0_TOP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DE0_TOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_TOP-ARCHI " "Found design unit 1: DE0_TOP-ARCHI" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DE0_TOP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404433 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "DE0_TOP.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DE0_TOP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataPath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-archi " "Found design unit 1: DataPath-archi" {  } { { "DataPath.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404479 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/DataPath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm-arc_arm " "Found design unit 1: arm-arc_arm" {  } { { "arm.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/arm.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404523 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/arm.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404523 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 mux41.vhd " "Entity \"mux41\" obtained from \"mux41.vhd\" instead of from Quartus II megafunction library" {  } { { "mux41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/mux41.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1551872404564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-RTL " "Found design unit 1: mux41-RTL" {  } { { "mux41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/mux41.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404564 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "mux41.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/mux41.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-rtl " "Found design unit 1: reg32-rtl" {  } { { "reg32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/reg32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404626 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/reg32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VIC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VIC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-RTL " "Found design unit 1: VIC-RTL" {  } { { "VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/VIC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404674 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "VIC.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/VIC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1551872404674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404674 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"<=\";  expecting \";\", or \")\" MAE.vhd(16) " "VHDL syntax error at MAE.vhd(16) near text \"<=\";  expecting \";\", or \")\"" {  } { { "MAE.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3670556/Informatique/Projet_VHDL/MiniProjet/multicycle/src/MAE.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1551872404722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAE.vhd 0 0 " "Found 0 design units, including 0 entities, in source file MAE.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1551872404723 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1551872405382 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar  6 12:40:05 2019 " "Processing ended: Wed Mar  6 12:40:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1551872405382 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1551872405382 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1551872405382 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551872405382 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1551872405638 ""}
