============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.13-s093_1
  Generated on:           Jun 02 2025  07:29:47 pm
  Module:                 counter
  Operating conditions:   tm_1p8v_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (8206 ps) Late External Delay Assertion at pin q_o[0]
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (F) q_o[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-     300                  
     Required Time:=    8700                  
      Launch Clock:-       0                  
         Data Path:-     494                  
             Slack:=    8206                  

Exceptions/Constraints:
  output_delay             1000            constraints_counter._line_6_2_1 

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16      16    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      16    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.3    80   494     494    (-,-) 
  q_o[0]         -       -     F     (port)         -    -     -     0     494    (-,-) 
#---------------------------------------------------------------------------------------



Path 2: MET (8218 ps) Late External Delay Assertion at pin q_o[2]
          Group: clk
     Startpoint: (F) q_o_reg[2]/CN
          Clock: (R) clk
       Endpoint: (F) q_o[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-     300                  
     Required Time:=    8700                  
      Launch Clock:-       0                  
         Data Path:-     482                  
             Slack:=    8218                  

Exceptions/Constraints:
  output_delay             1000            constraints_counter._line_6 

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16      16    (-,-) 
  q_o_reg[2]/CN  <<<     -     F     DFFX0          3    -     0     0      16    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[2]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[2]/Q   -       CN->Q F     DFFX0          2  2.3    72   482     482    (-,-) 
  q_o[2]         -       -     F     (port)         -    -     -     0     482    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (8232 ps) Late External Delay Assertion at pin q_o[1]
          Group: clk
     Startpoint: (F) q_o_reg[1]/CN
          Clock: (R) clk
       Endpoint: (F) q_o[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    1000                  
       Uncertainty:-     300                  
     Required Time:=    8700                  
      Launch Clock:-       0                  
         Data Path:-     468                  
             Slack:=    8232                  

Exceptions/Constraints:
  output_delay             1000            constraints_counter._line_6_1_1 

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16      16    (-,-) 
  q_o_reg[1]/CN  <<<     -     F     DFFX0          3    -     0     0      16    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[1]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[1]/Q   -       CN->Q F     DFFX0          2  1.3    62   468     468    (-,-) 
  q_o[1]         -       -     F     (port)         -    -     -     0     468    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (8405 ps) Setup Check with Pin q_o_reg[2]/CN->D
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (F) q_o_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     255                  
       Uncertainty:-     300                  
     Required Time:=    9445                  
      Launch Clock:-       0                  
         Data Path:-    1040                  
             Slack:=    8405                  

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16      16    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      16    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.3    80   494     494    (-,-) 
  g68__1617/Y    -       B->Y  R     NANDX0         3  6.5   190   195     689    (-,-) 
  g61__5526/Y    -       A->Y  F     NORX0          1  2.3    61    81     770    (-,-) 
  g60__6260/Y    -       B->Y  R     NORX0          1  2.6   159   192     962    (-,-) 
  g58__2398/Y    -       A->Y  F     NORX0          1  2.4    60    78    1040    (-,-) 
  q_o_reg[2]/D   -       -     F     DFFX0          1    -     -     0    1040    (-,-) 
#---------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0   10000    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16   10016    (-,-) 
  q_o_reg[2]/CN  <<<     -     F     DFFX0          3    -     0     0   10016    (-,-) 
#---------------------------------------------------------------------------------------



Path 5: MET (8592 ps) Setup Check with Pin q_o_reg[1]/CN->D
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (R) q_o_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     146                  
       Uncertainty:-     300                  
     Required Time:=    9554                  
      Launch Clock:-       0                  
         Data Path:-     961                  
             Slack:=    8592                  

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16      16    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      16    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.3    80   494     494    (-,-) 
  g68__1617/Y    -       B->Y  R     NANDX0         3  6.5   190   195     689    (-,-) 
  g64__8428/Y    -       A->Y  F     NANDX0         1  2.1    94   106     794    (-,-) 
  g59__5107/Y    -       A->Y  R     NORX0          1  2.6   160   167     961    (-,-) 
  q_o_reg[1]/D   -       -     R     DFFX0          1    -     -     0     961    (-,-) 
#---------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0   10000    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16   10016    (-,-) 
  q_o_reg[1]/CN  <<<     -     F     DFFX0          3    -     0     0   10016    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (8899 ps) Setup Check with Pin q_o_reg[0]/CN->D
          Group: clk
     Startpoint: (F) q_o_reg[0]/CN
          Clock: (R) clk
       Endpoint: (R) q_o_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     146                  
       Uncertainty:-     300                  
     Required Time:=    9554                  
      Launch Clock:-       0                  
         Data Path:-     654                  
             Slack:=    8899                  

Launch clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0       0    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16      16    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0      16    (-,-) 
#---------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  q_o_reg[0]/CN  -       -     F     (arrival)      3    -     0     0       0    (-,-) 
  q_o_reg[0]/Q   -       CN->Q F     DFFX0          3  3.3    80   494     494    (-,-) 
  g65__3680/Y    -       A->Y  R     NORX0          1  2.6   159   161     654    (-,-) 
  q_o_reg[0]/D   -       -     R     DFFX0          1    -     -     0     654    (-,-) 
#---------------------------------------------------------------------------------------

Capture clock path:
#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  clk_i          -       -     R     (arrival)      1  2.6     0     0   10000    (-,-) 
  g69/Y          (i,m)   A->Y  F     INVX0          3  0.0     0    16   10016    (-,-) 
  q_o_reg[0]/CN  <<<     -     F     DFFX0          3    -     0     0   10016    (-,-) 
#---------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

