// Seed: 2516230606
module module_0 #(
    parameter id_1 = 32'd11,
    parameter id_2 = 32'd10
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  assign module_1.id_0 = 0;
  input wire _id_1;
  logic [7:0][id_2 : id_1] id_3;
  logic [id_2 : -1] id_4;
  assign id_3[-1==1] = 1'b0;
  always begin : LABEL_0
    wait ({-1, ~id_1});
  end
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4
);
  assign id_1 = id_3;
  logic [7:0] id_6;
  assign #id_7 id_6[-1] = 1'h0;
  initial id_0 = id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
