

================================================================
== Vitis HLS Report for 'accelerate'
================================================================
* Date:           Sun May 15 16:24:17 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        SPMV_CSR
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   25|   25|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 1
  Pipeline-0 : II = 25, D = 35, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init" [SPMV_CSR_src/accelerator/accelerator.cpp:37]   --->   Operation 36 'read' 'init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %init_read, void %_Z10initialisePiS_b.exit_ifconv, void" [SPMV_CSR_src/accelerator/accelerator.cpp:6]   --->   Operation 37 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%init_vector_addr = getelementptr i32 %init_vector, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 38 'getelementptr' 'init_vector_addr' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 39 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%init_vector_addr_1 = getelementptr i32 %init_vector, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 40 'getelementptr' 'init_vector_addr_1' <Predicate = (init_read)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 41 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 42 'getelementptr' 'mult_enables_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 43 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%subrow_vals_addr = getelementptr i32 %subrow_vals, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 44 'getelementptr' 'subrow_vals_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 45 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr = getelementptr i32 %subrow_col_indices, i64 0, i64 0" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 46 'getelementptr' 'subrow_col_indices_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 47 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_enables_addr_1 = getelementptr i1 %mult_enables, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 48 'getelementptr' 'mult_enables_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 49 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%subrow_vals_addr_1 = getelementptr i32 %subrow_vals, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 50 'getelementptr' 'subrow_vals_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 51 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_1 = getelementptr i32 %subrow_col_indices, i64 0, i64 1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 52 'getelementptr' 'subrow_col_indices_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 53 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 54 [1/2] (2.32ns)   --->   "%init_vector_load = load i5 %init_vector_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 54 'load' 'init_vector_load' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 55 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 56 [1/2] (2.32ns)   --->   "%init_vector_load_1 = load i5 %init_vector_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 56 'load' 'init_vector_load_1' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%init_vector_addr_2 = getelementptr i32 %init_vector, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 57 'getelementptr' 'init_vector_addr_2' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 58 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%init_vector_addr_3 = getelementptr i32 %init_vector, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 59 'getelementptr' 'init_vector_addr_3' <Predicate = (init_read)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 60 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%mult_enables_load = load i2 %mult_enables_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 61 'load' 'mult_enables_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%subrow_vals_load = load i2 %subrow_vals_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 62 'load' 'subrow_vals_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%subrow_col_indices_load = load i2 %subrow_col_indices_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 63 'load' 'subrow_col_indices_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%mult_enables_load_1 = load i2 %mult_enables_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 64 'load' 'mult_enables_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 65 [1/2] (2.32ns)   --->   "%subrow_vals_load_1 = load i2 %subrow_vals_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 65 'load' 'subrow_vals_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 66 'load' 'subrow_col_indices_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%mult_enables_addr_2 = getelementptr i1 %mult_enables, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 67 'getelementptr' 'mult_enables_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 68 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%subrow_vals_addr_2 = getelementptr i32 %subrow_vals, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 69 'getelementptr' 'subrow_vals_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 70 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_2 = getelementptr i32 %subrow_col_indices, i64 0, i64 2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 71 'getelementptr' 'subrow_col_indices_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 72 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mult_enables_addr_3 = getelementptr i1 %mult_enables, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 73 'getelementptr' 'mult_enables_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 74 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%subrow_vals_addr_3 = getelementptr i32 %subrow_vals, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 75 'getelementptr' 'subrow_vals_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 76 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%subrow_col_indices_addr_3 = getelementptr i32 %subrow_col_indices, i64 0, i64 3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 77 'getelementptr' 'subrow_col_indices_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 78 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_1, i32 1" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 79 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 80 [1/2] (2.32ns)   --->   "%init_vector_load_2 = load i5 %init_vector_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 80 'load' 'init_vector_load_2' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 81 [1/2] (2.32ns)   --->   "%init_vector_load_3 = load i5 %init_vector_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 81 'load' 'init_vector_load_3' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%init_vector_addr_4 = getelementptr i32 %init_vector, i64 0, i64 4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 82 'getelementptr' 'init_vector_addr_4' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 83 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%init_vector_addr_5 = getelementptr i32 %init_vector, i64 0, i64 5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 84 'getelementptr' 'init_vector_addr_5' <Predicate = (init_read)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 85 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_3 : Operation 86 [1/2] (2.32ns)   --->   "%mult_enables_load_2 = load i2 %mult_enables_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 86 'load' 'mult_enables_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 87 [1/2] (2.32ns)   --->   "%subrow_vals_load_2 = load i2 %subrow_vals_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 87 'load' 'subrow_vals_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 88 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 88 'load' 'subrow_col_indices_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 89 [1/2] (2.32ns)   --->   "%mult_enables_load_3 = load i2 %mult_enables_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 89 'load' 'mult_enables_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_3 : Operation 90 [1/2] (2.32ns)   --->   "%subrow_vals_load_3 = load i2 %subrow_vals_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 90 'load' 'subrow_vals_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 91 [1/2] (2.32ns)   --->   "%subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 91 'load' 'subrow_col_indices_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_2, i32 2" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 92 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 93 [1/2] (2.32ns)   --->   "%init_vector_load_4 = load i5 %init_vector_addr_4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 93 'load' 'init_vector_load_4' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 94 [1/2] (2.32ns)   --->   "%init_vector_load_5 = load i5 %init_vector_addr_5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 94 'load' 'init_vector_load_5' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%init_vector_addr_6 = getelementptr i32 %init_vector, i64 0, i64 6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 95 'getelementptr' 'init_vector_addr_6' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 96 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%init_vector_addr_7 = getelementptr i32 %init_vector, i64 0, i64 7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 97 'getelementptr' 'init_vector_addr_7' <Predicate = (init_read)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 98 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_3, i32 3" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 99 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 100 [1/2] (2.32ns)   --->   "%init_vector_load_6 = load i5 %init_vector_addr_6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 100 'load' 'init_vector_load_6' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 101 [1/2] (2.32ns)   --->   "%init_vector_load_7 = load i5 %init_vector_addr_7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 101 'load' 'init_vector_load_7' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%init_vector_addr_8 = getelementptr i32 %init_vector, i64 0, i64 8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 102 'getelementptr' 'init_vector_addr_8' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 103 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%init_vector_addr_9 = getelementptr i32 %init_vector, i64 0, i64 9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 104 'getelementptr' 'init_vector_addr_9' <Predicate = (init_read)> <Delay = 0.00>
ST_5 : Operation 105 [2/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 105 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_4, i32 4" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 106 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 107 [1/2] (2.32ns)   --->   "%init_vector_load_8 = load i5 %init_vector_addr_8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 107 'load' 'init_vector_load_8' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 108 [1/2] (2.32ns)   --->   "%init_vector_load_9 = load i5 %init_vector_addr_9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 108 'load' 'init_vector_load_9' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%init_vector_addr_10 = getelementptr i32 %init_vector, i64 0, i64 10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 109 'getelementptr' 'init_vector_addr_10' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 110 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%init_vector_addr_11 = getelementptr i32 %init_vector, i64 0, i64 11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 111 'getelementptr' 'init_vector_addr_11' <Predicate = (init_read)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 112 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_5, i32 5" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 113 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 114 [1/2] (2.32ns)   --->   "%init_vector_load_10 = load i5 %init_vector_addr_10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 114 'load' 'init_vector_load_10' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 115 [1/2] (2.32ns)   --->   "%init_vector_load_11 = load i5 %init_vector_addr_11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 115 'load' 'init_vector_load_11' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%init_vector_addr_12 = getelementptr i32 %init_vector, i64 0, i64 12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 116 'getelementptr' 'init_vector_addr_12' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 117 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%init_vector_addr_13 = getelementptr i32 %init_vector, i64 0, i64 13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 118 'getelementptr' 'init_vector_addr_13' <Predicate = (init_read)> <Delay = 0.00>
ST_7 : Operation 119 [2/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 119 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_6, i32 6" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 120 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 121 [1/2] (2.32ns)   --->   "%init_vector_load_12 = load i5 %init_vector_addr_12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 121 'load' 'init_vector_load_12' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 122 [1/2] (2.32ns)   --->   "%init_vector_load_13 = load i5 %init_vector_addr_13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 122 'load' 'init_vector_load_13' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%init_vector_addr_14 = getelementptr i32 %init_vector, i64 0, i64 14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 123 'getelementptr' 'init_vector_addr_14' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 124 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%init_vector_addr_15 = getelementptr i32 %init_vector, i64 0, i64 15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 125 'getelementptr' 'init_vector_addr_15' <Predicate = (init_read)> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 126 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_7, i32 7" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 127 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 128 [1/2] (2.32ns)   --->   "%init_vector_load_14 = load i5 %init_vector_addr_14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 128 'load' 'init_vector_load_14' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 129 [1/2] (2.32ns)   --->   "%init_vector_load_15 = load i5 %init_vector_addr_15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 129 'load' 'init_vector_load_15' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%init_vector_addr_16 = getelementptr i32 %init_vector, i64 0, i64 16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 130 'getelementptr' 'init_vector_addr_16' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 131 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%init_vector_addr_17 = getelementptr i32 %init_vector, i64 0, i64 17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 132 'getelementptr' 'init_vector_addr_17' <Predicate = (init_read)> <Delay = 0.00>
ST_9 : Operation 133 [2/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 133 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_8, i32 8" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 134 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 135 [1/2] (2.32ns)   --->   "%init_vector_load_16 = load i5 %init_vector_addr_16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 135 'load' 'init_vector_load_16' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 136 [1/2] (2.32ns)   --->   "%init_vector_load_17 = load i5 %init_vector_addr_17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 136 'load' 'init_vector_load_17' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%init_vector_addr_18 = getelementptr i32 %init_vector, i64 0, i64 18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 137 'getelementptr' 'init_vector_addr_18' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 138 [2/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 138 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%init_vector_addr_19 = getelementptr i32 %init_vector, i64 0, i64 19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 139 'getelementptr' 'init_vector_addr_19' <Predicate = (init_read)> <Delay = 0.00>
ST_10 : Operation 140 [2/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 140 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_9, i32 9" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 141 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 142 [1/2] (2.32ns)   --->   "%init_vector_load_18 = load i5 %init_vector_addr_18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 142 'load' 'init_vector_load_18' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 143 [1/2] (2.32ns)   --->   "%init_vector_load_19 = load i5 %init_vector_addr_19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 143 'load' 'init_vector_load_19' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%init_vector_addr_20 = getelementptr i32 %init_vector, i64 0, i64 20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 144 'getelementptr' 'init_vector_addr_20' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 145 [2/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 145 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%init_vector_addr_21 = getelementptr i32 %init_vector, i64 0, i64 21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 146 'getelementptr' 'init_vector_addr_21' <Predicate = (init_read)> <Delay = 0.00>
ST_11 : Operation 147 [2/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 147 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_10, i32 10" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 148 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 149 [1/2] (2.32ns)   --->   "%init_vector_load_20 = load i5 %init_vector_addr_20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 149 'load' 'init_vector_load_20' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 150 [1/2] (2.32ns)   --->   "%init_vector_load_21 = load i5 %init_vector_addr_21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 150 'load' 'init_vector_load_21' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%init_vector_addr_22 = getelementptr i32 %init_vector, i64 0, i64 22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 151 'getelementptr' 'init_vector_addr_22' <Predicate = (init_read)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 152 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_11, i32 11" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 153 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_13 : Operation 154 [1/2] (2.32ns)   --->   "%init_vector_load_22 = load i5 %init_vector_addr_22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 154 'load' 'init_vector_load_22' <Predicate = (init_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 23> <RAM>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 155 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_12, i32 12" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 155 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_13, i32 13" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 156 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_14, i32 14" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 157 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_15, i32 15" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 158 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_16, i32 16" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 159 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_17, i32 17" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 160 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_18, i32 18" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 161 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_19, i32 19" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 162 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_20, i32 20" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 163 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_21, i32 21" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 164 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln9 = store i32 %init_vector_load_22, i32 22" [SPMV_CSR_src/accelerator/accelerator.cpp:9]   --->   Operation 165 'store' 'store_ln9' <Predicate = (init_read)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln11 = br void %_Z10initialisePiS_b.exit_ifconv" [SPMV_CSR_src/accelerator/accelerator.cpp:11]   --->   Operation 166 'br' 'br_ln11' <Predicate = (init_read)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 167 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 168 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 171 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals"   --->   Operation 172 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices"   --->   Operation 174 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 175 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables"   --->   Operation 176 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 179 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector"   --->   Operation 180 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r" [SPMV_CSR_src/accelerator/accelerator.cpp:37]   --->   Operation 183 'read' 'label_r_read' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 184 [1/1] (0.00ns)   --->   "%specmemcore_ln40 = specmemcore void @_ssdm_op_SpecMemCore, i32 %storage, i64 666, i64 139, i64 18446744073709551615" [SPMV_CSR_src/accelerator/accelerator.cpp:40]   --->   Operation 184 'specmemcore' 'specmemcore_ln40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %subrow_col_indices_load" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 185 'zext' 'zext_ln19' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_25 : Operation 186 [1/1] (0.00ns)   --->   "%storage_addr = getelementptr i32 %storage, i64 0, i64 %zext_ln19" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 186 'getelementptr' 'storage_addr' <Predicate = (mult_enables_load)> <Delay = 0.00>
ST_25 : Operation 187 [2/2] (3.25ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 187 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i32 %subrow_col_indices_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 188 'zext' 'zext_ln19_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_25 : Operation 189 [1/1] (0.00ns)   --->   "%storage_addr_1 = getelementptr i32 %storage, i64 0, i64 %zext_ln19_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 189 'getelementptr' 'storage_addr_1' <Predicate = (mult_enables_load_1)> <Delay = 0.00>
ST_25 : Operation 190 [2/2] (3.25ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 190 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 191 [1/2] (3.25ns)   --->   "%storage_load = load i5 %storage_addr" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 191 'load' 'storage_load' <Predicate = (mult_enables_load)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_26 : Operation 192 [1/2] (3.25ns)   --->   "%storage_load_1 = load i5 %storage_addr_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 192 'load' 'storage_load_1' <Predicate = (mult_enables_load_1)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_26 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i32 %subrow_col_indices_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 193 'zext' 'zext_ln19_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%storage_addr_2 = getelementptr i32 %storage, i64 0, i64 %zext_ln19_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 194 'getelementptr' 'storage_addr_2' <Predicate = (mult_enables_load_2)> <Delay = 0.00>
ST_26 : Operation 195 [2/2] (3.25ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 195 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_26 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i32 %subrow_col_indices_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 196 'zext' 'zext_ln19_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%storage_addr_3 = getelementptr i32 %storage, i64 0, i64 %zext_ln19_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 197 'getelementptr' 'storage_addr_3' <Predicate = (mult_enables_load_3)> <Delay = 0.00>
ST_26 : Operation 198 [2/2] (3.25ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 198 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 199 [2/2] (6.91ns)   --->   "%mul_ln19 = mul i32 %storage_load, i32 %subrow_vals_load" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 199 'mul' 'mul_ln19' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 200 [1/2] (3.25ns)   --->   "%storage_load_2 = load i5 %storage_addr_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 200 'load' 'storage_load_2' <Predicate = (mult_enables_load_2)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>
ST_27 : Operation 201 [1/2] (3.25ns)   --->   "%storage_load_3 = load i5 %storage_addr_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 201 'load' 'storage_load_3' <Predicate = (mult_enables_load_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR_BRAM">   --->   Core 85 'RAM_1WnR_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 23> <RAM>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 202 [1/2] (6.91ns)   --->   "%mul_ln19 = mul i32 %storage_load, i32 %subrow_vals_load" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 202 'mul' 'mul_ln19' <Predicate = (mult_enables_load)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 203 [2/2] (6.91ns)   --->   "%mul_ln19_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 203 'mul' 'mul_ln19_1' <Predicate = (mult_enables_load_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 204 [1/1] (0.69ns)   --->   "%x = select i1 %mult_enables_load, i32 %mul_ln19, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 204 'select' 'x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 205 [1/2] (6.91ns)   --->   "%mul_ln19_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 205 'mul' 'mul_ln19_1' <Predicate = (mult_enables_load_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 206 [2/2] (6.91ns)   --->   "%mul_ln19_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 206 'mul' 'mul_ln19_2' <Predicate = (mult_enables_load_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln18_1 = select i1 %mult_enables_load_1, i32 %mul_ln19_1, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 207 'select' 'select_ln18_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 208 [1/2] (6.91ns)   --->   "%mul_ln19_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 208 'mul' 'mul_ln19_2' <Predicate = (mult_enables_load_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln19_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 209 'mul' 'mul_ln19_3' <Predicate = (mult_enables_load_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.91>
ST_31 : Operation 210 [1/2] (6.91ns)   --->   "%mul_ln19_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3" [SPMV_CSR_src/accelerator/accelerator.cpp:19]   --->   Operation 210 'mul' 'mul_ln19_3' <Predicate = (mult_enables_load_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.92>
ST_32 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_1)   --->   "%select_ln18_2 = select i1 %mult_enables_load_2, i32 %mul_ln19_2, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 211 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln31_1)   --->   "%select_ln18_3 = select i1 %mult_enables_load_3, i32 %mul_ln19_3, i32 0" [SPMV_CSR_src/accelerator/accelerator.cpp:18]   --->   Operation 212 'select' 'select_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i32 %select_ln18_1, i32 %x" [SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51]   --->   Operation 213 'add' 'add_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 214 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln31_1 = add i32 %select_ln18_2, i32 %select_ln18_3" [SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51]   --->   Operation 214 'add' 'add_ln31_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 215 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%x_1 = add i32 %add_ln31_1, i32 %add_ln31" [SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51]   --->   Operation 215 'add' 'x_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 4.14>
ST_33 : Operation 216 [3/3] (4.14ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 216 'call' 'call_ln53' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 5.03>
ST_34 : Operation 217 [2/3] (5.03ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 217 'call' 'call_ln53' <Predicate = true> <Delay = 5.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 4.25>
ST_35 : Operation 218 [1/3] (4.25ns)   --->   "%call_ln53 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0" [SPMV_CSR_src/accelerator/accelerator.cpp:53]   --->   Operation 218 'call' 'call_ln53' <Predicate = true> <Delay = 4.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [SPMV_CSR_src/accelerator/accelerator.cpp:54]   --->   Operation 219 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('init_vector_addr', SPMV_CSR_src/accelerator/accelerator.cpp:9) [40]  (0 ns)
	'load' operation ('init_vector_load', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [41]  (2.32 ns)

 <State 2>: 5.58ns
The critical path consists of the following:
	'load' operation ('init_vector_load', SPMV_CSR_src/accelerator/accelerator.cpp:9) on array 'init_vector' [41]  (2.32 ns)
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [42]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_1', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [45]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_2', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [48]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_3', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [51]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_4', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [54]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_5', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [57]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_6', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [60]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_7', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [63]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_8', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [66]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_9', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [69]  (3.25 ns)

 <State 12>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_10', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [72]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_11', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [75]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_12', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [78]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_13', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [81]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_14', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [84]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_15', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [87]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_16', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [90]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_17', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [93]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_18', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [96]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_19', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [99]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_20', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [102]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_21', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [105]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln9', SPMV_CSR_src/accelerator/accelerator.cpp:9) of variable 'init_vector_load_22', SPMV_CSR_src/accelerator/accelerator.cpp:9 on array 'storage' [108]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('storage_addr', SPMV_CSR_src/accelerator/accelerator.cpp:19) [118]  (0 ns)
	'load' operation ('storage_load', SPMV_CSR_src/accelerator/accelerator.cpp:19) on array 'storage' [119]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('storage_load', SPMV_CSR_src/accelerator/accelerator.cpp:19) on array 'storage' [119]  (3.25 ns)

 <State 27>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln19', SPMV_CSR_src/accelerator/accelerator.cpp:19) [120]  (6.91 ns)

 <State 28>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln19', SPMV_CSR_src/accelerator/accelerator.cpp:19) [120]  (6.91 ns)

 <State 29>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_1', SPMV_CSR_src/accelerator/accelerator.cpp:19) [131]  (6.91 ns)

 <State 30>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_2', SPMV_CSR_src/accelerator/accelerator.cpp:19) [142]  (6.91 ns)

 <State 31>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln19_3', SPMV_CSR_src/accelerator/accelerator.cpp:19) [153]  (6.91 ns)

 <State 32>: 6.92ns
The critical path consists of the following:
	'select' operation ('select_ln18_2', SPMV_CSR_src/accelerator/accelerator.cpp:18) [143]  (0 ns)
	'add' operation ('add_ln31_1', SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51) [156]  (2.55 ns)
	'add' operation ('x', SPMV_CSR_src/accelerator/accelerator.cpp:31->SPMV_CSR_src/accelerator/accelerator.cpp:51) [157]  (4.37 ns)

 <State 33>: 4.14ns
The critical path consists of the following:
	'call' operation ('call_ln53', SPMV_CSR_src/accelerator/accelerator.cpp:53) to 'reduce' [158]  (4.14 ns)

 <State 34>: 5.04ns
The critical path consists of the following:
	'call' operation ('call_ln53', SPMV_CSR_src/accelerator/accelerator.cpp:53) to 'reduce' [158]  (5.04 ns)

 <State 35>: 4.26ns
The critical path consists of the following:
	'call' operation ('call_ln53', SPMV_CSR_src/accelerator/accelerator.cpp:53) to 'reduce' [158]  (4.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
