// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module sikep503_kem_enc_hw_fpsub503_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        R_X_address0,
        R_X_ce0,
        R_X_q0,
        R_Z_address0,
        R_Z_ce0,
        R_Z_q0,
        c_address0,
        c_ce0,
        c_we0,
        c_d0,
        c_address1,
        c_ce1,
        c_q1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] R_X_address0;
output   R_X_ce0;
input  [63:0] R_X_q0;
output  [3:0] R_Z_address0;
output   R_Z_ce0;
input  [63:0] R_Z_q0;
output  [3:0] c_address0;
output   c_ce0;
output   c_we0;
output  [63:0] c_d0;
output  [3:0] c_address1;
output   c_ce1;
input  [63:0] c_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[3:0] c_address0;
reg c_ce0;
reg c_we0;
reg[63:0] c_d0;
reg c_ce1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_done;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_idle;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_ready;
wire   [3:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_X_address0;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_X_ce0;
wire   [3:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_Z_address0;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_Z_ce0;
wire   [3:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_address0;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_ce0;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_we0;
wire   [63:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_d0;
wire   [0:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_borrow_out;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_borrow_out_ap_vld;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_done;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_idle;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_ready;
wire   [3:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_address0;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_ce0;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_we0;
wire   [63:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_d0;
wire   [3:0] grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_address1;
wire    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_ce1;
reg    grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg = 1'b0;
#0 grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg = 1'b0;
end

sikep503_kem_enc_hw_fpsub503_4_Pipeline_VITIS_LOOP_47_1 grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start),
    .ap_done(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_done),
    .ap_idle(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_idle),
    .ap_ready(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_ready),
    .R_X_address0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_X_address0),
    .R_X_ce0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_X_ce0),
    .R_X_q0(R_X_q0),
    .R_Z_address0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_Z_address0),
    .R_Z_ce0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_Z_ce0),
    .R_Z_q0(R_Z_q0),
    .c_address0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_address0),
    .c_ce0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_ce0),
    .c_we0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_we0),
    .c_d0(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_d0),
    .borrow_out(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_borrow_out),
    .borrow_out_ap_vld(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_borrow_out_ap_vld)
);

sikep503_kem_enc_hw_fpsub503_4_Pipeline_VITIS_LOOP_53_2 grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start),
    .ap_done(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_done),
    .ap_idle(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_idle),
    .ap_ready(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_ready),
    .c_address0(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_address0),
    .c_ce0(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_ce0),
    .c_we0(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_we0),
    .c_d0(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_d0),
    .c_address1(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_address1),
    .c_ce1(grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_ce1),
    .c_q1(c_q1),
    .sext_ln45(grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_borrow_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg <= 1'b1;
        end else if ((grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_ready == 1'b1)) begin
            grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg <= 1'b1;
        end else if ((grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_ready == 1'b1)) begin
            grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_address0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        c_address0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_address0;
    end else begin
        c_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_ce0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        c_ce0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_ce0;
    end else begin
        c_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_ce1 = grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_ce1;
    end else begin
        c_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_d0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        c_d0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_d0;
    end else begin
        c_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        c_we0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        c_we0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_c_we0;
    end else begin
        c_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign R_X_address0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_X_address0;

assign R_X_ce0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_X_ce0;

assign R_Z_address0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_Z_address0;

assign R_Z_ce0 = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_R_Z_ce0;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign c_address1 = grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_c_address1;

assign grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start = grp_fpsub503_4_Pipeline_VITIS_LOOP_47_1_fu_18_ap_start_reg;

assign grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start = grp_fpsub503_4_Pipeline_VITIS_LOOP_53_2_fu_29_ap_start_reg;

endmodule //sikep503_kem_enc_hw_fpsub503_4
