INFO-FLOW: Workspace /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1 opened at Sat May 11 11:30:42 PDT 2024
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.79 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.92 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./receiver/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./receiver/solution1/directives.tcl
Execute     set_directive_top -name receiver receiver 
INFO: [HLS 200-1510] Running: set_directive_top -name receiver receiver 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 756.500 MB.
INFO: [HLS 200-10] Analyzing design file 'receiver.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling receiver.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang receiver.cpp -foptimization-record-file=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top receiver -name=receiver 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.32 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/.systemc_flag -fix-errors /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.19 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/all.directive.json -fix-errors /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.47 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.89 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.97 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 1.19 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.4 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.36 seconds. CPU system time: 0.75 seconds. Elapsed time: 10.11 seconds; current allocated memory: 757.945 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.g.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.11 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.6 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.61 sec.
Execute       run_link_or_opt -opt -out /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=receiver -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=receiver -reflow-float-conversion -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1 sec.
Execute       run_link_or_opt -out /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=receiver 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.14 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=receiver -mllvm -hls-db-dir -mllvm /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -x ir /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 6.32 sec.
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_281_22' (receiver.cpp:281:28) in function 'receiver' partially with a factor of 16 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_227_17' (receiver.cpp:227:21) in function 'receiver' partially with a factor of 2 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_217_16' (receiver.cpp:217:21) in function 'receiver' partially with a factor of 4 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_207_15' (receiver.cpp:207:21) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_197_14' (receiver.cpp:197:21) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_187_13' (receiver.cpp:187:21) in function 'receiver' partially with a factor of 32 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_177_12' (receiver.cpp:177:21) in function 'receiver' partially with a factor of 32 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_165_11' (receiver.cpp:165:21) in function 'receiver' partially with a factor of 64 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_148_10' (receiver.cpp:148:24) in function 'receiver' partially with a factor of 32 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_111_5' (receiver.cpp:111:20) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_100_4' (receiver.cpp:100:20) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_91_3' (receiver.cpp:91:19) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_79_2' (receiver.cpp:79:19) in function 'receiver' partially with a factor of 8 (receiver.cpp:31:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_68_1' (receiver.cpp:68:22) in function 'receiver' partially with a factor of 32 (receiver.cpp:31:0)
WARNING: [HLS 214-366] Duplicating function 'fp_int::fp_int()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (receiver.cpp:50:10)
WARNING: [HLS 214-366] Duplicating function 'fp_int::fp_int()' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (receiver.cpp:51:10)
INFO: [HLS 214-178] Inlining function 'fp_int::fp_int()' into 'receiver(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (receiver.cpp:31:0)
INFO: [HLS 214-178] Inlining function 'fp_int::fp_int() (.63)' into 'receiver(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (receiver.cpp:31:0)
INFO: [HLS 214-248] Applying array_partition to 'samples_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:11:0)
INFO: [HLS 214-248] Applying array_partition to 'samples_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:12:0)
INFO: [HLS 214-248] Applying array_partition to 'matched_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:15:0)
INFO: [HLS 214-248] Applying array_partition to 'matched_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'delay_line_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'delay_line_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'filt_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:87:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:88:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_1_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:96:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_1_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:97:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_2_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:107:12)
INFO: [HLS 214-248] Applying array_partition to 'filt_2_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:108:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_I': Cyclic partitioning with factor 64 on dimension 1. (receiver.cpp:161:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_Q': Cyclic partitioning with factor 64 on dimension 1. (receiver.cpp:162:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_1_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:172:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_1_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:173:12)
INFO: [HLS 214-248] Applying array_partition to 'arr_2_I': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:182:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_2_Q': Cyclic partitioning with factor 32 on dimension 1. (receiver.cpp:183:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_3_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:192:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_3_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:193:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_4_I': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:202:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_4_Q': Cyclic partitioning with factor 8 on dimension 1. (receiver.cpp:203:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_5_I': Cyclic partitioning with factor 4 on dimension 1. (receiver.cpp:212:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_5_Q': Cyclic partitioning with factor 4 on dimension 1. (receiver.cpp:213:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_6_I': Cyclic partitioning with factor 2 on dimension 1. (receiver.cpp:222:21)
INFO: [HLS 214-248] Applying array_partition to 'arr_6_Q': Cyclic partitioning with factor 2 on dimension 1. (receiver.cpp:223:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.08 seconds. CPU system time: 0.62 seconds. Elapsed time: 10.71 seconds; current allocated memory: 758.855 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 758.855 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top receiver -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.0.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.89 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 803.781 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.82 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 810.570 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.g.1.bc to /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (receiver.cpp:50) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (receiver.cpp:51) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_68_1' (receiver.cpp:68) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_2' (receiver.cpp:79) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_3' (receiver.cpp:91) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_4' (receiver.cpp:100) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_111_5' (receiver.cpp:111) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_6' (receiver.cpp:118) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_124_7' (receiver.cpp:124) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_130_8' (receiver.cpp:130) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_136_9' (receiver.cpp:136) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_10' (receiver.cpp:148) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_165_11' (receiver.cpp:165) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_177_12' (receiver.cpp:177) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_13' (receiver.cpp:187) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_14' (receiver.cpp:197) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_15' (receiver.cpp:207) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_217_16' (receiver.cpp:217) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_227_17' (receiver.cpp:227) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_235_18' (receiver.cpp:235) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_19' (receiver.cpp:244) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_253_20' (receiver.cpp:253) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_260_21' (receiver.cpp:260) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_281_22' (receiver.cpp:280) in function 'receiver' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_292_23' (receiver.cpp:292) in function 'receiver' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_6_I.V' (receiver.cpp:134) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'filt_6_Q.V' (receiver.cpp:135) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_9_I.V' (receiver.cpp:250) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_9_Q.V' (receiver.cpp:251) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_10_I.V' (receiver.cpp:257) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'arr_10_Q.V' (receiver.cpp:258) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'filt_6_I.V' (receiver.cpp:134) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'filt_6_Q.V' (receiver.cpp:135) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_9_I.V' (receiver.cpp:250) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_9_Q.V' (receiver.cpp:251) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_10_I.V' (receiver.cpp:257) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'arr_10_Q.V' (receiver.cpp:258) in dimension 1 completely.
Command         transform done; 1.72 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (receiver.cpp:277:33) in function 'receiver'... converting 10 basic blocks.
Command         transform done; 0.46 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.18 seconds; current allocated memory: 876.004 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.2.bc -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'real_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'imag_output' 
INFO: [HLS 200-472] Inferring partial write operation for 'samples_I_0' (receiver.cpp:70:15)
INFO: [HLS 200-472] Inferring partial write operation for 'samples_Q_0' (receiver.cpp:71:22)
INFO: [HLS 200-472] Inferring partial write operation for 'samples_I_11' (receiver.cpp:73:24)
INFO: [HLS 200-472] Inferring partial write operation for 'samples_Q_11' (receiver.cpp:74:24)
INFO: [HLS 200-472] Inferring partial write operation for 'delay_line_I_0' (receiver.cpp:81:18)
INFO: [HLS 200-472] Inferring partial write operation for 'delay_line_Q_0' (receiver.cpp:82:25)
INFO: [HLS 200-472] Inferring partial write operation for 'delay_line_I_0' (receiver.cpp:84:18)
INFO: [HLS 200-472] Inferring partial write operation for 'delay_line_Q_0' (receiver.cpp:85:21)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'filt_I.V' (receiver.cpp:93:12)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_Q.V' (receiver.cpp:94:16)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_1_I.V' (receiver.cpp:102:17)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_1_Q.V' (receiver.cpp:103:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_1_I.V.14' (receiver.cpp:105:18)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_1_Q.V.14' (receiver.cpp:106:18)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_2_I.V' (receiver.cpp:113:17)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_2_Q.V' (receiver.cpp:114:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_3_I.V' (receiver.cpp:119:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_3_Q.V' (receiver.cpp:120:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_4_I.V' (receiver.cpp:125:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_4_Q.V' (receiver.cpp:126:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_5_I.V' (receiver.cpp:131:24)
INFO: [HLS 200-472] Inferring partial write operation for 'filt_5_Q.V' (receiver.cpp:132:24)
INFO: [HLS 200-472] Inferring partial write operation for 'matched_I_0' (receiver.cpp:150:15)
INFO: [HLS 200-472] Inferring partial write operation for 'matched_Q_0' (receiver.cpp:151:22)
INFO: [HLS 200-472] Inferring partial write operation for 'matched_I_11' (receiver.cpp:153:24)
INFO: [HLS 200-472] Inferring partial write operation for 'matched_Q_11' (receiver.cpp:154:24)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_I.V' (receiver.cpp:167:15)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_Q.V' (receiver.cpp:168:22)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_1_I.V' (receiver.cpp:179:16)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_1_Q.V' (receiver.cpp:180:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_2_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'arr_2_I.V' (receiver.cpp:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_2_Q.V' (receiver.cpp:190:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_3_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'arr_3_I.V' (receiver.cpp:199:16)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_3_Q.V' (receiver.cpp:200:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_4_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'arr_4_I.V' (receiver.cpp:209:16)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_4_Q.V' (receiver.cpp:210:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_5_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'arr_5_I.V' (receiver.cpp:219:16)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_5_Q.V' (receiver.cpp:220:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_6_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'arr_6_I.V' (receiver.cpp:229:16)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_6_Q.V' (receiver.cpp:230:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_7_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'arr_7_I.V' (receiver.cpp:236:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_7_Q.V' (receiver.cpp:237:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_7_I.V' (receiver.cpp:239:17)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_7_Q.V' (receiver.cpp:240:17)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_8_I.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'arr_8_I.V' (receiver.cpp:245:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_8_Q.V' (receiver.cpp:246:23)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_8_I.V' (receiver.cpp:248:16)
INFO: [HLS 200-472] Inferring partial write operation for 'arr_8_Q.V' (receiver.cpp:249:16)
INFO: [HLS 200-472] Inferring partial write operation for 'real_output' (receiver.cpp:285:21)
INFO: [HLS 200-472] Inferring partial write operation for 'imag_output' (receiver.cpp:286:32)
Command         transform done; 1.84 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.105 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.87 sec.
Command     elaborate done; 26.7 sec.
Execute     ap_eval exec zip -j /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'receiver' ...
Execute       ap_set_top_model receiver 
Execute       get_model_list receiver -filter all-wo-channel -topdown 
Execute       preproc_iomode -model receiver 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_292_23 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_281_22 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_260_21 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_253_20 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_235_18 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_227_17 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_217_16 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_207_15 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_197_14 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_187_13 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_177_12 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_165_11 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_148_10 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_136_9 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       preproc_iomode -model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       preproc_iomode -model receiver_Pipeline_2 
Execute       preproc_iomode -model receiver_Pipeline_1 
Execute       get_model_list receiver -filter all-wo-channel 
INFO-FLOW: Model list for configure: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_136_9 receiver_Pipeline_VITIS_LOOP_148_10 receiver_Pipeline_VITIS_LOOP_165_11 receiver_Pipeline_VITIS_LOOP_177_12 receiver_Pipeline_VITIS_LOOP_187_13 receiver_Pipeline_VITIS_LOOP_197_14 receiver_Pipeline_VITIS_LOOP_207_15 receiver_Pipeline_VITIS_LOOP_217_16 receiver_Pipeline_VITIS_LOOP_227_17 receiver_Pipeline_VITIS_LOOP_235_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_253_20 receiver_Pipeline_VITIS_LOOP_260_21 receiver_Pipeline_VITIS_LOOP_281_22 receiver_Pipeline_VITIS_LOOP_292_23 receiver
INFO-FLOW: Configuring Module : receiver_Pipeline_1 ...
Execute       set_default_model receiver_Pipeline_1 
Execute       apply_spec_resource_limit receiver_Pipeline_1 
INFO-FLOW: Configuring Module : receiver_Pipeline_2 ...
Execute       set_default_model receiver_Pipeline_2 
Execute       apply_spec_resource_limit receiver_Pipeline_2 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_79_2 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_79_2 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_91_3 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_91_3 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_100_4 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_100_4 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_111_5 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_111_5 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_118_6 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_118_6 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_124_7 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_124_7 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_130_8 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_130_8 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_136_9 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_136_9 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_136_9 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_148_10 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_148_10 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_148_10 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_165_11 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_165_11 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_165_11 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_177_12 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_177_12 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_177_12 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_187_13 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_187_13 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_187_13 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_197_14 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_197_14 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_197_14 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_207_15 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_207_15 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_207_15 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_217_16 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_217_16 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_217_16 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_227_17 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_227_17 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_227_17 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_235_18 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_235_18 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_235_18 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_244_19 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_244_19 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_253_20 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_253_20 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_253_20 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_260_21 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_260_21 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_260_21 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_281_22 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_281_22 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_281_22 
INFO-FLOW: Configuring Module : receiver_Pipeline_VITIS_LOOP_292_23 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_292_23 
Execute       apply_spec_resource_limit receiver_Pipeline_VITIS_LOOP_292_23 
INFO-FLOW: Configuring Module : receiver ...
Execute       set_default_model receiver 
Execute       apply_spec_resource_limit receiver 
INFO-FLOW: Model list for preprocess: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_136_9 receiver_Pipeline_VITIS_LOOP_148_10 receiver_Pipeline_VITIS_LOOP_165_11 receiver_Pipeline_VITIS_LOOP_177_12 receiver_Pipeline_VITIS_LOOP_187_13 receiver_Pipeline_VITIS_LOOP_197_14 receiver_Pipeline_VITIS_LOOP_207_15 receiver_Pipeline_VITIS_LOOP_217_16 receiver_Pipeline_VITIS_LOOP_227_17 receiver_Pipeline_VITIS_LOOP_235_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_253_20 receiver_Pipeline_VITIS_LOOP_260_21 receiver_Pipeline_VITIS_LOOP_281_22 receiver_Pipeline_VITIS_LOOP_292_23 receiver
INFO-FLOW: Preprocessing Module: receiver_Pipeline_1 ...
Execute       set_default_model receiver_Pipeline_1 
Execute       cdfg_preprocess -model receiver_Pipeline_1 
Execute       rtl_gen_preprocess receiver_Pipeline_1 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_2 ...
Execute       set_default_model receiver_Pipeline_2 
Execute       cdfg_preprocess -model receiver_Pipeline_2 
Execute       rtl_gen_preprocess receiver_Pipeline_2 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_68_1 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_79_2 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_79_2 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_91_3 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_91_3 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_100_4 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_100_4 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_111_5 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_111_5 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_118_6 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_118_6 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_124_7 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_124_7 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_130_8 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_130_8 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_136_9 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_136_9 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_136_9 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_136_9 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_148_10 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_148_10 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_148_10 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_148_10 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_165_11 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_165_11 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_165_11 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_165_11 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_177_12 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_177_12 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_177_12 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_177_12 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_187_13 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_187_13 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_187_13 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_187_13 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_197_14 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_197_14 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_197_14 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_197_14 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_207_15 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_207_15 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_207_15 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_207_15 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_217_16 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_217_16 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_217_16 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_217_16 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_227_17 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_227_17 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_227_17 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_227_17 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_235_18 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_235_18 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_235_18 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_235_18 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_244_19 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_244_19 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_253_20 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_253_20 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_253_20 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_253_20 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_260_21 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_260_21 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_260_21 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_260_21 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_281_22 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_281_22 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_281_22 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_281_22 
INFO-FLOW: Preprocessing Module: receiver_Pipeline_VITIS_LOOP_292_23 ...
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_292_23 
Execute       cdfg_preprocess -model receiver_Pipeline_VITIS_LOOP_292_23 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_292_23 
INFO-FLOW: Preprocessing Module: receiver ...
Execute       set_default_model receiver 
Execute       cdfg_preprocess -model receiver 
Execute       rtl_gen_preprocess receiver 
INFO-FLOW: Model list for synthesis: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_136_9 receiver_Pipeline_VITIS_LOOP_148_10 receiver_Pipeline_VITIS_LOOP_165_11 receiver_Pipeline_VITIS_LOOP_177_12 receiver_Pipeline_VITIS_LOOP_187_13 receiver_Pipeline_VITIS_LOOP_197_14 receiver_Pipeline_VITIS_LOOP_207_15 receiver_Pipeline_VITIS_LOOP_217_16 receiver_Pipeline_VITIS_LOOP_227_17 receiver_Pipeline_VITIS_LOOP_235_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_253_20 receiver_Pipeline_VITIS_LOOP_260_21 receiver_Pipeline_VITIS_LOOP_281_22 receiver_Pipeline_VITIS_LOOP_292_23 receiver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_1 
Execute       schedule -model receiver_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.108 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_1.
Execute       set_default_model receiver_Pipeline_1 
Execute       bind -model receiver_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.108 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_2 
Execute       schedule -model receiver_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.108 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_2.
Execute       set_default_model receiver_Pipeline_2 
Execute       bind -model receiver_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.108 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_68_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_68_1.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_68_1 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_68_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.110 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_68_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_79_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_79_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.112 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_79_2.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_79_2 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_79_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.112 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_79_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_91_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_5) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.112 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_91_3.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_91_3 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_91_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.112 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_91_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_100_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_100_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_100_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.114 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_100_4.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_100_4 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_100_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.114 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_100_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_111_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_111_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_111_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_111_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.115 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_111_5.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_111_5 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_111_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.115 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_111_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_118_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_118_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_118_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_118_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.116 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_118_6.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_118_6 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_118_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.116 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_118_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_124_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_124_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_124_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.117 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_124_7.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_124_7 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_124_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.117 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_124_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_130_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_130_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_130_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.117 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_130_8.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_130_8 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_130_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.117 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_130_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_136_9 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_136_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_136_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.118 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_136_9.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_136_9 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_136_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.118 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_136_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_148_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_148_10 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_148_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_148_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.120 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_148_10.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_148_10 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_148_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.120 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_148_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_165_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_165_11 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_165_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_286) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_284) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_282) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_280) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_278) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_276) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_274) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_272) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_270) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_268) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_266) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_264) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_262) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_260) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_258) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_256) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_254) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_252) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_250) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_248) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_246) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_244) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_242) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_240) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_238) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_236) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_234) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_232) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_230) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_228) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_226) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_224) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_222) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_220) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_218) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_216) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_214) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_212) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_210) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_208) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_206) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_204) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_202) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_200) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_198) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_196) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_194) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_130) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_126) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_124) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_122) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_120) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_118) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_116) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_114) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_112) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_110) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_108) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_106) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_102) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_98) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_96) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_94) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_92) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_90) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_88) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_82) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_80) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_78) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_76) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_74) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_70) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_66) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_62) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_56) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_46) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_44) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_34) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_32) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_165_11'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.4 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.130 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_165_11.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_165_11 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_165_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.131 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.46 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_165_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_177_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_177_12 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_177_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_177_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_177_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.135 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_177_12.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_177_12 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_177_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.135 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_177_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_187_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_187_13 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_187_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_187_13'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.140 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_187_13.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_187_13 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_187_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.140 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_187_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_197_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_197_14 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_197_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_197_14'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.143 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_197_14.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_197_14 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_197_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.143 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_197_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_207_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_207_15 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_207_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_207_15'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.144 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_207_15.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_207_15 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_207_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.144 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_207_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_217_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_217_16 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_217_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_217_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_217_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.146 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_217_16.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_217_16 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_217_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.146 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_217_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_227_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_227_17 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_227_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_227_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_227_17'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.146 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_227_17.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_227_17 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_227_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.146 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_227_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_235_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_235_18 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_235_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_235_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.147 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_235_18.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_235_18 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_235_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.147 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_235_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_244_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_244_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_244_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_244_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.147 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_244_19.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_244_19 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_244_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.147 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_244_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_253_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_253_20 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_253_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_253_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_253_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_253_20.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_253_20 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_253_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_253_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_260_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_260_21 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_260_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_260_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_260_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_260_21.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_260_21 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_260_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.148 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_260_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_281_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_281_22 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_281_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1347_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1348_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln813_24) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_281_22'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_1') on array 'matched_I_12' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_3') on array 'matched_I_12' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_5') on array 'matched_I_12' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_7') on array 'matched_I_12' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
WARNING: [HLS 200-885] The II Violation in module 'receiver_Pipeline_VITIS_LOOP_281_22' (loop 'VITIS_LOOP_281_22'): Unable to schedule 'load' operation ('matched_I_12_load_13') on array 'matched_I_12' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'matched_I_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 13, loop 'VITIS_LOOP_281_22'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.67 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.150 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_281_22.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_281_22 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_281_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.151 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_281_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver_Pipeline_VITIS_LOOP_292_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_292_23 
Execute       schedule -model receiver_Pipeline_VITIS_LOOP_292_23 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_292_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_292_23'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.152 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.sched.adb -f 
INFO-FLOW: Finish scheduling receiver_Pipeline_VITIS_LOOP_292_23.
Execute       set_default_model receiver_Pipeline_VITIS_LOOP_292_23 
Execute       bind -model receiver_Pipeline_VITIS_LOOP_292_23 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.152 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.bind.adb -f 
INFO-FLOW: Finish binding receiver_Pipeline_VITIS_LOOP_292_23.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model receiver 
Execute       schedule -model receiver 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.155 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.2 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.sched.adb -f 
INFO-FLOW: Finish scheduling receiver.
Execute       set_default_model receiver 
Execute       bind -model receiver 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.74 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.156 GB.
Execute       syn_report -verbosereport -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.52 sec.
Execute       db_write -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.bind.adb -f 
INFO-FLOW: Finish binding receiver.
Execute       get_model_list receiver -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess receiver_Pipeline_1 
Execute       rtl_gen_preprocess receiver_Pipeline_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_68_1 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_79_2 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_91_3 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_100_4 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_111_5 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_118_6 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_124_7 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_130_8 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_136_9 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_148_10 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_165_11 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_177_12 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_187_13 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_197_14 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_207_15 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_217_16 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_227_17 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_235_18 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_244_19 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_253_20 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_260_21 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_281_22 
Execute       rtl_gen_preprocess receiver_Pipeline_VITIS_LOOP_292_23 
Execute       rtl_gen_preprocess receiver 
INFO-FLOW: Model list for RTL generation: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_136_9 receiver_Pipeline_VITIS_LOOP_148_10 receiver_Pipeline_VITIS_LOOP_165_11 receiver_Pipeline_VITIS_LOOP_177_12 receiver_Pipeline_VITIS_LOOP_187_13 receiver_Pipeline_VITIS_LOOP_197_14 receiver_Pipeline_VITIS_LOOP_207_15 receiver_Pipeline_VITIS_LOOP_217_16 receiver_Pipeline_VITIS_LOOP_227_17 receiver_Pipeline_VITIS_LOOP_235_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_253_20 receiver_Pipeline_VITIS_LOOP_260_21 receiver_Pipeline_VITIS_LOOP_281_22 receiver_Pipeline_VITIS_LOOP_292_23 receiver
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_1 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.157 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_1 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_1 
Execute       gen_rtl receiver_Pipeline_1 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_1 
Execute       syn_report -csynth -model receiver_Pipeline_1 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_1 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_1 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_1 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.adb 
Execute       db_write -model receiver_Pipeline_1 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_1 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_2 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.158 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_2 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_2 
Execute       gen_rtl receiver_Pipeline_2 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_2 
Execute       syn_report -csynth -model receiver_Pipeline_2 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_2 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_2 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_2 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.adb 
Execute       db_write -model receiver_Pipeline_2 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_2 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_68_1 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_68_1' pipeline 'VITIS_LOOP_68_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_68_1'.
INFO: [RTMG 210-278] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.161 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_68_1 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_68_1 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_68_1 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_68_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_68_1 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_68_1_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_68_1 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_68_1 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_68_1 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_68_1 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_79_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_79_2 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_79_2' pipeline 'VITIS_LOOP_79_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_79_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.167 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_79_2 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_79_2 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_79_2 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_79_2 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_79_2 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_79_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_79_2 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_79_2_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_79_2 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_79_2 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_79_2 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_79_2 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_91_3 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_91_3' pipeline 'VITIS_LOOP_91_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15s_18s_33_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_15s_33_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_91_3'.
INFO: [RTMG 210-279] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.172 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_91_3 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_91_3 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_91_3 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_91_3 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_91_3 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_91_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_91_3 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_91_3_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_91_3 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_91_3 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_91_3 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_91_3 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_100_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_100_4 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_100_4' pipeline 'VITIS_LOOP_100_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_100_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.176 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_100_4 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_100_4 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_100_4 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_100_4 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_100_4 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_100_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_100_4 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_100_4_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_100_4 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_100_4 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_100_4 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_100_4 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_111_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_111_5 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_111_5' pipeline 'VITIS_LOOP_111_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_111_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.180 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_111_5 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_111_5 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_111_5 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_111_5 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_111_5 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_111_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_111_5 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_111_5_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_111_5 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_111_5 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_111_5 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_111_5 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_118_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_118_6 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_118_6' pipeline 'VITIS_LOOP_118_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_73_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_118_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.183 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_118_6 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_118_6 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_118_6 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_118_6 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_118_6 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_118_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_118_6 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_118_6_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_118_6 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_118_6 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_118_6 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_118_6 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_124_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_124_7 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_124_7' pipeline 'VITIS_LOOP_124_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_124_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.184 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_124_7 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_124_7 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_124_7 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_124_7 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_124_7 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_124_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_124_7 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_124_7_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_124_7 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_124_7 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_124_7 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_124_7 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_130_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_130_8 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_130_8' pipeline 'VITIS_LOOP_130_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_130_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.185 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_130_8 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_130_8 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_130_8 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_130_8 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_130_8 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_130_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_130_8 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_130_8_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_130_8 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_130_8 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_130_8 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_130_8 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_136_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_136_9 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_136_9' pipeline 'VITIS_LOOP_136_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_136_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.187 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_136_9 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_136_9 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_136_9 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_136_9 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_136_9 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_136_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_136_9 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_136_9_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_136_9 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_136_9 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_136_9 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_136_9 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_148_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_148_10 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_148_10' pipeline 'VITIS_LOOP_148_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_148_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.190 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_148_10 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_148_10 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_148_10 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_148_10 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_148_10 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_148_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_148_10 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_148_10_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_148_10 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_148_10 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_148_10 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_148_10 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_165_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_165_11 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_165_11' pipeline 'VITIS_LOOP_165_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_18s_34_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_16s_34_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_165_11'.
INFO: [RTMG 210-279] Implementing memory 'receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R' using auto ROMs.
Command       create_rtl_model done; 0.29 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.213 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_165_11 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_165_11 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_165_11 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_165_11 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_165_11 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_165_11_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_165_11 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_165_11_csynth.xml 
Command       syn_report done; 0.12 sec.
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_165_11 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.59 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_165_11 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.adb 
Command       db_write done; 0.2 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_165_11 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_165_11 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_177_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_177_12 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_177_12' pipeline 'VITIS_LOOP_177_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_177_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 1.235 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_177_12 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_177_12 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_177_12 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_177_12 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_177_12 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_177_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_177_12 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_177_12_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_177_12 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.33 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_177_12 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_177_12 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_177_12 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_187_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_187_13 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_187_13' pipeline 'VITIS_LOOP_187_13' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_187_13'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.245 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_187_13 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_187_13 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_187_13 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_187_13 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_187_13 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_187_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_187_13 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_187_13_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_187_13 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.34 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_187_13 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_187_13 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_187_13 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_197_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_197_14 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_197_14' pipeline 'VITIS_LOOP_197_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_197_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.257 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_197_14 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_197_14 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_197_14 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_197_14 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_197_14 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_197_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_197_14 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_197_14_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_197_14 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.23 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_197_14 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_197_14 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_197_14 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_207_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_207_15 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_207_15' pipeline 'VITIS_LOOP_207_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_207_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.263 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_207_15 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_207_15 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_207_15 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_207_15 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_207_15 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_207_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_207_15 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_207_15_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_207_15 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_207_15 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_207_15 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_207_15 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_217_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_217_16 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_217_16' pipeline 'VITIS_LOOP_217_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_217_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.266 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_217_16 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_217_16 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_217_16 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_217_16 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_217_16 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_217_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_217_16 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_217_16_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_217_16 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_217_16 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_217_16 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_217_16 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_227_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_227_17 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_227_17' pipeline 'VITIS_LOOP_227_17' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_227_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.269 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_227_17 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_227_17 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_227_17 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_227_17 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_227_17 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_227_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_227_17 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_227_17_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_227_17 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_227_17 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_227_17 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_227_17 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_235_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_235_18 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_235_18' pipeline 'VITIS_LOOP_235_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_235_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.270 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_235_18 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_235_18 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_235_18 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_235_18 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_235_18 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_235_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_235_18 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_235_18_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_235_18 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_235_18 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_235_18 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_235_18 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_244_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_244_19 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_244_19' pipeline 'VITIS_LOOP_244_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_244_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.272 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_244_19 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_244_19 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_244_19 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_244_19 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_244_19 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_244_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_244_19 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_244_19_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_244_19 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_244_19 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_244_19 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_244_19 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_253_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_253_20 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_253_20' pipeline 'VITIS_LOOP_253_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_253_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.273 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_253_20 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_253_20 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_253_20 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_253_20 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_253_20 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_253_20_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_253_20 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_253_20_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_253_20 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_253_20 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_253_20 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_253_20 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_260_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_260_21 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_260_21' pipeline 'VITIS_LOOP_260_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_260_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.274 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_260_21 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_260_21 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_260_21 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_260_21 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_260_21 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_260_21_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_260_21 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_260_21_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_260_21 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_260_21 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_260_21 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_260_21 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_281_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_281_22 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_281_22' pipeline 'VITIS_LOOP_281_22' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_24s_18s_40s_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_mulsub_24s_18s_40s_40_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_24s_18s_40_4_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_281_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.278 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_281_22 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_281_22 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_281_22 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_281_22 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_281_22 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_281_22_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_281_22 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_281_22_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_281_22 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_281_22 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_281_22 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_281_22 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver_Pipeline_VITIS_LOOP_292_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver_Pipeline_VITIS_LOOP_292_23 -top_prefix receiver_ -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'receiver_Pipeline_VITIS_LOOP_292_23' pipeline 'VITIS_LOOP_292_23' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver_Pipeline_VITIS_LOOP_292_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.285 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_292_23 -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver_receiver_Pipeline_VITIS_LOOP_292_23 
Execute       gen_rtl receiver_Pipeline_VITIS_LOOP_292_23 -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver_receiver_Pipeline_VITIS_LOOP_292_23 
Execute       syn_report -csynth -model receiver_Pipeline_VITIS_LOOP_292_23 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_292_23_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model receiver_Pipeline_VITIS_LOOP_292_23 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_Pipeline_VITIS_LOOP_292_23_csynth.xml 
Execute       syn_report -verbosereport -model receiver_Pipeline_VITIS_LOOP_292_23 -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_292_23 -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.adb 
Execute       db_write -model receiver_Pipeline_VITIS_LOOP_292_23 -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver_Pipeline_VITIS_LOOP_292_23 -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'receiver' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model receiver -top_prefix  -sub_prefix receiver_ -mg_file /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/input_r_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_i_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'receiver/output_q_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'receiver' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'carrier_pos_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_I_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_Q_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'corr_abs_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24s_24s_48_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_17s_18s_34_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_34_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'receiver'.
INFO: [RTMG 210-279] Implementing memory 'receiver_cos_coefficients_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'receiver_sin_coefficients_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_delay_line_I_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_matched_I_1_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_real_output_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_1_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_2_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_3_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_filt_5_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_1_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_2_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_3_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_4_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_5_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_6_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_7_I_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'receiver_arr_8_I_V_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.34 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.317 GB.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       gen_rtl receiver -istop -style xilinx -f -lang vhdl -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/vhdl/receiver 
Command       gen_rtl done; 0.39 sec.
Execute       gen_rtl receiver -istop -style xilinx -f -lang vlog -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/verilog/receiver 
Command       gen_rtl done; 0.2 sec.
Execute       syn_report -csynth -model receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.2 sec.
Execute       syn_report -rtlxml -model receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/receiver_csynth.xml 
Command       syn_report done; 0.18 sec.
Execute       syn_report -verbosereport -model receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 1.71 sec.
Execute       db_write -model receiver -f -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.adb 
Command       db_write done; 0.25 sec.
Execute       db_write -model receiver -bindview -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info receiver -p /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver 
Execute       export_constraint_db -f -tool general -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute       syn_report -designview -model receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.design.xml 
Command       syn_report done; 1.38 sec.
Execute       syn_report -csynthDesign -model receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model receiver -o /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.protoinst 
Execute       sc_get_clocks receiver 
Execute       sc_get_portdomain receiver 
INFO-FLOW: Model list for RTL component generation: receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_136_9 receiver_Pipeline_VITIS_LOOP_148_10 receiver_Pipeline_VITIS_LOOP_165_11 receiver_Pipeline_VITIS_LOOP_177_12 receiver_Pipeline_VITIS_LOOP_187_13 receiver_Pipeline_VITIS_LOOP_197_14 receiver_Pipeline_VITIS_LOOP_207_15 receiver_Pipeline_VITIS_LOOP_217_16 receiver_Pipeline_VITIS_LOOP_227_17 receiver_Pipeline_VITIS_LOOP_235_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_253_20 receiver_Pipeline_VITIS_LOOP_260_21 receiver_Pipeline_VITIS_LOOP_281_22 receiver_Pipeline_VITIS_LOOP_292_23 receiver
INFO-FLOW: Handling components in module [receiver_Pipeline_1] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_2] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_68_1] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_79_2] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_91_3] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
INFO-FLOW: Found component receiver_mul_mul_15s_18s_33_4_1.
INFO-FLOW: Append model receiver_mul_mul_15s_18s_33_4_1
INFO-FLOW: Found component receiver_mul_mul_18s_15s_33_4_1.
INFO-FLOW: Append model receiver_mul_mul_18s_15s_33_4_1
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_100_4] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_111_5] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_118_6] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.compgen.tcl 
INFO-FLOW: Found component receiver_mux_73_18_1_1.
INFO-FLOW: Append model receiver_mux_73_18_1_1
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_124_7] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_130_8] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_136_9] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_148_10] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_165_11] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.compgen.tcl 
INFO-FLOW: Found component receiver_mul_mul_16s_18s_34_4_1.
INFO-FLOW: Append model receiver_mul_mul_16s_18s_34_4_1
INFO-FLOW: Found component receiver_mul_mul_18s_16s_34_4_1.
INFO-FLOW: Append model receiver_mul_mul_18s_16s_34_4_1
INFO-FLOW: Found component receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_177_12] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_187_13] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_197_14] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_207_15] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_217_16] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_227_17] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_235_18] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_244_19] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_253_20] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_260_21] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_281_22] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.compgen.tcl 
INFO-FLOW: Found component receiver_mul_mul_24s_18s_40_4_1.
INFO-FLOW: Append model receiver_mul_mul_24s_18s_40_4_1
INFO-FLOW: Found component receiver_mac_mulsub_24s_18s_40s_40_4_1.
INFO-FLOW: Append model receiver_mac_mulsub_24s_18s_40s_40_4_1
INFO-FLOW: Found component receiver_mac_muladd_24s_18s_40s_40_4_1.
INFO-FLOW: Append model receiver_mac_muladd_24s_18s_40s_40_4_1
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver_Pipeline_VITIS_LOOP_292_23] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.compgen.tcl 
INFO-FLOW: Found component receiver_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [receiver] ... 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
INFO-FLOW: Found component receiver_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model receiver_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component receiver_mul_24s_24s_48_3_1.
INFO-FLOW: Append model receiver_mul_24s_24s_48_3_1
INFO-FLOW: Found component receiver_mul_mul_18s_18s_34_4_1.
INFO-FLOW: Append model receiver_mul_mul_18s_18s_34_4_1
INFO-FLOW: Found component receiver_mul_mul_17s_18s_34_4_1.
INFO-FLOW: Append model receiver_mul_mul_17s_18s_34_4_1
INFO-FLOW: Found component receiver_cos_coefficients_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_cos_coefficients_table_V_ROM_AUTO_1R
INFO-FLOW: Found component receiver_sin_coefficients_table_V_ROM_AUTO_1R.
INFO-FLOW: Append model receiver_sin_coefficients_table_V_ROM_AUTO_1R
INFO-FLOW: Found component receiver_delay_line_I_7_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_delay_line_I_7_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_matched_I_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_matched_I_1_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_real_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_real_output_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_1_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_1_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_2_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_2_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_3_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_3_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_filt_5_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_filt_5_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_1_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_1_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_2_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_2_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_3_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_3_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_4_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_4_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_5_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_5_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_6_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_6_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_7_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_7_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_arr_8_I_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model receiver_arr_8_I_V_RAM_AUTO_1R1W
INFO-FLOW: Found component receiver_control_s_axi.
INFO-FLOW: Append model receiver_control_s_axi
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Found component receiver_regslice_both.
INFO-FLOW: Append model receiver_regslice_both
INFO-FLOW: Append model receiver_Pipeline_1
INFO-FLOW: Append model receiver_Pipeline_2
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_79_2
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_91_3
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_100_4
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_111_5
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_118_6
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_124_7
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_130_8
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_136_9
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_148_10
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_165_11
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_177_12
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_187_13
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_197_14
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_207_15
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_217_16
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_227_17
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_235_18
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_244_19
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_253_20
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_260_21
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_281_22
INFO-FLOW: Append model receiver_Pipeline_VITIS_LOOP_292_23
INFO-FLOW: Append model receiver
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_mul_15s_18s_33_4_1 receiver_mul_mul_18s_15s_33_4_1 receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mux_73_18_1_1 receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_mul_16s_18s_34_4_1 receiver_mul_mul_18s_16s_34_4_1 receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_mul_mul_24s_18s_40_4_1 receiver_mac_mulsub_24s_18s_40s_40_4_1 receiver_mac_muladd_24s_18s_40s_40_4_1 receiver_flow_control_loop_pipe_sequential_init receiver_flow_control_loop_pipe_sequential_init receiver_fcmp_32ns_32ns_1_2_no_dsp_1 receiver_mul_24s_24s_48_3_1 receiver_mul_mul_18s_18s_34_4_1 receiver_mul_mul_17s_18s_34_4_1 receiver_cos_coefficients_table_V_ROM_AUTO_1R receiver_sin_coefficients_table_V_ROM_AUTO_1R receiver_delay_line_I_7_RAM_AUTO_1R1W receiver_matched_I_1_RAM_AUTO_1R1W receiver_real_output_RAM_AUTO_1R1W receiver_filt_I_V_RAM_AUTO_1R1W receiver_filt_1_I_V_RAM_AUTO_1R1W receiver_filt_2_I_V_RAM_AUTO_1R1W receiver_filt_3_I_V_RAM_AUTO_1R1W receiver_filt_5_I_V_RAM_AUTO_1R1W receiver_arr_I_V_RAM_AUTO_1R1W receiver_arr_1_I_V_RAM_AUTO_1R1W receiver_arr_2_I_V_RAM_AUTO_1R1W receiver_arr_3_I_V_RAM_AUTO_1R1W receiver_arr_4_I_V_RAM_AUTO_1R1W receiver_arr_5_I_V_RAM_AUTO_1R1W receiver_arr_6_I_V_RAM_AUTO_1R1W receiver_arr_7_I_V_RAM_AUTO_1R1W receiver_arr_8_I_V_RAM_AUTO_1R1W receiver_control_s_axi receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_regslice_both receiver_Pipeline_1 receiver_Pipeline_2 receiver_Pipeline_VITIS_LOOP_68_1 receiver_Pipeline_VITIS_LOOP_79_2 receiver_Pipeline_VITIS_LOOP_91_3 receiver_Pipeline_VITIS_LOOP_100_4 receiver_Pipeline_VITIS_LOOP_111_5 receiver_Pipeline_VITIS_LOOP_118_6 receiver_Pipeline_VITIS_LOOP_124_7 receiver_Pipeline_VITIS_LOOP_130_8 receiver_Pipeline_VITIS_LOOP_136_9 receiver_Pipeline_VITIS_LOOP_148_10 receiver_Pipeline_VITIS_LOOP_165_11 receiver_Pipeline_VITIS_LOOP_177_12 receiver_Pipeline_VITIS_LOOP_187_13 receiver_Pipeline_VITIS_LOOP_197_14 receiver_Pipeline_VITIS_LOOP_207_15 receiver_Pipeline_VITIS_LOOP_217_16 receiver_Pipeline_VITIS_LOOP_227_17 receiver_Pipeline_VITIS_LOOP_235_18 receiver_Pipeline_VITIS_LOOP_244_19 receiver_Pipeline_VITIS_LOOP_253_20 receiver_Pipeline_VITIS_LOOP_260_21 receiver_Pipeline_VITIS_LOOP_281_22 receiver_Pipeline_VITIS_LOOP_292_23 receiver
INFO-FLOW: Generating /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_mul_15s_18s_33_4_1
INFO-FLOW: To file: write model receiver_mul_mul_18s_15s_33_4_1
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mux_73_18_1_1
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_mul_16s_18s_34_4_1
INFO-FLOW: To file: write model receiver_mul_mul_18s_16s_34_4_1
INFO-FLOW: To file: write model receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_mul_mul_24s_18s_40_4_1
INFO-FLOW: To file: write model receiver_mac_mulsub_24s_18s_40s_40_4_1
INFO-FLOW: To file: write model receiver_mac_muladd_24s_18s_40s_40_4_1
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model receiver_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model receiver_mul_24s_24s_48_3_1
INFO-FLOW: To file: write model receiver_mul_mul_18s_18s_34_4_1
INFO-FLOW: To file: write model receiver_mul_mul_17s_18s_34_4_1
INFO-FLOW: To file: write model receiver_cos_coefficients_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_sin_coefficients_table_V_ROM_AUTO_1R
INFO-FLOW: To file: write model receiver_delay_line_I_7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_matched_I_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_real_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_1_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_2_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_3_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_filt_5_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_1_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_2_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_3_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_4_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_5_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_6_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_7_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_arr_8_I_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model receiver_control_s_axi
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_regslice_both
INFO-FLOW: To file: write model receiver_Pipeline_1
INFO-FLOW: To file: write model receiver_Pipeline_2
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_79_2
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_91_3
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_100_4
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_111_5
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_118_6
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_124_7
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_130_8
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_136_9
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_148_10
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_165_11
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_177_12
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_187_13
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_197_14
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_207_15
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_217_16
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_227_17
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_235_18
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_244_19
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_253_20
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_260_21
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_281_22
INFO-FLOW: To file: write model receiver_Pipeline_VITIS_LOOP_292_23
INFO-FLOW: To file: write model receiver
INFO-FLOW: Generating /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/vhdl' dstVlogDir='/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/vlog' tclDir='/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db' modelList='receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_15s_18s_33_4_1
receiver_mul_mul_18s_15s_33_4_1
receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_73_18_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_16s_18s_34_4_1
receiver_mul_mul_18s_16s_34_4_1
receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_24s_18s_40_4_1
receiver_mac_mulsub_24s_18s_40s_40_4_1
receiver_mac_muladd_24s_18s_40s_40_4_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_fcmp_32ns_32ns_1_2_no_dsp_1
receiver_mul_24s_24s_48_3_1
receiver_mul_mul_18s_18s_34_4_1
receiver_mul_mul_17s_18s_34_4_1
receiver_cos_coefficients_table_V_ROM_AUTO_1R
receiver_sin_coefficients_table_V_ROM_AUTO_1R
receiver_delay_line_I_7_RAM_AUTO_1R1W
receiver_matched_I_1_RAM_AUTO_1R1W
receiver_real_output_RAM_AUTO_1R1W
receiver_filt_I_V_RAM_AUTO_1R1W
receiver_filt_1_I_V_RAM_AUTO_1R1W
receiver_filt_2_I_V_RAM_AUTO_1R1W
receiver_filt_3_I_V_RAM_AUTO_1R1W
receiver_filt_5_I_V_RAM_AUTO_1R1W
receiver_arr_I_V_RAM_AUTO_1R1W
receiver_arr_1_I_V_RAM_AUTO_1R1W
receiver_arr_2_I_V_RAM_AUTO_1R1W
receiver_arr_3_I_V_RAM_AUTO_1R1W
receiver_arr_4_I_V_RAM_AUTO_1R1W
receiver_arr_5_I_V_RAM_AUTO_1R1W
receiver_arr_6_I_V_RAM_AUTO_1R1W
receiver_arr_7_I_V_RAM_AUTO_1R1W
receiver_arr_8_I_V_RAM_AUTO_1R1W
receiver_control_s_axi
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_Pipeline_1
receiver_Pipeline_2
receiver_Pipeline_VITIS_LOOP_68_1
receiver_Pipeline_VITIS_LOOP_79_2
receiver_Pipeline_VITIS_LOOP_91_3
receiver_Pipeline_VITIS_LOOP_100_4
receiver_Pipeline_VITIS_LOOP_111_5
receiver_Pipeline_VITIS_LOOP_118_6
receiver_Pipeline_VITIS_LOOP_124_7
receiver_Pipeline_VITIS_LOOP_130_8
receiver_Pipeline_VITIS_LOOP_136_9
receiver_Pipeline_VITIS_LOOP_148_10
receiver_Pipeline_VITIS_LOOP_165_11
receiver_Pipeline_VITIS_LOOP_177_12
receiver_Pipeline_VITIS_LOOP_187_13
receiver_Pipeline_VITIS_LOOP_197_14
receiver_Pipeline_VITIS_LOOP_207_15
receiver_Pipeline_VITIS_LOOP_217_16
receiver_Pipeline_VITIS_LOOP_227_17
receiver_Pipeline_VITIS_LOOP_235_18
receiver_Pipeline_VITIS_LOOP_244_19
receiver_Pipeline_VITIS_LOOP_253_20
receiver_Pipeline_VITIS_LOOP_260_21
receiver_Pipeline_VITIS_LOOP_281_22
receiver_Pipeline_VITIS_LOOP_292_23
receiver
' expOnly='0'
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.17 sec.
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.compgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.11 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.28 seconds; current allocated memory: 1.336 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='receiver_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_15s_18s_33_4_1
receiver_mul_mul_18s_15s_33_4_1
receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_73_18_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_16s_18s_34_4_1
receiver_mul_mul_18s_16s_34_4_1
receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_24s_18s_40_4_1
receiver_mac_mulsub_24s_18s_40s_40_4_1
receiver_mac_muladd_24s_18s_40s_40_4_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_fcmp_32ns_32ns_1_2_no_dsp_1
receiver_mul_24s_24s_48_3_1
receiver_mul_mul_18s_18s_34_4_1
receiver_mul_mul_17s_18s_34_4_1
receiver_cos_coefficients_table_V_ROM_AUTO_1R
receiver_sin_coefficients_table_V_ROM_AUTO_1R
receiver_delay_line_I_7_RAM_AUTO_1R1W
receiver_matched_I_1_RAM_AUTO_1R1W
receiver_real_output_RAM_AUTO_1R1W
receiver_filt_I_V_RAM_AUTO_1R1W
receiver_filt_1_I_V_RAM_AUTO_1R1W
receiver_filt_2_I_V_RAM_AUTO_1R1W
receiver_filt_3_I_V_RAM_AUTO_1R1W
receiver_filt_5_I_V_RAM_AUTO_1R1W
receiver_arr_I_V_RAM_AUTO_1R1W
receiver_arr_1_I_V_RAM_AUTO_1R1W
receiver_arr_2_I_V_RAM_AUTO_1R1W
receiver_arr_3_I_V_RAM_AUTO_1R1W
receiver_arr_4_I_V_RAM_AUTO_1R1W
receiver_arr_5_I_V_RAM_AUTO_1R1W
receiver_arr_6_I_V_RAM_AUTO_1R1W
receiver_arr_7_I_V_RAM_AUTO_1R1W
receiver_arr_8_I_V_RAM_AUTO_1R1W
receiver_control_s_axi
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_Pipeline_1
receiver_Pipeline_2
receiver_Pipeline_VITIS_LOOP_68_1
receiver_Pipeline_VITIS_LOOP_79_2
receiver_Pipeline_VITIS_LOOP_91_3
receiver_Pipeline_VITIS_LOOP_100_4
receiver_Pipeline_VITIS_LOOP_111_5
receiver_Pipeline_VITIS_LOOP_118_6
receiver_Pipeline_VITIS_LOOP_124_7
receiver_Pipeline_VITIS_LOOP_130_8
receiver_Pipeline_VITIS_LOOP_136_9
receiver_Pipeline_VITIS_LOOP_148_10
receiver_Pipeline_VITIS_LOOP_165_11
receiver_Pipeline_VITIS_LOOP_177_12
receiver_Pipeline_VITIS_LOOP_187_13
receiver_Pipeline_VITIS_LOOP_197_14
receiver_Pipeline_VITIS_LOOP_207_15
receiver_Pipeline_VITIS_LOOP_217_16
receiver_Pipeline_VITIS_LOOP_227_17
receiver_Pipeline_VITIS_LOOP_235_18
receiver_Pipeline_VITIS_LOOP_244_19
receiver_Pipeline_VITIS_LOOP_253_20
receiver_Pipeline_VITIS_LOOP_260_21
receiver_Pipeline_VITIS_LOOP_281_22
receiver_Pipeline_VITIS_LOOP_292_23
receiver
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute       sc_get_clocks receiver 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/impl/misc/receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE receiver LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST receiver MODULE2INSTS {receiver receiver receiver_Pipeline_1 grp_receiver_Pipeline_1_fu_2684 receiver_Pipeline_2 grp_receiver_Pipeline_2_fu_2690 receiver_Pipeline_VITIS_LOOP_68_1 grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_2696 receiver_Pipeline_VITIS_LOOP_79_2 grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_2828 receiver_Pipeline_VITIS_LOOP_148_10 grp_receiver_Pipeline_VITIS_LOOP_148_10_fu_2864 receiver_Pipeline_VITIS_LOOP_91_3 grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_2996 receiver_Pipeline_VITIS_LOOP_100_4 grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_3050 receiver_Pipeline_VITIS_LOOP_111_5 grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_3086 receiver_Pipeline_VITIS_LOOP_118_6 grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_3122 receiver_Pipeline_VITIS_LOOP_124_7 grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_3144 receiver_Pipeline_VITIS_LOOP_130_8 grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_3152 receiver_Pipeline_VITIS_LOOP_136_9 grp_receiver_Pipeline_VITIS_LOOP_136_9_fu_3160 receiver_Pipeline_VITIS_LOOP_165_11 grp_receiver_Pipeline_VITIS_LOOP_165_11_fu_3172 receiver_Pipeline_VITIS_LOOP_177_12 grp_receiver_Pipeline_VITIS_LOOP_177_12_fu_3434 receiver_Pipeline_VITIS_LOOP_187_13 grp_receiver_Pipeline_VITIS_LOOP_187_13_fu_3630 receiver_Pipeline_VITIS_LOOP_197_14 grp_receiver_Pipeline_VITIS_LOOP_197_14_fu_3762 receiver_Pipeline_VITIS_LOOP_207_15 grp_receiver_Pipeline_VITIS_LOOP_207_15_fu_3846 receiver_Pipeline_VITIS_LOOP_217_16 grp_receiver_Pipeline_VITIS_LOOP_217_16_fu_3882 receiver_Pipeline_VITIS_LOOP_227_17 grp_receiver_Pipeline_VITIS_LOOP_227_17_fu_3910 receiver_Pipeline_VITIS_LOOP_235_18 grp_receiver_Pipeline_VITIS_LOOP_235_18_fu_3926 receiver_Pipeline_VITIS_LOOP_244_19 grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_3936 receiver_Pipeline_VITIS_LOOP_253_20 grp_receiver_Pipeline_VITIS_LOOP_253_20_fu_3944 receiver_Pipeline_VITIS_LOOP_260_21 grp_receiver_Pipeline_VITIS_LOOP_260_21_fu_3958 receiver_Pipeline_VITIS_LOOP_281_22 grp_receiver_Pipeline_VITIS_LOOP_281_22_fu_3974 receiver_Pipeline_VITIS_LOOP_292_23 grp_receiver_Pipeline_VITIS_LOOP_292_23_fu_3986} INST2MODULE {receiver receiver grp_receiver_Pipeline_1_fu_2684 receiver_Pipeline_1 grp_receiver_Pipeline_2_fu_2690 receiver_Pipeline_2 grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_2696 receiver_Pipeline_VITIS_LOOP_68_1 grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_2828 receiver_Pipeline_VITIS_LOOP_79_2 grp_receiver_Pipeline_VITIS_LOOP_148_10_fu_2864 receiver_Pipeline_VITIS_LOOP_148_10 grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_2996 receiver_Pipeline_VITIS_LOOP_91_3 grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_3050 receiver_Pipeline_VITIS_LOOP_100_4 grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_3086 receiver_Pipeline_VITIS_LOOP_111_5 grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_3122 receiver_Pipeline_VITIS_LOOP_118_6 grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_3144 receiver_Pipeline_VITIS_LOOP_124_7 grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_3152 receiver_Pipeline_VITIS_LOOP_130_8 grp_receiver_Pipeline_VITIS_LOOP_136_9_fu_3160 receiver_Pipeline_VITIS_LOOP_136_9 grp_receiver_Pipeline_VITIS_LOOP_165_11_fu_3172 receiver_Pipeline_VITIS_LOOP_165_11 grp_receiver_Pipeline_VITIS_LOOP_177_12_fu_3434 receiver_Pipeline_VITIS_LOOP_177_12 grp_receiver_Pipeline_VITIS_LOOP_187_13_fu_3630 receiver_Pipeline_VITIS_LOOP_187_13 grp_receiver_Pipeline_VITIS_LOOP_197_14_fu_3762 receiver_Pipeline_VITIS_LOOP_197_14 grp_receiver_Pipeline_VITIS_LOOP_207_15_fu_3846 receiver_Pipeline_VITIS_LOOP_207_15 grp_receiver_Pipeline_VITIS_LOOP_217_16_fu_3882 receiver_Pipeline_VITIS_LOOP_217_16 grp_receiver_Pipeline_VITIS_LOOP_227_17_fu_3910 receiver_Pipeline_VITIS_LOOP_227_17 grp_receiver_Pipeline_VITIS_LOOP_235_18_fu_3926 receiver_Pipeline_VITIS_LOOP_235_18 grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_3936 receiver_Pipeline_VITIS_LOOP_244_19 grp_receiver_Pipeline_VITIS_LOOP_253_20_fu_3944 receiver_Pipeline_VITIS_LOOP_253_20 grp_receiver_Pipeline_VITIS_LOOP_260_21_fu_3958 receiver_Pipeline_VITIS_LOOP_260_21 grp_receiver_Pipeline_VITIS_LOOP_281_22_fu_3974 receiver_Pipeline_VITIS_LOOP_281_22 grp_receiver_Pipeline_VITIS_LOOP_292_23_fu_3986 receiver_Pipeline_VITIS_LOOP_292_23} INSTDATA {receiver {DEPTH 1 CHILDREN {grp_receiver_Pipeline_1_fu_2684 grp_receiver_Pipeline_2_fu_2690 grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_2696 grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_2828 grp_receiver_Pipeline_VITIS_LOOP_148_10_fu_2864 grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_2996 grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_3050 grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_3086 grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_3122 grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_3144 grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_3152 grp_receiver_Pipeline_VITIS_LOOP_136_9_fu_3160 grp_receiver_Pipeline_VITIS_LOOP_165_11_fu_3172 grp_receiver_Pipeline_VITIS_LOOP_177_12_fu_3434 grp_receiver_Pipeline_VITIS_LOOP_187_13_fu_3630 grp_receiver_Pipeline_VITIS_LOOP_197_14_fu_3762 grp_receiver_Pipeline_VITIS_LOOP_207_15_fu_3846 grp_receiver_Pipeline_VITIS_LOOP_217_16_fu_3882 grp_receiver_Pipeline_VITIS_LOOP_227_17_fu_3910 grp_receiver_Pipeline_VITIS_LOOP_235_18_fu_3926 grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_3936 grp_receiver_Pipeline_VITIS_LOOP_253_20_fu_3944 grp_receiver_Pipeline_VITIS_LOOP_260_21_fu_3958 grp_receiver_Pipeline_VITIS_LOOP_281_22_fu_3974 grp_receiver_Pipeline_VITIS_LOOP_292_23_fu_3986}} grp_receiver_Pipeline_1_fu_2684 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_2_fu_2690 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_68_1_fu_2696 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_79_2_fu_2828 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_148_10_fu_2864 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_91_3_fu_2996 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_100_4_fu_3050 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_111_5_fu_3086 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_118_6_fu_3122 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_124_7_fu_3144 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_130_8_fu_3152 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_136_9_fu_3160 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_165_11_fu_3172 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_177_12_fu_3434 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_187_13_fu_3630 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_197_14_fu_3762 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_207_15_fu_3846 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_217_16_fu_3882 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_227_17_fu_3910 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_235_18_fu_3926 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_244_19_fu_3936 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_253_20_fu_3944 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_260_21_fu_3958 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_281_22_fu_3974 {DEPTH 2 CHILDREN {}} grp_receiver_Pipeline_VITIS_LOOP_292_23_fu_3986 {DEPTH 2 CHILDREN {}}} MODULEDATA {receiver_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_50_p2 SOURCE receiver.cpp:50 VARIABLE add_ln50 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_50_p2 SOURCE receiver.cpp:51 VARIABLE add_ln51 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_68_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1368_p2 SOURCE receiver.cpp:70 VARIABLE add_ln70 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_1_fu_1374_p2 SOURCE receiver.cpp:70 VARIABLE add_ln70_1 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_1_U SOURCE {} VARIABLE samples_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_0_U SOURCE {} VARIABLE samples_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_1_U SOURCE {} VARIABLE samples_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_0_U SOURCE {} VARIABLE samples_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_2_U SOURCE {} VARIABLE samples_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_2_U SOURCE {} VARIABLE samples_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_3_U SOURCE {} VARIABLE samples_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_3_U SOURCE {} VARIABLE samples_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_4_U SOURCE {} VARIABLE samples_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_4_U SOURCE {} VARIABLE samples_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_5_U SOURCE {} VARIABLE samples_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_5_U SOURCE {} VARIABLE samples_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_6_U SOURCE {} VARIABLE samples_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_6_U SOURCE {} VARIABLE samples_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_7_U SOURCE {} VARIABLE samples_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_7_U SOURCE {} VARIABLE samples_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_8_U SOURCE {} VARIABLE samples_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_8_U SOURCE {} VARIABLE samples_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_9_U SOURCE {} VARIABLE samples_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_9_U SOURCE {} VARIABLE samples_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_10_U SOURCE {} VARIABLE samples_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_10_U SOURCE {} VARIABLE samples_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_12_U SOURCE {} VARIABLE samples_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_12_U SOURCE {} VARIABLE samples_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_13_U SOURCE {} VARIABLE samples_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_13_U SOURCE {} VARIABLE samples_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_14_U SOURCE {} VARIABLE samples_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_14_U SOURCE {} VARIABLE samples_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_15_U SOURCE {} VARIABLE samples_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_15_U SOURCE {} VARIABLE samples_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_16_U SOURCE {} VARIABLE samples_I_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_16_U SOURCE {} VARIABLE samples_Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_17_U SOURCE {} VARIABLE samples_I_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_17_U SOURCE {} VARIABLE samples_Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_18_U SOURCE {} VARIABLE samples_I_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_18_U SOURCE {} VARIABLE samples_Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_19_U SOURCE {} VARIABLE samples_I_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_19_U SOURCE {} VARIABLE samples_Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_20_U SOURCE {} VARIABLE samples_I_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_20_U SOURCE {} VARIABLE samples_Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_21_U SOURCE {} VARIABLE samples_I_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_21_U SOURCE {} VARIABLE samples_Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_22_U SOURCE {} VARIABLE samples_I_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_22_U SOURCE {} VARIABLE samples_Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_23_U SOURCE {} VARIABLE samples_I_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_23_U SOURCE {} VARIABLE samples_Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_24_U SOURCE {} VARIABLE samples_I_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_24_U SOURCE {} VARIABLE samples_Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_25_U SOURCE {} VARIABLE samples_I_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_25_U SOURCE {} VARIABLE samples_Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_26_U SOURCE {} VARIABLE samples_I_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_26_U SOURCE {} VARIABLE samples_Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_27_U SOURCE {} VARIABLE samples_I_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_27_U SOURCE {} VARIABLE samples_Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_28_U SOURCE {} VARIABLE samples_I_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_28_U SOURCE {} VARIABLE samples_Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_29_U SOURCE {} VARIABLE samples_I_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_29_U SOURCE {} VARIABLE samples_Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_30_U SOURCE {} VARIABLE samples_I_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_30_U SOURCE {} VARIABLE samples_Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_31_U SOURCE {} VARIABLE samples_I_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_31_U SOURCE {} VARIABLE samples_Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 62 URAM 0}} receiver_Pipeline_VITIS_LOOP_79_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_642_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_692_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81_1 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_2_fu_742_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81_2 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_3_fu_792_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81_3 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_4_fu_842_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81_4 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_5_fu_892_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81_5 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_6_fu_942_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81_6 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_7_fu_992_p2 SOURCE receiver.cpp:81 VARIABLE add_ln81_7 LOOP VITIS_LOOP_79_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_91_3 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U22 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_1 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U23 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_3 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U24 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_5 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U25 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_7 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U26 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_9 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U27 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_11 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U28 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_13 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U29 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_15 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U30 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_17 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U31 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_19 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U32 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_21 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U33 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_23 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U34 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_25 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U35 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_27 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_15s_18s_33_4_1_U36 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_29 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_15s_33_4_1_U37 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_31 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_761_p2 SOURCE receiver.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME h_V_U SOURCE {} VARIABLE h_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 16 BRAM 4 URAM 0}} receiver_Pipeline_VITIS_LOOP_100_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_813_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_827_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_2_fu_841_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_2 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_3_fu_855_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_3 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_869_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_883_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_897_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_911_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_8_fu_925_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_8 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_939_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_10_fu_953_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_10 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_11_fu_967_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_11 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_981_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_13_fu_995_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_13 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_14_fu_1009_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_14 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_15_fu_1023_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_15 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_794_p2 SOURCE receiver.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_111_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_18_fu_805_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_18 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_19_fu_811_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_19 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_20_fu_817_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_20 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_21_fu_823_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_21 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_22_fu_829_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_22 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_23_fu_835_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_23 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_24_fu_841_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_24 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_25_fu_847_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_25 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_26_fu_853_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_26 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_27_fu_859_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_27 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_28_fu_865_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_28 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_29_fu_871_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_29 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_30_fu_877_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_30 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_31_fu_883_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_31 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_32_fu_889_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_32 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_33_fu_895_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_33 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_794_p2 SOURCE receiver.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_111_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_118_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_3_I_V_d0 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_34 LOOP VITIS_LOOP_118_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_3_Q_V_d0 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_35 LOOP VITIS_LOOP_118_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln118_fu_356_p2 SOURCE receiver.cpp:118 VARIABLE add_ln118 LOOP VITIS_LOOP_118_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_124_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_36_fu_173_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_36 LOOP VITIS_LOOP_124_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_37_fu_179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_37 LOOP VITIS_LOOP_124_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_162_p2 SOURCE receiver.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_124_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_130_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_38_fu_173_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_38 LOOP VITIS_LOOP_130_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_39_fu_179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_39 LOOP VITIS_LOOP_130_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_162_p2 SOURCE receiver.cpp:130 VARIABLE add_ln130 LOOP VITIS_LOOP_130_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_136_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_6_I_V_1_4_fu_239_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE filt_6_I_V_1_4 LOOP VITIS_LOOP_136_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME filt_6_Q_V_1_4_fu_255_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE filt_6_Q_V_1_4 LOOP VITIS_LOOP_136_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_228_p2 SOURCE receiver.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_148_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_1368_p2 SOURCE receiver.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_148_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_1374_p2 SOURCE receiver.cpp:150 VARIABLE add_ln150_1 LOOP VITIS_LOOP_148_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_165_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_4695_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U240 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_32 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U241 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_34 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_1_fu_4770_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_1 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U242 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_36 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U243 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_38 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_2_fu_4791_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_2 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U244 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_40 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U245 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_42 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_3_fu_4812_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_3 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U246 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U247 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_46 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_4_fu_4833_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_4 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U248 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U249 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_50 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_5_fu_4854_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_5 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U250 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_52 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U251 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_54 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_6_fu_4875_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_6 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U252 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_56 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U253 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_58 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_7_fu_4896_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_7 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U254 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_60 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U255 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_62 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_8_fu_4917_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_8 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U256 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_64 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U257 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_66 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_9_fu_4938_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_9 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U258 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_68 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U259 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_70 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_10_fu_4959_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_10 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U260 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_72 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U261 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_74 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_11_fu_4980_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_11 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U262 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_76 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U263 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_78 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_12_fu_5001_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_12 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U264 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_80 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U265 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_82 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_13_fu_5022_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_13 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U266 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_84 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U267 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_86 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_14_fu_5043_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_14 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U268 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_88 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U269 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_90 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_15_fu_5064_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_15 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U270 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_92 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U271 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_94 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_16_fu_5085_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_16 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U272 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_96 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U273 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_98 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_17_fu_5106_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_17 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U274 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_100 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U275 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_102 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_18_fu_5127_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_18 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U276 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_104 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U277 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_106 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_19_fu_5148_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_19 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U278 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_108 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U279 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_110 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_5169_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_20_fu_5175_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_20 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U280 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_112 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U281 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_114 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_5212_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_1 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_21_fu_5218_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_21 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U282 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_116 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U283 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_118 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_2_fu_5255_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_2 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_22_fu_5261_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_22 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U284 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_120 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U285 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_122 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_3_fu_5298_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_3 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_23_fu_5304_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_23 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U286 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_124 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U287 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_126 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_4_fu_5341_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_4 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_24_fu_5347_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_24 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U288 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_128 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U289 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_130 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_5_fu_5384_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_5 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_25_fu_5390_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_25 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U290 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_132 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U291 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_134 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_6_fu_5427_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_6 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_26_fu_5433_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_26 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U292 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_136 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U293 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_138 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_7_fu_5470_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_7 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_27_fu_5476_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_27 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U294 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_140 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U295 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_142 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_8_fu_5513_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_8 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_28_fu_5519_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_28 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U296 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_144 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U297 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_146 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_9_fu_5556_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_9 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_29_fu_5562_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_29 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U298 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_148 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U299 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_150 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_10_fu_5599_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_10 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_30_fu_5605_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_30 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U300 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_152 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U301 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_154 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_11_fu_5642_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_11 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_31_fu_5648_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_31 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U302 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_156 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U303 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_158 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_32_fu_5685_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_32 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1271_fu_5696_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1271 VARIABLE add_ln1271 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U304 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_160 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U305 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_162 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_12_fu_5718_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_12 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_33_fu_5724_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_33 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U306 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_164 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U307 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_166 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_13_fu_5761_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_13 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_34_fu_5767_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_34 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U308 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_168 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U309 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_170 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_14_fu_5804_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_14 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_35_fu_5810_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_35 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U310 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_172 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U311 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_174 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_15_fu_5847_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_15 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_36_fu_5853_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_36 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U312 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_176 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U313 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_178 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_16_fu_5890_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_16 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_37_fu_5896_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_37 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U314 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_180 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U315 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_182 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_17_fu_5933_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_17 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_38_fu_5939_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_38 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U316 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_184 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U317 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_186 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_18_fu_5976_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_18 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_39_fu_5982_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_39 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U318 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_188 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U319 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_190 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_19_fu_6019_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_19 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_40_fu_6025_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_40 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U320 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_192 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U321 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_194 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_20_fu_6062_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_20 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_41_fu_6068_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_41 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U322 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_196 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U323 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_198 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_21_fu_6105_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_21 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_42_fu_6111_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_42 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U324 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_200 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U325 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_202 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_22_fu_6148_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_22 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_43_fu_6154_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_43 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U326 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_204 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U327 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_206 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_23_fu_6191_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_23 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_44_fu_6197_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_44 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U328 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_208 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U329 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_210 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_24_fu_6234_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_24 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_45_fu_6240_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_45 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U330 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_212 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U331 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_214 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_25_fu_6277_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_25 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_46_fu_6283_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_46 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U332 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_216 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U333 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_218 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_26_fu_6320_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_26 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_47_fu_6326_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_47 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U334 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_220 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U335 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_222 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_27_fu_6363_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_27 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_48_fu_6369_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_48 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U336 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_224 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U337 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_226 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_28_fu_6406_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_28 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_49_fu_6412_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_49 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U338 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_228 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U339 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_230 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_29_fu_6449_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_29 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_50_fu_6455_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_50 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U340 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_232 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U341 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_234 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_30_fu_6492_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_30 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_51_fu_6498_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_51 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U342 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_236 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U343 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_238 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_31_fu_6535_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_31 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_52_fu_6541_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_52 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U344 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_240 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U345 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_242 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_32_fu_6578_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_32 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_53_fu_6584_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_53 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U346 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_244 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U347 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_246 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_33_fu_6621_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_33 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_54_fu_6627_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_54 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U348 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_248 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U349 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_250 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_34_fu_6664_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_34 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_55_fu_6670_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_55 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U350 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_252 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U351 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_254 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_35_fu_6707_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_35 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_56_fu_6713_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_56 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U352 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_256 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U353 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_258 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_36_fu_6750_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_36 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_57_fu_6756_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_57 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U354 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_260 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U355 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_262 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_37_fu_6793_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_37 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_58_fu_6799_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_58 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U356 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_264 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U357 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_266 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_38_fu_6836_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_38 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_59_fu_6842_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_59 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U358 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_268 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U359 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_270 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_39_fu_6879_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_39 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_60_fu_6885_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_60 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U360 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_272 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U361 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_274 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_40_fu_6922_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_40 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_61_fu_6928_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_61 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U362 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_276 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U363 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_278 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_41_fu_6965_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_41 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_62_fu_6971_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_62 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U364 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_280 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U365 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_282 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_42_fu_7008_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_42 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_63_fu_7014_p2 SOURCE receiver.cpp:167 VARIABLE add_ln167_63 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_18s_34_4_1_U366 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_284 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_16s_34_4_1_U367 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_286 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_43_fu_7051_p2 SOURCE receiver.cpp:165 VARIABLE add_ln165_43 LOOP VITIS_LOOP_165_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME preamble_upsampled_V_U SOURCE {} VARIABLE preamble_upsampled_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 128 BRAM 128 URAM 0}} receiver_Pipeline_VITIS_LOOP_177_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_3083_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_1_fu_3089_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_1 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_2_fu_3095_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_2 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_3_fu_3101_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_3 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_4_fu_3107_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_4 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_3113_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_3119_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_7_fu_3125_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_7 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_8_fu_3131_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_8 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_3137_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_10_fu_3143_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_10 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_11_fu_3149_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_11 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_12_fu_3155_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_12 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_13_fu_3161_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_13 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_14_fu_3167_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_14 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_15_fu_3173_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_15 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_16_fu_3179_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_16 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_17_fu_3185_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_17 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_18_fu_3191_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_18 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_19_fu_3197_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_19 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_20_fu_3203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_20 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_21_fu_3209_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_21 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_22_fu_3215_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_22 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_23_fu_3221_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_23 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_24_fu_3227_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_24 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_25_fu_3233_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_25 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_26_fu_3239_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_26 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_27_fu_3245_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_27 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_28_fu_3251_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_28 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_29_fu_3257_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_29 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_30_fu_3263_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_30 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_31_fu_3269_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_31 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_32_fu_3275_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_32 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_33_fu_3281_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_33 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_34_fu_3287_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_34 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_35_fu_3293_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_35 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_36_fu_3299_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_36 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_37_fu_3305_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_37 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_38_fu_3311_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_38 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_39_fu_3317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_39 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_40_fu_3323_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_40 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_41_fu_3329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_41 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_42_fu_3335_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_42 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_43_fu_3341_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_43 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_44_fu_3347_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_44 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_45_fu_3353_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_45 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_46_fu_3359_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_46 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_47_fu_3365_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_47 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_48_fu_3371_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_48 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_49_fu_3377_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_49 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_50_fu_3383_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_50 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_51_fu_3389_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_51 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_52_fu_3395_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_52 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_53_fu_3401_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_53 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_54_fu_3407_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_54 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_55_fu_3413_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_55 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_56_fu_3419_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_56 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_57_fu_3425_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_57 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_58_fu_3431_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_58 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_59_fu_3437_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_59 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_60_fu_3443_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_60 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_61_fu_3449_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_61 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_62_fu_3455_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_62 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_63_fu_3461_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_63 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln177_fu_3072_p2 SOURCE receiver.cpp:177 VARIABLE add_ln177 LOOP VITIS_LOOP_177_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_187_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_2937_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_75_fu_2951_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_75 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_76_fu_2965_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_76 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_77_fu_2979_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_77 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_78_fu_2993_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_78 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_79_fu_3007_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_79 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_80_fu_3021_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_80 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_81_fu_3035_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_81 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_82_fu_3049_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_82 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_83_fu_3063_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_83 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_84_fu_3077_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_84 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_85_fu_3091_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_85 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_86_fu_3105_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_86 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_87_fu_3119_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_87 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_88_fu_3133_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_88 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_89_fu_3147_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_89 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_90_fu_3161_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_90 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_91_fu_3175_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_91 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_92_fu_3189_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_92 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_93_fu_3203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_93 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_94_fu_3217_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_94 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_95_fu_3231_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_95 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_96_fu_3245_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_96 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_97_fu_3259_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_97 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_98_fu_3273_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_98 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_99_fu_3287_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_99 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_100_fu_3301_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_100 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_101_fu_3315_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_101 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_102_fu_3329_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_102 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_103_fu_3343_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_103 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_104_fu_3357_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_104 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_105_fu_3371_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_105 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_106_fu_3385_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_106 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_107_fu_3399_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_107 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_108_fu_3413_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_108 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_109_fu_3427_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_109 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_110_fu_3441_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_110 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_111_fu_3455_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_111 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_112_fu_3469_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_112 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_113_fu_3483_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_113 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_114_fu_3497_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_114 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_115_fu_3511_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_115 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_116_fu_3525_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_116 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_117_fu_3539_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_117 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_118_fu_3553_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_118 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_119_fu_3567_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_119 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_120_fu_3581_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_120 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_121_fu_3595_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_121 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_122_fu_3609_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_122 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_123_fu_3623_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_123 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_124_fu_3637_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_124 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_125_fu_3651_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_125 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_126_fu_3665_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_126 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_127_fu_3679_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_127 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_128_fu_3693_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_128 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_129_fu_3707_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_129 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_130_fu_3721_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_130 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_131_fu_3735_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_131 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_132_fu_3749_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_132 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_133_fu_3763_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_133 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_134_fu_3777_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_134 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_135_fu_3791_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_135 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_136_fu_3805_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_136 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_137_fu_3819_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_137 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_2918_p2 SOURCE receiver.cpp:187 VARIABLE add_ln187 LOOP VITIS_LOOP_187_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_197_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_1387_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_60_fu_1415_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_60 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_61_fu_1443_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_61 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_62_fu_1471_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_62 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_63_fu_1499_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_63 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_64_fu_1527_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_64 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_65_fu_1555_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_65 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_66_fu_1583_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_66 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_67_fu_1611_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_67 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_68_fu_1639_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_68 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_69_fu_1667_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_69 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_70_fu_1695_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_70 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_71_fu_1723_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_71 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_72_fu_1751_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_72 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_73_fu_1779_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_73 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_74_fu_1807_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_74 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_1354_p2 SOURCE receiver.cpp:197 VARIABLE add_ln197 LOOP VITIS_LOOP_197_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_207_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_821_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_45_fu_835_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_45 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_849_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_46 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_47_fu_863_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_47 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_48_fu_877_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_48 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_49_fu_891_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_49 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_50_fu_905_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_50 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_51_fu_919_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_51 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_52_fu_933_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_52 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_53_fu_947_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_53 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_54_fu_961_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_54 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_55_fu_975_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_55 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_56_fu_989_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_56 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_57_fu_1003_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_57 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_58_fu_1017_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_58 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_59_fu_1031_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_59 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_802_p2 SOURCE receiver.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_207_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_217_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_467_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_38_fu_481_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_38 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_39_fu_495_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_39 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_40_fu_509_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_40 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_523_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_41 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_42_fu_537_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_42 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_43_fu_551_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_43 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_565_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_44 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_448_p2 SOURCE receiver.cpp:217 VARIABLE add_ln217 LOOP VITIS_LOOP_217_16 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_227_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_279_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_227_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_293_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_35 LOOP VITIS_LOOP_227_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_36_fu_307_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_36 LOOP VITIS_LOOP_227_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_37_fu_321_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_37 LOOP VITIS_LOOP_227_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_260_p2 SOURCE receiver.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_227_17 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_235_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_175_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_235_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_189_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_34 LOOP VITIS_LOOP_235_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_156_p2 SOURCE receiver.cpp:235 VARIABLE add_ln235 LOOP VITIS_LOOP_235_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_244_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_189_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_244_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_33 LOOP VITIS_LOOP_244_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln244_fu_170_p2 SOURCE receiver.cpp:244 VARIABLE add_ln244 LOOP VITIS_LOOP_244_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_253_20 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_289_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP VITIS_LOOP_253_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_328_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_32 LOOP VITIS_LOOP_253_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_270_p2 SOURCE receiver.cpp:253 VARIABLE add_ln253 LOOP VITIS_LOOP_253_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_260_21 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_10_I_V_0_fu_228_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE arr_10_I_V_0 LOOP VITIS_LOOP_260_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME arr_10_Q_V_0_fu_270_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE arr_10_Q_V_0 LOOP VITIS_LOOP_260_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln260_fu_292_p2 SOURCE receiver.cpp:260 VARIABLE add_ln260 LOOP VITIS_LOOP_260_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_281_22 {BINDINFO {{BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1063 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1067 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1067 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1068 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_1 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1064 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1068 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_1 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_fu_691_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1065 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_2 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1069 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_1 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1069 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_2 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1070 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_3 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1066 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_1 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1070 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_3 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_1_fu_719_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_1 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1071 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_4 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1075 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_2 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1075 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_4 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1076 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_5 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1072 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_2 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1076 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_5 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_2_fu_730_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_2 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1073 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_6 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1077 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_3 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1077 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_6 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1078 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_7 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1074 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_3 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1078 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_7 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_3_fu_757_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_3 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1079 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_8 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1083 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_4 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1083 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_8 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1084 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_9 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1080 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_4 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1084 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_9 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_4_fu_768_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_4 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1081 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_10 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1085 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_5 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1085 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_10 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1086 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_11 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1082 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_5 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1086 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_11 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_5_fu_795_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_5 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1087 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_12 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1091 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_6 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1091 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_12 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1092 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_13 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1088 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_6 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1092 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_13 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_6_fu_806_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_6 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1089 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_14 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1093 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_7 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1093 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_14 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1094 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_15 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1090 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_7 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1094 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_15 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_7_fu_833_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_7 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1095 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_16 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1099 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_8 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1099 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_16 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1100 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_17 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1096 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_8 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1100 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_17 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_8_fu_844_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_8 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1097 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_18 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1101 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_9 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1101 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_18 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1102 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_19 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1098 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_9 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1102 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_19 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_9_fu_932_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_9 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1103 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_20 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1107 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_10 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1107 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_20 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1108 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_21 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1104 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_10 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1108 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_21 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_10_fu_943_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_10 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1105 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_22 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1109 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_11 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1109 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_22 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1110 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_23 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1106 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_11 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1110 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_23 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_11_fu_1043_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_11 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1111 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_24 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1115 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_12 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1115 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_24 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1116 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_25 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1112 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_12 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1116 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_25 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_12_fu_1054_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_12 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1113 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_26 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1117 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_13 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1117 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_26 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1118 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_27 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1114 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_13 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1118 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_27 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_13_fu_1143_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_13 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1119 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_28 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1123 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_14 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1123 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_28 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1124 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_29 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1120 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_14 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1124 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_29 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1273_14_fu_1154_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE add_ln1273_14 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1121 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_30 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1125 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE mul_ln1348_15 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME mac_mulsub_24s_18s_40s_40_4_1_U1125 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1348 VARIABLE ret_V_30 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1126 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE mul_ln813_31 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_24s_18s_40_4_1_U1122 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE mul_ln1347_15 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_24s_18s_40s_40_4_1_U1126 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V_31 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_1165_p2 SOURCE receiver.cpp:287 VARIABLE add_ln287 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln281_fu_1495_p2 SOURCE receiver.cpp:281 VARIABLE add_ln281 LOOP VITIS_LOOP_281_22 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} receiver_Pipeline_VITIS_LOOP_292_23 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_235_p2 SOURCE receiver.cpp:292 VARIABLE add_ln292 LOOP VITIS_LOOP_292_23 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} receiver {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME real_output_U SOURCE receiver.cpp:50 VARIABLE real_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME imag_output_U SOURCE receiver.cpp:51 VARIABLE imag_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_U SOURCE receiver.cpp:87 VARIABLE filt_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_8_U SOURCE receiver.cpp:87 VARIABLE filt_I_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_9_U SOURCE receiver.cpp:87 VARIABLE filt_I_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_10_U SOURCE receiver.cpp:87 VARIABLE filt_I_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_11_U SOURCE receiver.cpp:87 VARIABLE filt_I_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_12_U SOURCE receiver.cpp:87 VARIABLE filt_I_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_13_U SOURCE receiver.cpp:87 VARIABLE filt_I_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_I_V_14_U SOURCE receiver.cpp:87 VARIABLE filt_I_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_8_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_9_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_10_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_11_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_12_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_13_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_Q_V_14_U SOURCE receiver.cpp:88 VARIABLE filt_Q_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_8_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_9_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_10_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_11_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_12_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_13_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_I_V_14_U SOURCE receiver.cpp:96 VARIABLE filt_1_I_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_8_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_9_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_10_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_11_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_12_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_13_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_1_Q_V_14_U SOURCE receiver.cpp:97 VARIABLE filt_1_Q_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_1_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_2_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_3_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_4_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_5_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_6_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_I_V_7_U SOURCE receiver.cpp:107 VARIABLE filt_2_I_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_1_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_2_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_3_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_4_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_5_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_6_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME filt_2_Q_V_7_U SOURCE receiver.cpp:108 VARIABLE filt_2_Q_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_3_I_V_U SOURCE receiver.cpp:116 VARIABLE filt_3_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_3_Q_V_U SOURCE receiver.cpp:117 VARIABLE filt_3_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_4_I_V_U SOURCE receiver.cpp:122 VARIABLE filt_4_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_4_Q_V_U SOURCE receiver.cpp:123 VARIABLE filt_4_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_5_I_V_U SOURCE receiver.cpp:128 VARIABLE filt_5_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME filt_5_Q_V_U SOURCE receiver.cpp:129 VARIABLE filt_5_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_U SOURCE receiver.cpp:161 VARIABLE arr_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_1_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_2_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_3_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_4_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_5_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_6_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_7_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_8_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_9_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_10_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_11_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_12_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_13_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_14_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_15_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_16_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_17_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_18_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_19_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_20_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_21_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_22_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_23_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_24_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_25_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_26_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_27_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_28_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_29_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_30_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_31_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_32_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_33_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_34_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_35_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_36_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_37_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_38_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_39_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_40_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_41_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_42_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_43_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_44_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_45_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_46_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_47_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_48_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_49_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_50_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_51_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_52_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_53_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_54_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_55_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_56_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_57_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_58_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_59_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_60_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_61_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_62_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_I_V_63_U SOURCE receiver.cpp:161 VARIABLE arr_I_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_1_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_2_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_3_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_4_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_5_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_6_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_7_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_8_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_9_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_10_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_11_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_12_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_13_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_14_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_15_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_16_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_17_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_18_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_19_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_20_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_21_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_22_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_23_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_24_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_25_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_26_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_27_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_28_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_29_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_30_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_31_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_32_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_33_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_34_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_35_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_36_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_37_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_38_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_39_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_40_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_41_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_42_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_43_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_44_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_45_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_46_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_47_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_48_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_49_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_50_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_51_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_52_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_53_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_54_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_55_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_56_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_57_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_58_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_59_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_60_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_61_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_62_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_Q_V_63_U SOURCE receiver.cpp:162 VARIABLE arr_Q_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_1_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_2_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_3_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_4_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_5_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_6_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_7_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_8_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_9_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_10_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_11_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_12_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_13_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_14_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_15_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_16_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_17_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_18_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_19_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_20_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_21_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_22_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_23_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_24_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_25_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_26_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_27_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_28_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_29_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_30_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_I_V_31_U SOURCE receiver.cpp:172 VARIABLE arr_1_I_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_1_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_2_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_3_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_4_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_5_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_6_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_7_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_8_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_9_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_10_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_11_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_12_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_13_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_14_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_15_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_16_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_17_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_18_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_19_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_20_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_21_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_22_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_23_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_24_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_25_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_26_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_27_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_28_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_29_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_30_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_1_Q_V_31_U SOURCE receiver.cpp:173 VARIABLE arr_1_Q_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_1_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_2_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_3_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_4_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_5_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_6_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_7_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_8_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_9_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_10_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_11_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_12_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_13_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_14_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_15_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_16_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_17_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_18_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_19_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_20_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_21_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_22_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_23_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_24_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_25_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_26_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_27_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_28_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_29_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_30_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_I_V_31_U SOURCE receiver.cpp:182 VARIABLE arr_2_I_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_1_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_2_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_3_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_4_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_5_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_6_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_7_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_8_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_9_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_10_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_11_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_12_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_13_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_14_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_15_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_16_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_17_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_18_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_19_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_20_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_21_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_22_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_23_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_24_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_25_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_26_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_27_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_28_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_29_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_30_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_2_Q_V_31_U SOURCE receiver.cpp:183 VARIABLE arr_2_Q_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_1_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_2_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_3_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_4_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_5_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_6_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_I_V_7_U SOURCE receiver.cpp:192 VARIABLE arr_3_I_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_1_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_2_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_3_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_4_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_5_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_6_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_3_Q_V_7_U SOURCE receiver.cpp:193 VARIABLE arr_3_Q_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_1_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_2_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_3_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_4_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_5_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_6_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_I_V_7_U SOURCE receiver.cpp:202 VARIABLE arr_4_I_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_1_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_2_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_3_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_4_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_5_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_6_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_4_Q_V_7_U SOURCE receiver.cpp:203 VARIABLE arr_4_Q_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_V_U SOURCE receiver.cpp:212 VARIABLE arr_5_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_V_1_U SOURCE receiver.cpp:212 VARIABLE arr_5_I_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_V_2_U SOURCE receiver.cpp:212 VARIABLE arr_5_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_I_V_3_U SOURCE receiver.cpp:212 VARIABLE arr_5_I_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_V_U SOURCE receiver.cpp:213 VARIABLE arr_5_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_V_1_U SOURCE receiver.cpp:213 VARIABLE arr_5_Q_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_V_2_U SOURCE receiver.cpp:213 VARIABLE arr_5_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_5_Q_V_3_U SOURCE receiver.cpp:213 VARIABLE arr_5_Q_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_I_V_U SOURCE receiver.cpp:222 VARIABLE arr_6_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_I_V_2_U SOURCE receiver.cpp:222 VARIABLE arr_6_I_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_Q_V_U SOURCE receiver.cpp:223 VARIABLE arr_6_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME arr_6_Q_V_2_U SOURCE receiver.cpp:223 VARIABLE arr_6_Q_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_7_I_V_U SOURCE receiver.cpp:232 VARIABLE arr_7_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_7_Q_V_U SOURCE receiver.cpp:233 VARIABLE arr_7_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_8_I_V_U SOURCE receiver.cpp:241 VARIABLE arr_8_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME arr_8_Q_V_U SOURCE receiver.cpp:242 VARIABLE arr_8_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_18s_34_4_1_U1161 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_17s_18s_34_4_1_U1162 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_4078_p2 SOURCE receiver.cpp:62 VARIABLE add_ln62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_16_fu_4141_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_17_fu_4151_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_4203_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_64_fu_4213_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_65_fu_4222_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_66_fu_4231_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME corr_accum_I_V_fu_4281_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE corr_accum_I_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME corr_accum_Q_V_fu_4287_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE corr_accum_Q_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_3_1_U1159 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_291 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_24s_24s_48_3_1_U1160 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_292 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_4317_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 VARIABLE ret_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1099_fu_4357_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1099 VARIABLE sub_ln1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lsb_index_fu_4371_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1099 VARIABLE lsb_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1102_fu_4392_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1102 VARIABLE sub_ln1102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1109_fu_4424_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1109 VARIABLE add_ln1109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1110_fu_4429_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1110 VARIABLE sub_ln1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_1_fu_4513_p2 SOURCE /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1116 VARIABLE m_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME cos_coefficients_table_V_U SOURCE {} VARIABLE cos_coefficients_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sin_coefficients_table_V_U SOURCE {} VARIABLE sin_coefficients_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_I_11_U SOURCE {} VARIABLE samples_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME samples_Q_11_U SOURCE {} VARIABLE samples_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_7_U SOURCE {} VARIABLE delay_line_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_0_U SOURCE {} VARIABLE delay_line_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_7_U SOURCE {} VARIABLE delay_line_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_0_U SOURCE {} VARIABLE delay_line_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_6_U SOURCE {} VARIABLE delay_line_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_6_U SOURCE {} VARIABLE delay_line_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_5_U SOURCE {} VARIABLE delay_line_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_5_U SOURCE {} VARIABLE delay_line_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_4_U SOURCE {} VARIABLE delay_line_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_4_U SOURCE {} VARIABLE delay_line_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_3_U SOURCE {} VARIABLE delay_line_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_3_U SOURCE {} VARIABLE delay_line_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_2_U SOURCE {} VARIABLE delay_line_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_2_U SOURCE {} VARIABLE delay_line_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_I_1_U SOURCE {} VARIABLE delay_line_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME delay_line_Q_1_U SOURCE {} VARIABLE delay_line_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_1_U SOURCE {} VARIABLE matched_I_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_0_U SOURCE {} VARIABLE matched_I_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_1_U SOURCE {} VARIABLE matched_Q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_0_U SOURCE {} VARIABLE matched_Q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_2_U SOURCE {} VARIABLE matched_I_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_2_U SOURCE {} VARIABLE matched_Q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_3_U SOURCE {} VARIABLE matched_I_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_3_U SOURCE {} VARIABLE matched_Q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_4_U SOURCE {} VARIABLE matched_I_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_4_U SOURCE {} VARIABLE matched_Q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_5_U SOURCE {} VARIABLE matched_I_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_5_U SOURCE {} VARIABLE matched_Q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_6_U SOURCE {} VARIABLE matched_I_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_6_U SOURCE {} VARIABLE matched_Q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_7_U SOURCE {} VARIABLE matched_I_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_7_U SOURCE {} VARIABLE matched_Q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_8_U SOURCE {} VARIABLE matched_I_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_8_U SOURCE {} VARIABLE matched_Q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_9_U SOURCE {} VARIABLE matched_I_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_9_U SOURCE {} VARIABLE matched_Q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_10_U SOURCE {} VARIABLE matched_I_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_10_U SOURCE {} VARIABLE matched_Q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_11_U SOURCE {} VARIABLE matched_I_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_11_U SOURCE {} VARIABLE matched_Q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_12_U SOURCE {} VARIABLE matched_I_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_12_U SOURCE {} VARIABLE matched_Q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_13_U SOURCE {} VARIABLE matched_I_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_13_U SOURCE {} VARIABLE matched_Q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_14_U SOURCE {} VARIABLE matched_I_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_14_U SOURCE {} VARIABLE matched_Q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_15_U SOURCE {} VARIABLE matched_I_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_15_U SOURCE {} VARIABLE matched_Q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_16_U SOURCE {} VARIABLE matched_I_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_16_U SOURCE {} VARIABLE matched_Q_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_17_U SOURCE {} VARIABLE matched_I_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_17_U SOURCE {} VARIABLE matched_Q_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_18_U SOURCE {} VARIABLE matched_I_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_18_U SOURCE {} VARIABLE matched_Q_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_19_U SOURCE {} VARIABLE matched_I_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_19_U SOURCE {} VARIABLE matched_Q_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_20_U SOURCE {} VARIABLE matched_I_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_20_U SOURCE {} VARIABLE matched_Q_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_21_U SOURCE {} VARIABLE matched_I_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_21_U SOURCE {} VARIABLE matched_Q_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_22_U SOURCE {} VARIABLE matched_I_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_22_U SOURCE {} VARIABLE matched_Q_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_23_U SOURCE {} VARIABLE matched_I_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_23_U SOURCE {} VARIABLE matched_Q_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_24_U SOURCE {} VARIABLE matched_I_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_24_U SOURCE {} VARIABLE matched_Q_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_25_U SOURCE {} VARIABLE matched_I_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_25_U SOURCE {} VARIABLE matched_Q_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_26_U SOURCE {} VARIABLE matched_I_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_26_U SOURCE {} VARIABLE matched_Q_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_27_U SOURCE {} VARIABLE matched_I_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_27_U SOURCE {} VARIABLE matched_Q_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_28_U SOURCE {} VARIABLE matched_I_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_28_U SOURCE {} VARIABLE matched_Q_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_29_U SOURCE {} VARIABLE matched_I_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_29_U SOURCE {} VARIABLE matched_Q_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_30_U SOURCE {} VARIABLE matched_I_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_30_U SOURCE {} VARIABLE matched_Q_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_I_31_U SOURCE {} VARIABLE matched_I_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME matched_Q_31_U SOURCE {} VARIABLE matched_Q_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 212 BRAM 264 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.371 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for receiver.
INFO: [VLOG 209-307] Generating Verilog RTL for receiver.
Execute       syn_report -model receiver -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 174.06 MHz
Command     autosyn done; 28.49 sec.
Command   csynth_design done; 55.3 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 53.11 seconds. CPU system time: 2.1 seconds. Elapsed time: 55.3 seconds; current allocated memory: 649.598 MB.
Command ap_source done; 67.5 sec.
Execute cleanup_all 
Command cleanup_all done; 0.14 sec.
INFO-FLOW: Workspace /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1 opened at Sat May 11 11:32:24 PDT 2024
Execute     ap_set_clock -name default -period 8 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.82 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.94 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.02 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./receiver/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./receiver/solution1/directives.tcl
Execute     set_directive_top -name receiver receiver 
INFO: [HLS 200-1510] Running: set_directive_top -name receiver receiver 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=receiver xml_exists=0
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to receiver
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=21
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=107 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_15s_18s_33_4_1
receiver_mul_mul_18s_15s_33_4_1
receiver_receiver_Pipeline_VITIS_LOOP_91_3_h_V_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mux_73_18_1_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_16s_18s_34_4_1
receiver_mul_mul_18s_16s_34_4_1
receiver_receiver_Pipeline_VITIS_LOOP_165_11_preamble_upsampled_V_ROM_AUTO_1R
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_mul_mul_24s_18s_40_4_1
receiver_mac_mulsub_24s_18s_40s_40_4_1
receiver_mac_muladd_24s_18s_40s_40_4_1
receiver_flow_control_loop_pipe_sequential_init
receiver_flow_control_loop_pipe_sequential_init
receiver_fcmp_32ns_32ns_1_2_no_dsp_1
receiver_mul_24s_24s_48_3_1
receiver_mul_mul_18s_18s_34_4_1
receiver_mul_mul_17s_18s_34_4_1
receiver_cos_coefficients_table_V_ROM_AUTO_1R
receiver_sin_coefficients_table_V_ROM_AUTO_1R
receiver_delay_line_I_7_RAM_AUTO_1R1W
receiver_matched_I_1_RAM_AUTO_1R1W
receiver_real_output_RAM_AUTO_1R1W
receiver_filt_I_V_RAM_AUTO_1R1W
receiver_filt_1_I_V_RAM_AUTO_1R1W
receiver_filt_2_I_V_RAM_AUTO_1R1W
receiver_filt_3_I_V_RAM_AUTO_1R1W
receiver_filt_5_I_V_RAM_AUTO_1R1W
receiver_arr_I_V_RAM_AUTO_1R1W
receiver_arr_1_I_V_RAM_AUTO_1R1W
receiver_arr_2_I_V_RAM_AUTO_1R1W
receiver_arr_3_I_V_RAM_AUTO_1R1W
receiver_arr_4_I_V_RAM_AUTO_1R1W
receiver_arr_5_I_V_RAM_AUTO_1R1W
receiver_arr_6_I_V_RAM_AUTO_1R1W
receiver_arr_7_I_V_RAM_AUTO_1R1W
receiver_arr_8_I_V_RAM_AUTO_1R1W
receiver_control_s_axi
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_regslice_both
receiver_Pipeline_1
receiver_Pipeline_2
receiver_Pipeline_VITIS_LOOP_68_1
receiver_Pipeline_VITIS_LOOP_79_2
receiver_Pipeline_VITIS_LOOP_91_3
receiver_Pipeline_VITIS_LOOP_100_4
receiver_Pipeline_VITIS_LOOP_111_5
receiver_Pipeline_VITIS_LOOP_118_6
receiver_Pipeline_VITIS_LOOP_124_7
receiver_Pipeline_VITIS_LOOP_130_8
receiver_Pipeline_VITIS_LOOP_136_9
receiver_Pipeline_VITIS_LOOP_148_10
receiver_Pipeline_VITIS_LOOP_165_11
receiver_Pipeline_VITIS_LOOP_177_12
receiver_Pipeline_VITIS_LOOP_187_13
receiver_Pipeline_VITIS_LOOP_197_14
receiver_Pipeline_VITIS_LOOP_207_15
receiver_Pipeline_VITIS_LOOP_217_16
receiver_Pipeline_VITIS_LOOP_227_17
receiver_Pipeline_VITIS_LOOP_235_18
receiver_Pipeline_VITIS_LOOP_244_19
receiver_Pipeline_VITIS_LOOP_253_20
receiver_Pipeline_VITIS_LOOP_260_21
receiver_Pipeline_VITIS_LOOP_281_22
receiver_Pipeline_VITIS_LOOP_292_23
receiver
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_1.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_2.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_79_2.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_91_3.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_100_4.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_111_5.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_118_6.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_124_7.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_130_8.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_136_9.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_148_10.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_165_11.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_177_12.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_187_13.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_197_14.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_207_15.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_217_16.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_227_17.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_235_18.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_244_19.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_253_20.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_260_21.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_281_22.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver_Pipeline_VITIS_LOOP_292_23.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute     sc_get_clocks receiver 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/impl/misc/receiver_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to receiver
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.compgen.dataonly.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=receiver
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.rtl_wrap.cfg.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.constraint.tcl 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/receiver.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/lilian/school/UnderWaterCommunications/HLS_receiver/receiver/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s receiver/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file receiver/solution1/impl/export.zip
Command   export_design done; 26.15 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 23.01 seconds. CPU system time: 0.98 seconds. Elapsed time: 26.15 seconds; current allocated memory: 17.469 MB.
Command ap_source done; 38.39 sec.
Execute cleanup_all 
