// Seed: 3639740738
macromodule module_0;
  assign id_1 = 1;
  wand id_2 = id_1;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wand  id_2,
    output logic id_3,
    input  logic id_4
);
  always id_3 <= 1'h0;
  assign id_2 = 1;
  assign id_3 = 1;
  assign id_2 = id_0 * 1;
  assign id_3 = id_4;
  assign id_2 = 1'd0;
  wire id_6;
  wire id_7;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_8;
endmodule
module module_2 (
    inout wand id_0,
    input tri0 id_1,
    input wand id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_6), .id_2(1)
  );
  module_0 modCall_1 ();
endmodule
