

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Thu Aug 31 04:11:14 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39218|    39218| 0.392 ms | 0.392 ms |  39218|  39218|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1      |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i6      |    38424|    38424|      3202|          -|          -|    12|    no    |
        | + l_j6          |     3200|     3200|        50|          -|          -|    64|    no    |
        |  ++ l_S_k_0_k2  |       48|       48|         4|          -|          -|    12|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      5|       0|    247|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     182|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     182|    369|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_362_p2         |     *    |      5|  0|  29|          40|          40|
    |add_ln139_fu_308_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln140_fu_330_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln144_fu_282_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln203_fu_202_p2   |     +    |      0|  0|  13|          11|          11|
    |i6_fu_218_p2          |     +    |      0|  0|  13|           4|           1|
    |j6_fu_272_p2          |     +    |      0|  0|  15|           7|           1|
    |k2_fu_298_p2          |     +    |      0|  0|  13|           4|           1|
    |v69_fu_168_p2         |     +    |      0|  0|  13|           4|           1|
    |v70_fu_192_p2         |     +    |      0|  0|  15|           7|           1|
    |v81_V_fu_378_p2       |     +    |      0|  0|  31|          24|          24|
    |sub_ln139_fu_248_p2   |     -    |      0|  0|  15|           9|           9|
    |icmp_ln131_fu_162_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln132_fu_186_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln136_fu_212_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln137_fu_266_p2  |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln138_fu_292_p2  |   icmp   |      0|  0|   9|           4|           4|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      5|  0| 247|         167|         148|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  47|         10|    1|         10|
    |i6_0_reg_129    |   9|          2|    4|          8|
    |j6_0_reg_140    |   9|          2|    7|         14|
    |k2_0_reg_151    |   9|          2|    4|          8|
    |v67_V_address0  |  15|          3|   10|         30|
    |v67_V_d0        |  15|          3|   24|         72|
    |v69_0_reg_107   |   9|          2|    4|          8|
    |v70_0_reg_118   |   9|          2|    7|         14|
    +----------------+----+-----------+-----+-----------+
    |Total           | 122|         26|   61|        164|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   9|   0|    9|          0|
    |i6_0_reg_129          |   4|   0|    4|          0|
    |i6_reg_407            |   4|   0|    4|          0|
    |j6_0_reg_140          |   7|   0|    7|          0|
    |j6_reg_425            |   7|   0|    7|          0|
    |k2_0_reg_151          |   4|   0|    4|          0|
    |k2_reg_443            |   4|   0|    4|          0|
    |sub_ln139_reg_412     |   7|   0|    9|          2|
    |v67_V_addr_1_reg_435  |  10|   0|   10|          0|
    |v69_0_reg_107         |   4|   0|    4|          0|
    |v69_reg_386           |   4|   0|    4|          0|
    |v70_0_reg_118         |   7|   0|    7|          0|
    |v74_V_reg_458         |  24|   0|   24|          0|
    |v75_V_reg_463         |  24|   0|   24|          0|
    |v79_V_reg_468         |  24|   0|   24|          0|
    |v80_V_reg_473         |  24|   0|   24|          0|
    |zext_ln132_reg_391    |   4|   0|   11|          7|
    |zext_ln137_reg_417    |   4|   0|   11|          7|
    |zext_ln144_reg_430    |   7|   0|   11|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 182|   0|  202|         20|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_done         | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Context_layer | return value |
|v65_V_address0  | out |    8|  ap_memory |     v65_V     |     array    |
|v65_V_ce0       | out |    1|  ap_memory |     v65_V     |     array    |
|v65_V_q0        |  in |   24|  ap_memory |     v65_V     |     array    |
|v66_V_address0  | out |   10|  ap_memory |     v66_V     |     array    |
|v66_V_ce0       | out |    1|  ap_memory |     v66_V     |     array    |
|v66_V_q0        |  in |   24|  ap_memory |     v66_V     |     array    |
|v67_V_address0  | out |   10|  ap_memory |     v67_V     |     array    |
|v67_V_ce0       | out |    1|  ap_memory |     v67_V     |     array    |
|v67_V_we0       | out |    1|  ap_memory |     v67_V     |     array    |
|v67_V_d0        | out |   24|  ap_memory |     v67_V     |     array    |
|v67_V_q0        |  in |   24|  ap_memory |     v67_V     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:131]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%v69_0 = phi i4 [ 0, %_ZN8ap_fixedILi24ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %v69, %.loopexit.loopexit ]"   --->   Operation 11 'phi' 'v69_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln131 = icmp eq i4 %v69_0, -4" [kernel.cpp:131]   --->   Operation 12 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%v69 = add i4 %v69_0, 1" [kernel.cpp:131]   --->   Operation 14 'add' 'v69' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %.preheader.preheader, label %.preheader259.preheader" [kernel.cpp:131]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_67 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %v69_0, i6 0)" [kernel.cpp:133]   --->   Operation 16 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i10 %tmp_67 to i11" [kernel.cpp:132]   --->   Operation 17 'zext' 'zext_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader259" [kernel.cpp:132]   --->   Operation 18 'br' <Predicate = (!icmp_ln131)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:136]   --->   Operation 19 'br' <Predicate = (icmp_ln131)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%v70_0 = phi i7 [ %v70, %0 ], [ 0, %.preheader259.preheader ]"   --->   Operation 20 'phi' 'v70_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.48ns)   --->   "%icmp_ln132 = icmp eq i7 %v70_0, -64" [kernel.cpp:132]   --->   Operation 21 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_429 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 22 'speclooptripcount' 'empty_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.87ns)   --->   "%v70 = add i7 %v70_0, 1" [kernel.cpp:132]   --->   Operation 23 'add' 'v70' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %.loopexit.loopexit, label %0" [kernel.cpp:132]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %v70_0 to i11" [kernel.cpp:133]   --->   Operation 25 'zext' 'zext_ln203' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.73ns)   --->   "%add_ln203 = add i11 %zext_ln132, %zext_ln203" [kernel.cpp:133]   --->   Operation 26 'add' 'add_ln203' <Predicate = (!icmp_ln132)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln203_17 = zext i11 %add_ln203 to i64" [kernel.cpp:133]   --->   Operation 27 'zext' 'zext_ln203_17' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%v67_V_addr = getelementptr [768 x i24]* %v67_V, i64 0, i64 %zext_ln203_17" [kernel.cpp:133]   --->   Operation 28 'getelementptr' 'v67_V_addr' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.25ns)   --->   "store i24 0, i24* %v67_V_addr, align 4" [kernel.cpp:133]   --->   Operation 29 'store' <Predicate = (!icmp_ln132)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.preheader259" [kernel.cpp:132]   --->   Operation 30 'br' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 31 'br' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.91>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i6_0 = phi i4 [ %i6, %l_gemm_i6_end ], [ 0, %.preheader.preheader ]"   --->   Operation 32 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.30ns)   --->   "%icmp_ln136 = icmp eq i4 %i6_0, -4" [kernel.cpp:136]   --->   Operation 33 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty_430 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 34 'speclooptripcount' 'empty_430' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.73ns)   --->   "%i6 = add i4 %i6_0, 1" [kernel.cpp:136]   --->   Operation 35 'add' 'i6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %3, label %l_gemm_i6_begin" [kernel.cpp:136]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [kernel.cpp:136]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [kernel.cpp:136]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_68 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i6_0, i4 0)" [kernel.cpp:139]   --->   Operation 39 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %tmp_68 to i9" [kernel.cpp:139]   --->   Operation 40 'zext' 'zext_ln139' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_69 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i6_0, i2 0)" [kernel.cpp:139]   --->   Operation 41 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i6 %tmp_69 to i9" [kernel.cpp:139]   --->   Operation 42 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.91ns)   --->   "%sub_ln139 = sub i9 %zext_ln139, %zext_ln139_1" [kernel.cpp:139]   --->   Operation 43 'sub' 'sub_ln139' <Predicate = (!icmp_ln136)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_70 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i6_0, i6 0)" [kernel.cpp:144]   --->   Operation 44 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i10 %tmp_70 to i11" [kernel.cpp:137]   --->   Operation 45 'zext' 'zext_ln137' <Predicate = (!icmp_ln136)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:137]   --->   Operation 46 'br' <Predicate = (!icmp_ln136)> <Delay = 1.76>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:151]   --->   Operation 47 'ret' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.87>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j6_0 = phi i7 [ 0, %l_gemm_i6_begin ], [ %j6, %l_j6_end ]"   --->   Operation 48 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln137 = icmp eq i7 %j6_0, -64" [kernel.cpp:137]   --->   Operation 49 'icmp' 'icmp_ln137' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_431 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 50 'speclooptripcount' 'empty_431' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.87ns)   --->   "%j6 = add i7 %j6_0, 1" [kernel.cpp:137]   --->   Operation 51 'add' 'j6' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln137, label %l_gemm_i6_end, label %l_j6_begin" [kernel.cpp:137]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str15) nounwind" [kernel.cpp:137]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str15)" [kernel.cpp:137]   --->   Operation 54 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i7 %j6_0 to i11" [kernel.cpp:144]   --->   Operation 55 'zext' 'zext_ln144' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln144 = add i11 %zext_ln137, %zext_ln144" [kernel.cpp:144]   --->   Operation 56 'add' 'add_ln144' <Predicate = (!icmp_ln137)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i11 %add_ln144 to i64" [kernel.cpp:144]   --->   Operation 57 'zext' 'zext_ln144_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%v67_V_addr_1 = getelementptr [768 x i24]* %v67_V, i64 0, i64 %zext_ln144_1" [kernel.cpp:144]   --->   Operation 58 'getelementptr' 'v67_V_addr_1' <Predicate = (!icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:138]   --->   Operation 59 'br' <Predicate = (!icmp_ln137)> <Delay = 1.76>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_434 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp)" [kernel.cpp:150]   --->   Operation 60 'specregionend' 'empty_434' <Predicate = (icmp_ln137)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:136]   --->   Operation 61 'br' <Predicate = (icmp_ln137)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.07>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%k2_0 = phi i4 [ 0, %l_j6_begin ], [ %k2, %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53 ]"   --->   Operation 62 'phi' 'k2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln138 = icmp eq i4 %k2_0, -4" [kernel.cpp:138]   --->   Operation 63 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%empty_432 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 64 'speclooptripcount' 'empty_432' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (1.73ns)   --->   "%k2 = add i4 %k2_0, 1" [kernel.cpp:138]   --->   Operation 65 'add' 'k2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %l_j6_end, label %_ZN8ap_fixedILi48ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit53" [kernel.cpp:138]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i4 %k2_0 to i9" [kernel.cpp:139]   --->   Operation 67 'zext' 'zext_ln139_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.82ns)   --->   "%add_ln139 = add i9 %zext_ln139_2, %sub_ln139" [kernel.cpp:139]   --->   Operation 68 'add' 'add_ln139' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i9 %add_ln139 to i64" [kernel.cpp:139]   --->   Operation 69 'sext' 'sext_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%v65_V_addr = getelementptr [144 x i24]* %v65_V, i64 0, i64 %sext_ln139" [kernel.cpp:139]   --->   Operation 70 'getelementptr' 'v65_V_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_71 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %k2_0, i6 0)" [kernel.cpp:140]   --->   Operation 71 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i10 %tmp_71 to i11" [kernel.cpp:140]   --->   Operation 72 'zext' 'zext_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.73ns)   --->   "%add_ln140 = add i11 %zext_ln144, %zext_ln140" [kernel.cpp:140]   --->   Operation 73 'add' 'add_ln140' <Predicate = (!icmp_ln138)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i11 %add_ln140 to i64" [kernel.cpp:140]   --->   Operation 74 'zext' 'zext_ln140_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%v66_V_addr = getelementptr [768 x i24]* %v66_V, i64 0, i64 %zext_ln140_1" [kernel.cpp:140]   --->   Operation 75 'getelementptr' 'v66_V_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 76 [2/2] (3.25ns)   --->   "%v74_V = load i24* %v65_V_addr, align 4" [kernel.cpp:139]   --->   Operation 76 'load' 'v74_V' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%v75_V = load i24* %v66_V_addr, align 4" [kernel.cpp:140]   --->   Operation 77 'load' 'v75_V' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%empty_433 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str15, i32 %tmp_s)" [kernel.cpp:149]   --->   Operation 78 'specregionend' 'empty_433' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:137]   --->   Operation 79 'br' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 3.25>
ST_7 : Operation 80 [1/2] (3.25ns)   --->   "%v74_V = load i24* %v65_V_addr, align 4" [kernel.cpp:139]   --->   Operation 80 'load' 'v74_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 81 [1/2] (3.25ns)   --->   "%v75_V = load i24* %v66_V_addr, align 4" [kernel.cpp:140]   --->   Operation 81 'load' 'v75_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 82 [2/2] (3.25ns)   --->   "%v79_V = load i24* %v67_V_addr_1, align 4" [kernel.cpp:144]   --->   Operation 82 'load' 'v79_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 6> <Delay = 8.51>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%v76_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v74_V, i16 0)" [kernel.cpp:141]   --->   Operation 83 'bitconcatenate' 'v76_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%v77_V = call i40 @_ssdm_op_BitConcatenate.i40.i24.i16(i24 %v75_V, i16 0)" [kernel.cpp:142]   --->   Operation 84 'bitconcatenate' 'v77_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i40 %v76_V to i72" [kernel.cpp:143]   --->   Operation 85 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %v77_V to i72" [kernel.cpp:143]   --->   Operation 86 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (8.51ns)   --->   "%r_V = mul i72 %sext_ln1116, %sext_ln1118" [kernel.cpp:143]   --->   Operation 87 'mul' 'r_V' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%v79_V = load i24* %v67_V_addr_1, align 4" [kernel.cpp:144]   --->   Operation 88 'load' 'v79_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%v80_V = call i24 @_ssdm_op_PartSelect.i24.i72.i32.i32(i72 %r_V, i32 48, i32 71)" [kernel.cpp:145]   --->   Operation 89 'partselect' 'v80_V' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 5.56>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str16) nounwind" [kernel.cpp:138]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (2.31ns)   --->   "%v81_V = add i24 %v79_V, %v80_V" [kernel.cpp:146]   --->   Operation 91 'add' 'v81_V' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (3.25ns)   --->   "store i24 %v81_V, i24* %v67_V_addr_1, align 4" [kernel.cpp:147]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:138]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v65_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v66_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v67_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln131           (br               ) [ 0111000000]
v69_0              (phi              ) [ 0010000000]
icmp_ln131         (icmp             ) [ 0011000000]
empty              (speclooptripcount) [ 0000000000]
v69                (add              ) [ 0111000000]
br_ln131           (br               ) [ 0000000000]
tmp_67             (bitconcatenate   ) [ 0000000000]
zext_ln132         (zext             ) [ 0001000000]
br_ln132           (br               ) [ 0011000000]
br_ln136           (br               ) [ 0011111111]
v70_0              (phi              ) [ 0001000000]
icmp_ln132         (icmp             ) [ 0011000000]
empty_429          (speclooptripcount) [ 0000000000]
v70                (add              ) [ 0011000000]
br_ln132           (br               ) [ 0000000000]
zext_ln203         (zext             ) [ 0000000000]
add_ln203          (add              ) [ 0000000000]
zext_ln203_17      (zext             ) [ 0000000000]
v67_V_addr         (getelementptr    ) [ 0000000000]
store_ln133        (store            ) [ 0000000000]
br_ln132           (br               ) [ 0011000000]
br_ln0             (br               ) [ 0111000000]
i6_0               (phi              ) [ 0000100000]
icmp_ln136         (icmp             ) [ 0000111111]
empty_430          (speclooptripcount) [ 0000000000]
i6                 (add              ) [ 0010111111]
br_ln136           (br               ) [ 0000000000]
specloopname_ln136 (specloopname     ) [ 0000000000]
tmp                (specregionbegin  ) [ 0000011111]
tmp_68             (bitconcatenate   ) [ 0000000000]
zext_ln139         (zext             ) [ 0000000000]
tmp_69             (bitconcatenate   ) [ 0000000000]
zext_ln139_1       (zext             ) [ 0000000000]
sub_ln139          (sub              ) [ 0000011111]
tmp_70             (bitconcatenate   ) [ 0000000000]
zext_ln137         (zext             ) [ 0000011111]
br_ln137           (br               ) [ 0000111111]
ret_ln151          (ret              ) [ 0000000000]
j6_0               (phi              ) [ 0000010000]
icmp_ln137         (icmp             ) [ 0000111111]
empty_431          (speclooptripcount) [ 0000000000]
j6                 (add              ) [ 0000111111]
br_ln137           (br               ) [ 0000000000]
specloopname_ln137 (specloopname     ) [ 0000000000]
tmp_s              (specregionbegin  ) [ 0000001111]
zext_ln144         (zext             ) [ 0000001111]
add_ln144          (add              ) [ 0000000000]
zext_ln144_1       (zext             ) [ 0000000000]
v67_V_addr_1       (getelementptr    ) [ 0000001111]
br_ln138           (br               ) [ 0000111111]
empty_434          (specregionend    ) [ 0000000000]
br_ln136           (br               ) [ 0010111111]
k2_0               (phi              ) [ 0000001000]
icmp_ln138         (icmp             ) [ 0000111111]
empty_432          (speclooptripcount) [ 0000000000]
k2                 (add              ) [ 0000111111]
br_ln138           (br               ) [ 0000000000]
zext_ln139_2       (zext             ) [ 0000000000]
add_ln139          (add              ) [ 0000000000]
sext_ln139         (sext             ) [ 0000000000]
v65_V_addr         (getelementptr    ) [ 0000000100]
tmp_71             (bitconcatenate   ) [ 0000000000]
zext_ln140         (zext             ) [ 0000000000]
add_ln140          (add              ) [ 0000000000]
zext_ln140_1       (zext             ) [ 0000000000]
v66_V_addr         (getelementptr    ) [ 0000000100]
empty_433          (specregionend    ) [ 0000000000]
br_ln137           (br               ) [ 0000111111]
v74_V              (load             ) [ 0000000010]
v75_V              (load             ) [ 0000000010]
v76_V              (bitconcatenate   ) [ 0000000000]
v77_V              (bitconcatenate   ) [ 0000000000]
sext_ln1116        (sext             ) [ 0000000000]
sext_ln1118        (sext             ) [ 0000000000]
r_V                (mul              ) [ 0000000000]
v79_V              (load             ) [ 0000000001]
v80_V              (partselect       ) [ 0000000001]
specloopname_ln138 (specloopname     ) [ 0000000000]
v81_V              (add              ) [ 0000000000]
store_ln147        (store            ) [ 0000000000]
br_ln138           (br               ) [ 0000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v65_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v65_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v66_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v66_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v67_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v67_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i40.i24.i16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i72.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="v67_V_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="24" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="11" slack="0"/>
<pin id="64" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v67_V_addr/3 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="10" slack="0"/>
<pin id="69" dir="0" index="1" bw="24" slack="0"/>
<pin id="70" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln133/3 v79_V/7 store_ln147/9 "/>
</bind>
</comp>

<comp id="74" class="1004" name="v67_V_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="24" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="11" slack="0"/>
<pin id="78" dir="1" index="3" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v67_V_addr_1/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="v65_V_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="24" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="9" slack="0"/>
<pin id="85" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v65_V_addr/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v66_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="24" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v66_V_addr/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v74_V/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="10" slack="0"/>
<pin id="103" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v75_V/6 "/>
</bind>
</comp>

<comp id="107" class="1005" name="v69_0_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="1"/>
<pin id="109" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v69_0 (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="v69_0_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v69_0/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="v70_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="1"/>
<pin id="120" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="v70_0 (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="v70_0_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v70_0/3 "/>
</bind>
</comp>

<comp id="129" class="1005" name="i6_0_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="1"/>
<pin id="131" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i6_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="i6_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="1" slack="1"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6_0/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="j6_0_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="7" slack="1"/>
<pin id="142" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="j6_0_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/5 "/>
</bind>
</comp>

<comp id="151" class="1005" name="k2_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k2_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="k2_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k2_0/6 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln131_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln131/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="v69_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v69/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_67_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln132_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln132_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="v70_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v70/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln203_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln203_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="0" index="1" bw="7" slack="0"/>
<pin id="205" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln203_17_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_17/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln136_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln136/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="i6_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i6/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_68_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln139_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_69_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="4" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln139_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln139_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="6" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_70_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln137_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln137_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln137/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j6_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j6/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln144_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln144_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="1"/>
<pin id="284" dir="0" index="1" bw="7" slack="0"/>
<pin id="285" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln144_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln138_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="k2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k2/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln139_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_2/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="add_ln139_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="0" index="1" bw="9" slack="2"/>
<pin id="311" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln139_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="0"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_71_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln140_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln140_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln140_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140_1/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="v76_V_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="40" slack="0"/>
<pin id="342" dir="0" index="1" bw="24" slack="1"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v76_V/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="v77_V_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="40" slack="0"/>
<pin id="349" dir="0" index="1" bw="24" slack="1"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="v77_V/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln1116_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="40" slack="0"/>
<pin id="356" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sext_ln1118_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="40" slack="0"/>
<pin id="360" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="r_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="40" slack="0"/>
<pin id="364" dir="0" index="1" bw="40" slack="0"/>
<pin id="365" dir="1" index="2" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="v80_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="24" slack="0"/>
<pin id="370" dir="0" index="1" bw="72" slack="0"/>
<pin id="371" dir="0" index="2" bw="7" slack="0"/>
<pin id="372" dir="0" index="3" bw="8" slack="0"/>
<pin id="373" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="v80_V/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="v81_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="24" slack="1"/>
<pin id="380" dir="0" index="1" bw="24" slack="1"/>
<pin id="381" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v81_V/9 "/>
</bind>
</comp>

<comp id="386" class="1005" name="v69_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v69 "/>
</bind>
</comp>

<comp id="391" class="1005" name="zext_ln132_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="11" slack="1"/>
<pin id="393" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln132 "/>
</bind>
</comp>

<comp id="399" class="1005" name="v70_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="v70 "/>
</bind>
</comp>

<comp id="407" class="1005" name="i6_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="0"/>
<pin id="409" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i6 "/>
</bind>
</comp>

<comp id="412" class="1005" name="sub_ln139_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="2"/>
<pin id="414" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln139 "/>
</bind>
</comp>

<comp id="417" class="1005" name="zext_ln137_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="1"/>
<pin id="419" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="425" class="1005" name="j6_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j6 "/>
</bind>
</comp>

<comp id="430" class="1005" name="zext_ln144_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="1"/>
<pin id="432" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln144 "/>
</bind>
</comp>

<comp id="435" class="1005" name="v67_V_addr_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="2"/>
<pin id="437" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="v67_V_addr_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="k2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="v65_V_addr_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="1"/>
<pin id="450" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v65_V_addr "/>
</bind>
</comp>

<comp id="453" class="1005" name="v66_V_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="1"/>
<pin id="455" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="v66_V_addr "/>
</bind>
</comp>

<comp id="458" class="1005" name="v74_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="24" slack="1"/>
<pin id="460" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v74_V "/>
</bind>
</comp>

<comp id="463" class="1005" name="v75_V_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="24" slack="1"/>
<pin id="465" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v75_V "/>
</bind>
</comp>

<comp id="468" class="1005" name="v79_V_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="24" slack="1"/>
<pin id="470" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v79_V "/>
</bind>
</comp>

<comp id="473" class="1005" name="v80_V_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="24" slack="1"/>
<pin id="475" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="v80_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="73"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="28" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="81" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="88" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="132"><net_src comp="6" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="111" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="111" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="111" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="122" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="122" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="122" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="206"><net_src comp="198" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="216"><net_src comp="133" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="133" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="133" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="133" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="16" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="133" pin="4"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="144" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="144" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="26" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="144" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="278" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="282" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="296"><net_src comp="155" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="8" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="155" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="155" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="316"><net_src comp="308" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="155" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="18" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="330" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="345"><net_src comp="48" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="50" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="340" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="347" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="354" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="52" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="54" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="56" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="382"><net_src comp="378" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="389"><net_src comp="168" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="394"><net_src comp="182" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="402"><net_src comp="192" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="410"><net_src comp="218" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="415"><net_src comp="248" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="420"><net_src comp="262" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="428"><net_src comp="272" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="433"><net_src comp="278" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="438"><net_src comp="74" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="446"><net_src comp="298" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="451"><net_src comp="81" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="456"><net_src comp="88" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="461"><net_src comp="95" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="466"><net_src comp="101" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="471"><net_src comp="67" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="476"><net_src comp="368" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="378" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v67_V | {3 9 }
 - Input state : 
	Port: Context_layer : v65_V | {6 7 }
	Port: Context_layer : v66_V | {6 7 }
	Port: Context_layer : v67_V | {7 8 }
  - Chain level:
	State 1
	State 2
		icmp_ln131 : 1
		v69 : 1
		br_ln131 : 2
		tmp_67 : 1
		zext_ln132 : 2
	State 3
		icmp_ln132 : 1
		v70 : 1
		br_ln132 : 2
		zext_ln203 : 1
		add_ln203 : 2
		zext_ln203_17 : 3
		v67_V_addr : 4
		store_ln133 : 5
	State 4
		icmp_ln136 : 1
		i6 : 1
		br_ln136 : 2
		tmp_68 : 1
		zext_ln139 : 2
		tmp_69 : 1
		zext_ln139_1 : 2
		sub_ln139 : 3
		tmp_70 : 1
		zext_ln137 : 2
	State 5
		icmp_ln137 : 1
		j6 : 1
		br_ln137 : 2
		zext_ln144 : 1
		add_ln144 : 2
		zext_ln144_1 : 3
		v67_V_addr_1 : 4
	State 6
		icmp_ln138 : 1
		k2 : 1
		br_ln138 : 2
		zext_ln139_2 : 1
		add_ln139 : 2
		sext_ln139 : 3
		v65_V_addr : 4
		tmp_71 : 1
		zext_ln140 : 2
		add_ln140 : 3
		zext_ln140_1 : 4
		v66_V_addr : 5
		v74_V : 5
		v75_V : 6
	State 7
	State 8
		sext_ln1116 : 1
		sext_ln1118 : 1
		r_V : 2
		v80_V : 3
	State 9
		store_ln147 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      v69_fu_168      |    0    |    0    |    13   |
|          |      v70_fu_192      |    0    |    0    |    15   |
|          |   add_ln203_fu_202   |    0    |    0    |    14   |
|          |       i6_fu_218      |    0    |    0    |    13   |
|    add   |       j6_fu_272      |    0    |    0    |    15   |
|          |   add_ln144_fu_282   |    0    |    0    |    14   |
|          |       k2_fu_298      |    0    |    0    |    13   |
|          |   add_ln139_fu_308   |    0    |    0    |    15   |
|          |   add_ln140_fu_330   |    0    |    0    |    14   |
|          |     v81_V_fu_378     |    0    |    0    |    31   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln131_fu_162  |    0    |    0    |    9    |
|          |   icmp_ln132_fu_186  |    0    |    0    |    11   |
|   icmp   |   icmp_ln136_fu_212  |    0    |    0    |    9    |
|          |   icmp_ln137_fu_266  |    0    |    0    |    11   |
|          |   icmp_ln138_fu_292  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|    mul   |      r_V_fu_362      |    5    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln139_fu_248   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_67_fu_174    |    0    |    0    |    0    |
|          |     tmp_68_fu_224    |    0    |    0    |    0    |
|          |     tmp_69_fu_236    |    0    |    0    |    0    |
|bitconcatenate|     tmp_70_fu_254    |    0    |    0    |    0    |
|          |     tmp_71_fu_318    |    0    |    0    |    0    |
|          |     v76_V_fu_340     |    0    |    0    |    0    |
|          |     v77_V_fu_347     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln132_fu_182  |    0    |    0    |    0    |
|          |   zext_ln203_fu_198  |    0    |    0    |    0    |
|          | zext_ln203_17_fu_207 |    0    |    0    |    0    |
|          |   zext_ln139_fu_232  |    0    |    0    |    0    |
|          |  zext_ln139_1_fu_244 |    0    |    0    |    0    |
|   zext   |   zext_ln137_fu_262  |    0    |    0    |    0    |
|          |   zext_ln144_fu_278  |    0    |    0    |    0    |
|          |  zext_ln144_1_fu_287 |    0    |    0    |    0    |
|          |  zext_ln139_2_fu_304 |    0    |    0    |    0    |
|          |   zext_ln140_fu_326  |    0    |    0    |    0    |
|          |  zext_ln140_1_fu_335 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln139_fu_313  |    0    |    0    |    0    |
|   sext   |  sext_ln1116_fu_354  |    0    |    0    |    0    |
|          |  sext_ln1118_fu_358  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     v80_V_fu_368     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |   250   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    i6_0_reg_129    |    4   |
|     i6_reg_407     |    4   |
|    j6_0_reg_140    |    7   |
|     j6_reg_425     |    7   |
|    k2_0_reg_151    |    4   |
|     k2_reg_443     |    4   |
|  sub_ln139_reg_412 |    9   |
| v65_V_addr_reg_448 |    8   |
| v66_V_addr_reg_453 |   10   |
|v67_V_addr_1_reg_435|   10   |
|    v69_0_reg_107   |    4   |
|     v69_reg_386    |    4   |
|    v70_0_reg_118   |    7   |
|     v70_reg_399    |    7   |
|    v74_V_reg_458   |   24   |
|    v75_V_reg_463   |   24   |
|    v79_V_reg_468   |   24   |
|    v80_V_reg_473   |   24   |
| zext_ln132_reg_391 |   11   |
| zext_ln137_reg_417 |   11   |
| zext_ln144_reg_430 |   11   |
+--------------------+--------+
|        Total       |   218  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_67 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_67 |  p1  |   2  |  24  |   48   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   250  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    7   |   218  |   286  |
+-----------+--------+--------+--------+--------+
