Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9c9c0f32f262467aafc6b4ac8857985e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pre_syn_testbench_behav xil_defaultlib.pre_syn_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/airlab/Documents/HDL/HW_2/VivodoUsed/pipelined/hw2_pipe.v" Line 1. Module hw2_pipe doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/airlab/Documents/HDL/HW_2/VivodoUsed/pipelined/hw2_pipe_stage1.v" Line 1. Module hw2_pipe_stage1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/airlab/Documents/HDL/HW_2/VivodoUsed/pipelined/hw2_pipe_stage2.v" Line 1. Module hw2_pipe_stage2 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hw2_pipe_stage1
Compiling module xil_defaultlib.hw2_pipe_stage2
Compiling module xil_defaultlib.hw2_pipe
Compiling module xil_defaultlib.pre_syn_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot pre_syn_testbench_behav
