{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 04:35:23 2016 " "Info: Processing started: Wed May 04 04:35:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PowerComputer -c PowerComputer --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PowerComputer -c PowerComputer --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register STOR_REG:inst10\|Dout\[15\] register STOR_REG:inst10\|Dout\[15\] 273.15 MHz 3.661 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 273.15 MHz between source register \"STOR_REG:inst10\|Dout\[15\]\" and destination register \"STOR_REG:inst10\|Dout\[15\]\" (period= 3.661 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.477 ns + Longest register register " "Info: + Longest register to register delay is 3.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STOR_REG:inst10\|Dout\[15\] 1 REG LCFF_X34_Y8_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y8_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 0.576 ns PowerComputer:inst\|Selector2~0 2 COMB LCCOMB_X34_Y8_N22 2 " "Info: 2: + IC(0.348 ns) + CELL(0.228 ns) = 0.576 ns; Loc. = LCCOMB_X34_Y8_N22; Fanout = 2; COMB Node = 'PowerComputer:inst\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { STOR_REG:inst10|Dout[15] PowerComputer:inst|Selector2~0 } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.228 ns) 1.137 ns PowerComputer:inst\|Selector5~0 3 COMB LCCOMB_X34_Y8_N20 25 " "Info: 3: + IC(0.333 ns) + CELL(0.228 ns) = 1.137 ns; Loc. = LCCOMB_X34_Y8_N20; Fanout = 25; COMB Node = 'PowerComputer:inst\|Selector5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { PowerComputer:inst|Selector2~0 PowerComputer:inst|Selector5~0 } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.225 ns) 1.725 ns ADD_SUB:inst1\|Add0~7 4 COMB LCCOMB_X34_Y8_N30 2 " "Info: 4: + IC(0.363 ns) + CELL(0.225 ns) = 1.725 ns; Loc. = LCCOMB_X34_Y8_N30; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { PowerComputer:inst|Selector5~0 ADD_SUB:inst1|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.309 ns) 2.578 ns ADD_SUB:inst1\|Add0~19 5 COMB LCCOMB_X34_Y9_N20 2 " "Info: 5: + IC(0.544 ns) + CELL(0.309 ns) = 2.578 ns; Loc. = LCCOMB_X34_Y9_N20; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.613 ns ADD_SUB:inst1\|Add0~23 6 COMB LCCOMB_X34_Y9_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.613 ns; Loc. = LCCOMB_X34_Y9_N22; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.648 ns ADD_SUB:inst1\|Add0~27 7 COMB LCCOMB_X34_Y9_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.648 ns; Loc. = LCCOMB_X34_Y9_N24; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.683 ns ADD_SUB:inst1\|Add0~31 8 COMB LCCOMB_X34_Y9_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.683 ns; Loc. = LCCOMB_X34_Y9_N26; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.718 ns ADD_SUB:inst1\|Add0~35 9 COMB LCCOMB_X34_Y9_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.718 ns; Loc. = LCCOMB_X34_Y9_N28; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 2.886 ns ADD_SUB:inst1\|Add0~39 10 COMB LCCOMB_X34_Y9_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.168 ns) = 2.886 ns; Loc. = LCCOMB_X34_Y9_N30; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.921 ns ADD_SUB:inst1\|Add0~43 11 COMB LCCOMB_X34_Y8_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.921 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.956 ns ADD_SUB:inst1\|Add0~47 12 COMB LCCOMB_X34_Y8_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.956 ns; Loc. = LCCOMB_X34_Y8_N2; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.991 ns ADD_SUB:inst1\|Add0~51 13 COMB LCCOMB_X34_Y8_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.991 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.026 ns ADD_SUB:inst1\|Add0~55 14 COMB LCCOMB_X34_Y8_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 3.026 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~55'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.061 ns ADD_SUB:inst1\|Add0~59 15 COMB LCCOMB_X34_Y8_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 3.061 ns; Loc. = LCCOMB_X34_Y8_N8; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~59'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~55 ADD_SUB:inst1|Add0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.096 ns ADD_SUB:inst1\|Add0~63 16 COMB LCCOMB_X34_Y8_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 3.096 ns; Loc. = LCCOMB_X34_Y8_N10; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~63'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~59 ADD_SUB:inst1|Add0~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.131 ns ADD_SUB:inst1\|Add0~67 17 COMB LCCOMB_X34_Y8_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 3.131 ns; Loc. = LCCOMB_X34_Y8_N12; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~67'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~63 ADD_SUB:inst1|Add0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 3.255 ns ADD_SUB:inst1\|Add0~71 18 COMB LCCOMB_X34_Y8_N14 1 " "Info: 18: + IC(0.000 ns) + CELL(0.124 ns) = 3.255 ns; Loc. = LCCOMB_X34_Y8_N14; Fanout = 1; COMB Node = 'ADD_SUB:inst1\|Add0~71'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { ADD_SUB:inst1|Add0~67 ADD_SUB:inst1|Add0~71 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.380 ns ADD_SUB:inst1\|Add0~74 19 COMB LCCOMB_X34_Y8_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.125 ns) = 3.380 ns; Loc. = LCCOMB_X34_Y8_N16; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB:inst1|Add0~71 ADD_SUB:inst1|Add0~74 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 3.477 ns STOR_REG:inst10\|Dout\[15\] 20 REG LCFF_X34_Y8_N17 7 " "Info: 20: + IC(0.000 ns) + CELL(0.097 ns) = 3.477 ns; Loc. = LCFF_X34_Y8_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADD_SUB:inst1|Add0~74 STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.889 ns ( 54.33 % ) " "Info: Total cell delay = 1.889 ns ( 54.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.588 ns ( 45.67 % ) " "Info: Total interconnect delay = 1.588 ns ( 45.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { STOR_REG:inst10|Dout[15] PowerComputer:inst|Selector2~0 PowerComputer:inst|Selector5~0 ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~55 ADD_SUB:inst1|Add0~59 ADD_SUB:inst1|Add0~63 ADD_SUB:inst1|Add0~67 ADD_SUB:inst1|Add0~71 ADD_SUB:inst1|Add0~74 STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.477 ns" { STOR_REG:inst10|Dout[15] {} PowerComputer:inst|Selector2~0 {} PowerComputer:inst|Selector5~0 {} ADD_SUB:inst1|Add0~7 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~35 {} ADD_SUB:inst1|Add0~39 {} ADD_SUB:inst1|Add0~43 {} ADD_SUB:inst1|Add0~47 {} ADD_SUB:inst1|Add0~51 {} ADD_SUB:inst1|Add0~55 {} ADD_SUB:inst1|Add0~59 {} ADD_SUB:inst1|Add0~63 {} ADD_SUB:inst1|Add0~67 {} ADD_SUB:inst1|Add0~71 {} ADD_SUB:inst1|Add0~74 {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.348ns 0.333ns 0.363ns 0.544ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.228ns 0.228ns 0.225ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns STOR_REG:inst10\|Dout\[15\] 3 REG LCFF_X34_Y8_N17 7 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y8_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns STOR_REG:inst10\|Dout\[15\] 3 REG LCFF_X34_Y8_N17 7 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y8_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.477 ns" { STOR_REG:inst10|Dout[15] PowerComputer:inst|Selector2~0 PowerComputer:inst|Selector5~0 ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~55 ADD_SUB:inst1|Add0~59 ADD_SUB:inst1|Add0~63 ADD_SUB:inst1|Add0~67 ADD_SUB:inst1|Add0~71 ADD_SUB:inst1|Add0~74 STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.477 ns" { STOR_REG:inst10|Dout[15] {} PowerComputer:inst|Selector2~0 {} PowerComputer:inst|Selector5~0 {} ADD_SUB:inst1|Add0~7 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~35 {} ADD_SUB:inst1|Add0~39 {} ADD_SUB:inst1|Add0~43 {} ADD_SUB:inst1|Add0~47 {} ADD_SUB:inst1|Add0~51 {} ADD_SUB:inst1|Add0~55 {} ADD_SUB:inst1|Add0~59 {} ADD_SUB:inst1|Add0~63 {} ADD_SUB:inst1|Add0~67 {} ADD_SUB:inst1|Add0~71 {} ADD_SUB:inst1|Add0~74 {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.348ns 0.333ns 0.363ns 0.544ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.228ns 0.228ns 0.225ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SHIFT:inst9\|TEMPout\[6\] VOLTS\[0\] CLK 5.805 ns register " "Info: tsu for register \"SHIFT:inst9\|TEMPout\[6\]\" (data pin = \"VOLTS\[0\]\", clock pin = \"CLK\") is 5.805 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.195 ns + Longest pin register " "Info: + Longest pin to register delay is 8.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns VOLTS\[0\] 1 PIN PIN_B5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B5; Fanout = 4; PIN Node = 'VOLTS\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VOLTS[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 0 -208 -40 16 "VOLTS\[7..0\]" "" } { -24 544 593 -8 "VOLTS\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.979 ns) + CELL(0.436 ns) 6.272 ns ADD_SUB_BIT:inst11\|Add0~2 2 COMB LCCOMB_X33_Y8_N16 2 " "Info: 2: + IC(4.979 ns) + CELL(0.436 ns) = 6.272 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.307 ns ADD_SUB_BIT:inst11\|Add0~6 3 COMB LCCOMB_X33_Y8_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.307 ns; Loc. = LCCOMB_X33_Y8_N18; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.342 ns ADD_SUB_BIT:inst11\|Add0~10 4 COMB LCCOMB_X33_Y8_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.342 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.377 ns ADD_SUB_BIT:inst11\|Add0~14 5 COMB LCCOMB_X33_Y8_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.377 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.412 ns ADD_SUB_BIT:inst11\|Add0~18 6 COMB LCCOMB_X33_Y8_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.412 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~18 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.447 ns ADD_SUB_BIT:inst11\|Add0~22 7 COMB LCCOMB_X33_Y8_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.447 ns; Loc. = LCCOMB_X33_Y8_N26; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~18 ADD_SUB_BIT:inst11|Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 6.572 ns ADD_SUB_BIT:inst11\|Add0~25 8 COMB LCCOMB_X33_Y8_N28 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 6.572 ns; Loc. = LCCOMB_X33_Y8_N28; Fanout = 1; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB_BIT:inst11|Add0~22 ADD_SUB_BIT:inst11|Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.228 ns) 7.381 ns MUX:inst7\|Dout\[6\]~1 9 COMB LCCOMB_X31_Y8_N18 3 " "Info: 9: + IC(0.581 ns) + CELL(0.228 ns) = 7.381 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 3; COMB Node = 'MUX:inst7\|Dout\[6\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { ADD_SUB_BIT:inst11|Add0~25 MUX:inst7|Dout[6]~1 } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.309 ns) 8.195 ns SHIFT:inst9\|TEMPout\[6\] 10 REG LCFF_X33_Y8_N1 2 " "Info: 10: + IC(0.505 ns) + CELL(0.309 ns) = 8.195 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 2; REG Node = 'SHIFT:inst9\|TEMPout\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.814 ns" { MUX:inst7|Dout[6]~1 SHIFT:inst9|TEMPout[6] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.130 ns ( 25.99 % ) " "Info: Total cell delay = 2.130 ns ( 25.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.065 ns ( 74.01 % ) " "Info: Total interconnect delay = 6.065 ns ( 74.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.195 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~18 ADD_SUB_BIT:inst11|Add0~22 ADD_SUB_BIT:inst11|Add0~25 MUX:inst7|Dout[6]~1 SHIFT:inst9|TEMPout[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.195 ns" { VOLTS[0] {} VOLTS[0]~combout {} ADD_SUB_BIT:inst11|Add0~2 {} ADD_SUB_BIT:inst11|Add0~6 {} ADD_SUB_BIT:inst11|Add0~10 {} ADD_SUB_BIT:inst11|Add0~14 {} ADD_SUB_BIT:inst11|Add0~18 {} ADD_SUB_BIT:inst11|Add0~22 {} ADD_SUB_BIT:inst11|Add0~25 {} MUX:inst7|Dout[6]~1 {} SHIFT:inst9|TEMPout[6] {} } { 0.000ns 0.000ns 4.979ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.581ns 0.505ns } { 0.000ns 0.857ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns SHIFT:inst9\|TEMPout\[6\] 3 REG LCFF_X33_Y8_N1 2 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X33_Y8_N1; Fanout = 2; REG Node = 'SHIFT:inst9\|TEMPout\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { CLK~clkctrl SHIFT:inst9|TEMPout[6] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { CLK CLK~clkctrl SHIFT:inst9|TEMPout[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst9|TEMPout[6] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.195 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~18 ADD_SUB_BIT:inst11|Add0~22 ADD_SUB_BIT:inst11|Add0~25 MUX:inst7|Dout[6]~1 SHIFT:inst9|TEMPout[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.195 ns" { VOLTS[0] {} VOLTS[0]~combout {} ADD_SUB_BIT:inst11|Add0~2 {} ADD_SUB_BIT:inst11|Add0~6 {} ADD_SUB_BIT:inst11|Add0~10 {} ADD_SUB_BIT:inst11|Add0~14 {} ADD_SUB_BIT:inst11|Add0~18 {} ADD_SUB_BIT:inst11|Add0~22 {} ADD_SUB_BIT:inst11|Add0~25 {} MUX:inst7|Dout[6]~1 {} SHIFT:inst9|TEMPout[6] {} } { 0.000ns 0.000ns 4.979ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.581ns 0.505ns } { 0.000ns 0.857ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { CLK CLK~clkctrl SHIFT:inst9|TEMPout[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst9|TEMPout[6] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK STOREDVALUE\[10\] STOR_REG:inst10\|Dout\[15\] 9.660 ns register " "Info: tco from clock \"CLK\" to destination pin \"STOREDVALUE\[10\]\" through register \"STOR_REG:inst10\|Dout\[15\]\" is 9.660 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns STOR_REG:inst10\|Dout\[15\] 3 REG LCFF_X34_Y8_N17 7 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X34_Y8_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.084 ns + Longest register pin " "Info: + Longest register to pin delay is 7.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STOR_REG:inst10\|Dout\[15\] 1 REG LCFF_X34_Y8_N17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y8_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 354 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.228 ns) 0.576 ns PowerComputer:inst\|Selector2~0 2 COMB LCCOMB_X34_Y8_N22 2 " "Info: 2: + IC(0.348 ns) + CELL(0.228 ns) = 0.576 ns; Loc. = LCCOMB_X34_Y8_N22; Fanout = 2; COMB Node = 'PowerComputer:inst\|Selector2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.576 ns" { STOR_REG:inst10|Dout[15] PowerComputer:inst|Selector2~0 } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.228 ns) 1.137 ns PowerComputer:inst\|Selector5~0 3 COMB LCCOMB_X34_Y8_N20 25 " "Info: 3: + IC(0.333 ns) + CELL(0.228 ns) = 1.137 ns; Loc. = LCCOMB_X34_Y8_N20; Fanout = 25; COMB Node = 'PowerComputer:inst\|Selector5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { PowerComputer:inst|Selector2~0 PowerComputer:inst|Selector5~0 } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.225 ns) 1.725 ns ADD_SUB:inst1\|Add0~7 4 COMB LCCOMB_X34_Y8_N30 2 " "Info: 4: + IC(0.363 ns) + CELL(0.225 ns) = 1.725 ns; Loc. = LCCOMB_X34_Y8_N30; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { PowerComputer:inst|Selector5~0 ADD_SUB:inst1|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.309 ns) 2.578 ns ADD_SUB:inst1\|Add0~19 5 COMB LCCOMB_X34_Y9_N20 2 " "Info: 5: + IC(0.544 ns) + CELL(0.309 ns) = 2.578 ns; Loc. = LCCOMB_X34_Y9_N20; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.613 ns ADD_SUB:inst1\|Add0~23 6 COMB LCCOMB_X34_Y9_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.613 ns; Loc. = LCCOMB_X34_Y9_N22; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.648 ns ADD_SUB:inst1\|Add0~27 7 COMB LCCOMB_X34_Y9_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.648 ns; Loc. = LCCOMB_X34_Y9_N24; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.683 ns ADD_SUB:inst1\|Add0~31 8 COMB LCCOMB_X34_Y9_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.683 ns; Loc. = LCCOMB_X34_Y9_N26; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.718 ns ADD_SUB:inst1\|Add0~35 9 COMB LCCOMB_X34_Y9_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.718 ns; Loc. = LCCOMB_X34_Y9_N28; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 2.886 ns ADD_SUB:inst1\|Add0~39 10 COMB LCCOMB_X34_Y9_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.168 ns) = 2.886 ns; Loc. = LCCOMB_X34_Y9_N30; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.921 ns ADD_SUB:inst1\|Add0~43 11 COMB LCCOMB_X34_Y8_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 2.921 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.956 ns ADD_SUB:inst1\|Add0~47 12 COMB LCCOMB_X34_Y8_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 2.956 ns; Loc. = LCCOMB_X34_Y8_N2; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.991 ns ADD_SUB:inst1\|Add0~51 13 COMB LCCOMB_X34_Y8_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 2.991 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.116 ns ADD_SUB:inst1\|Add0~54 14 COMB LCCOMB_X34_Y8_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.125 ns) = 3.116 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(1.982 ns) 7.084 ns STOREDVALUE\[10\] 15 PIN PIN_B7 0 " "Info: 15: + IC(1.986 ns) + CELL(1.982 ns) = 7.084 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'STOREDVALUE\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { ADD_SUB:inst1|Add0~54 STOREDVALUE[10] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 72 1760 1936 88 "STOREDVALUE\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.510 ns ( 49.55 % ) " "Info: Total cell delay = 3.510 ns ( 49.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.574 ns ( 50.45 % ) " "Info: Total interconnect delay = 3.574 ns ( 50.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.084 ns" { STOR_REG:inst10|Dout[15] PowerComputer:inst|Selector2~0 PowerComputer:inst|Selector5~0 ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~54 STOREDVALUE[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.084 ns" { STOR_REG:inst10|Dout[15] {} PowerComputer:inst|Selector2~0 {} PowerComputer:inst|Selector5~0 {} ADD_SUB:inst1|Add0~7 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~35 {} ADD_SUB:inst1|Add0~39 {} ADD_SUB:inst1|Add0~43 {} ADD_SUB:inst1|Add0~47 {} ADD_SUB:inst1|Add0~51 {} ADD_SUB:inst1|Add0~54 {} STOREDVALUE[10] {} } { 0.000ns 0.348ns 0.333ns 0.363ns 0.544ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.986ns } { 0.000ns 0.228ns 0.228ns 0.225ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.125ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[15] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.084 ns" { STOR_REG:inst10|Dout[15] PowerComputer:inst|Selector2~0 PowerComputer:inst|Selector5~0 ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~54 STOREDVALUE[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.084 ns" { STOR_REG:inst10|Dout[15] {} PowerComputer:inst|Selector2~0 {} PowerComputer:inst|Selector5~0 {} ADD_SUB:inst1|Add0~7 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~35 {} ADD_SUB:inst1|Add0~39 {} ADD_SUB:inst1|Add0~43 {} ADD_SUB:inst1|Add0~47 {} ADD_SUB:inst1|Add0~51 {} ADD_SUB:inst1|Add0~54 {} STOREDVALUE[10] {} } { 0.000ns 0.348ns 0.333ns 0.363ns 0.544ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.986ns } { 0.000ns 0.228ns 0.228ns 0.225ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.125ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "REST\[0\] STOREDVALUE\[10\] 11.197 ns Longest " "Info: Longest tpd from source pin \"REST\[0\]\" to destination pin \"STOREDVALUE\[10\]\" is 11.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns REST\[0\] 1 PIN PIN_F8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 1; PIN Node = 'REST\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REST[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { -72 -208 -40 -56 "REST\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.643 ns) + CELL(0.346 ns) 5.816 ns ADD_SUB:inst1\|Add0~8 2 COMB LCCOMB_X34_Y8_N28 2 " "Info: 2: + IC(4.643 ns) + CELL(0.346 ns) = 5.816 ns; Loc. = LCCOMB_X34_Y8_N28; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.989 ns" { REST[0] ADD_SUB:inst1|Add0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.309 ns) 6.656 ns ADD_SUB:inst1\|Add0~15 3 COMB LCCOMB_X34_Y9_N18 2 " "Info: 3: + IC(0.531 ns) + CELL(0.309 ns) = 6.656 ns; Loc. = LCCOMB_X34_Y9_N18; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { ADD_SUB:inst1|Add0~8 ADD_SUB:inst1|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.691 ns ADD_SUB:inst1\|Add0~19 4 COMB LCCOMB_X34_Y9_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.691 ns; Loc. = LCCOMB_X34_Y9_N20; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.726 ns ADD_SUB:inst1\|Add0~23 5 COMB LCCOMB_X34_Y9_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.726 ns; Loc. = LCCOMB_X34_Y9_N22; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.761 ns ADD_SUB:inst1\|Add0~27 6 COMB LCCOMB_X34_Y9_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.761 ns; Loc. = LCCOMB_X34_Y9_N24; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.796 ns ADD_SUB:inst1\|Add0~31 7 COMB LCCOMB_X34_Y9_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.796 ns; Loc. = LCCOMB_X34_Y9_N26; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.831 ns ADD_SUB:inst1\|Add0~35 8 COMB LCCOMB_X34_Y9_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.831 ns; Loc. = LCCOMB_X34_Y9_N28; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 6.999 ns ADD_SUB:inst1\|Add0~39 9 COMB LCCOMB_X34_Y9_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.168 ns) = 6.999 ns; Loc. = LCCOMB_X34_Y9_N30; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.034 ns ADD_SUB:inst1\|Add0~43 10 COMB LCCOMB_X34_Y8_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 7.034 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.069 ns ADD_SUB:inst1\|Add0~47 11 COMB LCCOMB_X34_Y8_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 7.069 ns; Loc. = LCCOMB_X34_Y8_N2; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.104 ns ADD_SUB:inst1\|Add0~51 12 COMB LCCOMB_X34_Y8_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 7.104 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~51'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.229 ns ADD_SUB:inst1\|Add0~54 13 COMB LCCOMB_X34_Y8_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.125 ns) = 7.229 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(1.982 ns) 11.197 ns STOREDVALUE\[10\] 14 PIN PIN_B7 0 " "Info: 14: + IC(1.986 ns) + CELL(1.982 ns) = 11.197 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'STOREDVALUE\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { ADD_SUB:inst1|Add0~54 STOREDVALUE[10] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 72 1760 1936 88 "STOREDVALUE\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.037 ns ( 36.05 % ) " "Info: Total cell delay = 4.037 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.160 ns ( 63.95 % ) " "Info: Total interconnect delay = 7.160 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.197 ns" { REST[0] ADD_SUB:inst1|Add0~8 ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~35 ADD_SUB:inst1|Add0~39 ADD_SUB:inst1|Add0~43 ADD_SUB:inst1|Add0~47 ADD_SUB:inst1|Add0~51 ADD_SUB:inst1|Add0~54 STOREDVALUE[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.197 ns" { REST[0] {} REST[0]~combout {} ADD_SUB:inst1|Add0~8 {} ADD_SUB:inst1|Add0~15 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~35 {} ADD_SUB:inst1|Add0~39 {} ADD_SUB:inst1|Add0~43 {} ADD_SUB:inst1|Add0~47 {} ADD_SUB:inst1|Add0~51 {} ADD_SUB:inst1|Add0~54 {} STOREDVALUE[10] {} } { 0.000ns 0.000ns 4.643ns 0.531ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.986ns } { 0.000ns 0.827ns 0.346ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.125ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SHIFT:inst9\|TEMPout\[1\] VOLTS\[1\] CLK -3.120 ns register " "Info: th for register \"SHIFT:inst9\|TEMPout\[1\]\" (data pin = \"VOLTS\[1\]\", clock pin = \"CLK\") is -3.120 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.483 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns SHIFT:inst9\|TEMPout\[1\] 3 REG LCFF_X35_Y8_N19 2 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X35_Y8_N19; Fanout = 2; REG Node = 'SHIFT:inst9\|TEMPout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { CLK~clkctrl SHIFT:inst9|TEMPout[1] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl SHIFT:inst9|TEMPout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst9|TEMPout[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.752 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns VOLTS\[1\] 1 PIN PIN_U6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U6; Fanout = 3; PIN Node = 'VOLTS\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VOLTS[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/Block1.bdf" { { 0 -208 -40 16 "VOLTS\[7..0\]" "" } { -24 544 593 -8 "VOLTS\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.057 ns) + CELL(0.346 ns) 5.230 ns MUX:inst7\|Dout\[1\]~6 2 COMB LCCOMB_X35_Y8_N16 3 " "Info: 2: + IC(4.057 ns) + CELL(0.346 ns) = 5.230 ns; Loc. = LCCOMB_X35_Y8_N16; Fanout = 3; COMB Node = 'MUX:inst7\|Dout\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.403 ns" { VOLTS[1] MUX:inst7|Dout[1]~6 } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.309 ns) 5.752 ns SHIFT:inst9\|TEMPout\[1\] 3 REG LCFF_X35_Y8_N19 2 " "Info: 3: + IC(0.213 ns) + CELL(0.309 ns) = 5.752 ns; Loc. = LCFF_X35_Y8_N19; Fanout = 2; REG Node = 'SHIFT:inst9\|TEMPout\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { MUX:inst7|Dout[1]~6 SHIFT:inst9|TEMPout[1] } "NODE_NAME" } } { "PowerComputer.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputer/PowerComputer.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 25.76 % ) " "Info: Total cell delay = 1.482 ns ( 25.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.270 ns ( 74.24 % ) " "Info: Total interconnect delay = 4.270 ns ( 74.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.752 ns" { VOLTS[1] MUX:inst7|Dout[1]~6 SHIFT:inst9|TEMPout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.752 ns" { VOLTS[1] {} VOLTS[1]~combout {} MUX:inst7|Dout[1]~6 {} SHIFT:inst9|TEMPout[1] {} } { 0.000ns 0.000ns 4.057ns 0.213ns } { 0.000ns 0.827ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { CLK CLK~clkctrl SHIFT:inst9|TEMPout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst9|TEMPout[1] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.752 ns" { VOLTS[1] MUX:inst7|Dout[1]~6 SHIFT:inst9|TEMPout[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.752 ns" { VOLTS[1] {} VOLTS[1]~combout {} MUX:inst7|Dout[1]~6 {} SHIFT:inst9|TEMPout[1] {} } { 0.000ns 0.000ns 4.057ns 0.213ns } { 0.000ns 0.827ns 0.346ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 04:35:24 2016 " "Info: Processing ended: Wed May 04 04:35:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
