wb_dma_ch_pri_enc/wire_pri27_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.618011 -3.081725 1.764526 0.616055 2.401496 2.770028 -3.184884 -1.224670 0.452195 -1.451704 1.139910 0.209493 -1.835163 -0.383818 0.844163 1.984691 2.515508 -2.357002 -1.187914 -0.298607
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/always_5/stmt_1/expr_1 -1.892496 1.754999 1.337734 0.262765 3.059639 0.459423 -0.972179 1.066096 0.613766 2.399861 -0.655564 2.643825 -0.047205 -2.677045 2.264083 0.727324 2.570978 -2.345759 -0.490660 -1.910462
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 0.229295 1.722740 0.492437 -0.106516 -0.780106 -2.342746 4.444726 -0.518980 0.369924 0.777034 2.441525 -0.026559 -1.293369 -2.806308 -0.105246 -1.103330 -2.437214 2.019701 2.453813 -0.021344
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.208588 0.485200 2.130134 -2.049997 -0.825411 2.275831 -1.461431 0.332899 -2.403864 -1.423459 1.065859 3.828872 -0.726312 -1.951977 -2.936385 1.773262 -1.325038 2.303242 1.931103 -0.664416
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_rf/assign_1_ch_adr0 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_rf/reg_ch_busy 0.186080 2.682953 0.503240 0.030542 1.583968 -2.556008 4.599831 0.112089 0.942745 1.570157 1.891065 -2.919599 -1.322803 -2.615660 -0.068742 -2.351967 -0.913512 1.674307 1.871149 -1.824797
wb_dma_wb_slv/always_5 -2.164682 0.664536 -2.570773 2.538423 -0.462947 -1.325278 -0.776627 2.473277 0.600064 -1.839485 3.851086 0.676100 -1.564337 1.355317 4.065103 0.668314 -1.081644 -1.609802 2.281513 1.074312
wb_dma_wb_slv/always_4 0.482380 -1.040438 -1.359051 0.379076 -3.601186 1.246530 -1.790006 2.200675 1.830015 -1.449629 2.443591 0.865719 0.241177 2.880375 5.275898 0.583607 1.639369 -4.672965 2.429958 5.670169
wb_dma_wb_slv/always_3 2.595870 -0.436864 -1.798880 -4.045059 -2.859249 -0.351229 -3.317076 0.969495 -3.375323 -2.614849 -3.149051 1.332553 0.382149 0.825420 -0.087605 1.569163 -0.969518 0.489449 4.418651 0.039753
wb_dma_wb_slv/always_1 -0.035310 1.126229 0.999048 -1.794895 -1.140771 -2.521127 -2.095519 1.515392 -0.147141 -1.361700 1.579642 3.842045 1.757634 -0.145463 4.146989 -1.392086 -1.646162 -5.605545 3.902038 6.409276
wb_dma_ch_sel/always_44/case_1/cond 0.456480 0.122471 0.794105 -2.539361 -3.219018 0.805229 1.097664 -0.215237 1.863894 -2.813222 1.511263 0.308035 -0.625672 -0.409271 3.097674 4.084944 -1.941775 1.421403 1.497522 -0.436576
wb_dma_rf/wire_ch0_csr -0.071978 0.597014 -3.041172 -0.246674 4.709208 -3.634514 1.519126 3.913565 0.126376 3.829272 -2.826987 -1.216146 1.186572 1.155972 1.535368 -3.979212 1.578574 -2.624135 4.337868 0.497689
wb_dma_de/wire_done -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_pri_enc/wire_pri11_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 -1.649127 0.926421 0.746237 2.348812 3.952260 -0.423708 -0.240585 1.690006 -1.203633 2.007623 0.960217 -0.856914 0.097515 -0.765501 -4.644349 -3.574611 1.275816 0.330105 0.841382 -2.612648
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.928296 -0.761427 1.872684 0.769979 1.023570 1.782252 -0.376613 0.711876 -0.745139 -0.399682 1.588979 -0.159507 -1.195867 -0.192676 -4.837025 0.875904 -0.662813 2.523826 1.762917 -3.156378
wb_dma_de/always_13/stmt_1 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma_de/always_4/if_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_arb/input_req 0.815738 -0.453443 -2.183517 -0.783711 -2.452620 2.336319 0.086095 2.985849 -1.923122 -2.833329 -2.788819 2.306485 -1.545905 1.188480 -4.768768 1.012323 0.129917 0.863603 2.905092 -1.655280
wb_dma_ch_pri_enc/wire_pri20_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_rf/always_26/if_1/if_1 1.019941 1.152311 -1.100724 -0.522990 4.395097 -1.326714 -3.228978 0.494914 -2.052992 -1.154527 -3.900424 1.487355 -2.710931 -0.060273 2.041316 1.687603 -0.423953 -1.853783 -0.082396 -2.278981
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.456941 -1.382678 2.204183 0.702504 0.574809 1.469036 1.800390 -1.453427 1.875028 0.913217 4.150018 -0.813961 -0.745052 -0.246561 1.491704 0.176129 -1.249172 -0.183531 -0.999305 2.896531
wb_dma_ch_sel/assign_145_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma_ch_sel/wire_ch_sel 0.732419 3.720705 -0.701037 -3.347030 -0.406229 -0.873991 1.048087 4.245408 -0.230887 -0.891078 -4.024834 0.323919 0.011997 -1.469774 0.027903 0.451214 0.672502 0.171911 3.741815 -4.038272
wb_dma_rf/inst_u19 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u18 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u17 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u16 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u15 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u14 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u13 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u12 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u11 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u10 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 0.669284 5.068143 1.240617 0.770479 -0.443089 1.031206 -1.176995 4.522444 -1.323231 5.008842 2.533902 -1.475140 0.167557 2.797827 0.012417 -2.516828 -0.773188 2.444718 0.369309 1.272011
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 2.972530 -3.031853 -2.118485 2.235949 -2.953120 4.387066 0.658548 0.360437 1.145063 2.804483 0.252865 1.977241 -2.733257 1.995759 1.899162 4.316648 2.603989 1.058054 0.461144 1.861798
wb_dma/input_wb1_ack_i -1.674125 -0.353380 -1.916836 0.786836 1.050519 0.216923 0.566221 1.246172 -2.337960 0.471940 0.311069 3.111443 -0.909991 -0.710239 -0.615164 -1.254589 -1.563359 0.355945 -0.112985 1.958338
wb_dma/wire_slv0_we 1.247119 2.255768 -1.709667 -3.081576 -1.725542 -0.403836 -3.883751 2.073986 -3.353624 -3.074258 -3.072146 -0.515559 0.069231 1.577895 -1.097276 -0.145180 0.047608 0.150174 3.814297 -2.017129
wb_dma_ch_rf/reg_ch_sz_inf -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_ch_rf 0.082522 3.474968 -0.675067 -2.252361 -1.564184 -0.778453 -2.630757 1.654854 -0.520538 -0.464492 -2.012574 -0.684738 1.805093 0.491624 2.461198 0.480010 1.472699 0.300851 1.577487 -2.215729
wb_dma_ch_sel/wire_gnt_p1_d -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.008237 0.511353 2.032448 0.829789 2.769394 2.267257 -2.558555 0.781251 0.421666 -1.418724 0.394940 -2.712203 -1.675249 0.297933 -2.037833 -0.672480 3.685422 -1.337364 -0.315054 -3.336084
wb_dma_ch_sel/input_ch1_txsz 0.862079 -3.760235 1.995844 -0.021574 3.089130 1.474670 -1.224466 -1.036297 -0.705102 1.326536 1.515431 2.364873 -0.069348 -1.535055 -0.222126 -0.317899 0.164840 -2.451295 -0.397784 3.221839
wb_dma/wire_ch3_txsz 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_sel/assign_7_pri2 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_pri_enc/inst_u30 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/assign_3_dma_nd -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_rf/assign_6_pointer 4.533214 1.982157 6.076475 0.093616 -2.007175 3.663402 1.055341 0.871318 2.799069 0.263747 1.231905 -0.286638 -2.280218 1.583167 -2.007582 0.069100 1.077445 -0.835821 0.533943 1.938845
wb_dma_ch_rf/wire_ch_adr0_dewe -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_pri_enc/always_2/if_1/cond 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_sel/input_ch0_txsz 0.480497 -0.512344 0.658917 1.745576 4.248552 1.864647 -2.056786 0.805877 0.632147 -0.257940 0.270005 -2.432591 -2.178212 0.745053 -0.193682 -0.537910 3.235403 -2.447199 -0.876793 -2.043915
wb_dma_ch_sel/always_2 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/always_3 0.625175 -2.126866 0.299532 0.804261 1.476880 3.083147 -2.363632 2.840921 -0.766771 -1.198057 -0.027844 -0.663548 -0.741117 1.951807 -4.534350 1.222641 0.881990 0.355010 2.181354 -3.155432
wb_dma_rf/input_de_txsz_we -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_sel/assign_145_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_de/always_3/if_1/if_1/cond -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_rf/always_1/case_1 -2.463040 2.430030 2.404990 -0.631217 0.338444 -0.138393 1.209645 -1.414534 1.259811 -0.027104 3.578760 -0.589658 -0.837328 0.197529 2.672592 -0.930052 -1.277385 -1.286837 -0.230183 2.694657
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.058893 1.757448 0.216266 1.516113 0.412351 -0.905464 1.710004 -1.565666 0.827700 1.450946 3.161747 1.316776 -3.662264 -2.084090 4.655833 0.292718 -0.532603 -1.168901 0.751506 1.749482
wb_dma_ch_sel/assign_99_valid/expr_1 -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_wb_slv/reg_slv_adr -0.035310 1.126229 0.999048 -1.794895 -1.140771 -2.521127 -2.095519 1.515392 -0.147141 -1.361700 1.579642 3.842045 1.757634 -0.145463 4.146989 -1.392086 -1.646162 -5.605545 3.902038 6.409276
wb_dma_ch_sel/assign_8_pri2 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_wb_mast/wire_wb_cyc_o -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/wire_paused -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma_ch_rf/always_8/stmt_1/expr_1 0.186080 2.682953 0.503240 0.030542 1.583968 -2.556008 4.599831 0.112089 0.942745 1.570157 1.891065 -2.919599 -1.322803 -2.615660 -0.068742 -2.351967 -0.913512 1.674307 1.871149 -1.824797
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma/wire_ch1_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_ch_rf/always_6/if_1/if_1/block_1 -2.396567 0.541578 -1.123099 0.339835 -2.249597 0.500814 -0.024236 3.691111 0.354267 1.324035 -3.056326 3.521096 2.306966 -0.404232 -1.568853 1.062953 2.589437 -0.674449 1.275756 -2.649029
wb_dma_ch_arb/always_2/block_1/case_1/if_3 2.145670 -0.995474 2.072765 -1.518363 -1.016358 3.132580 -1.984658 0.931106 -1.037438 -2.035098 1.154581 1.295427 -1.052839 -0.143273 -2.809753 3.196573 -0.792103 2.410161 2.244431 -2.322238
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_arb/always_2/block_1/case_1/if_1 0.136875 -0.044457 -2.091441 0.901834 -2.143493 1.359904 -2.775971 3.272475 -1.362041 -3.817990 0.406425 0.847293 -0.961763 2.984187 -2.449221 1.778246 -0.526419 1.145309 3.090740 -1.890593
wb_dma_ch_arb/always_2/block_1/case_1/if_4 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_sel/always_39/case_1/stmt_4 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_pri_enc/wire_pri14_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_39/case_1/stmt_1 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_rf/wire_ch6_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -2.482284 0.443599 -1.360084 1.981715 1.726172 -0.064795 0.022647 3.608222 -0.086366 -0.192632 4.151313 0.172492 -0.873316 1.178091 1.106875 -1.620788 -1.188766 -2.040335 3.237700 1.903455
wb_dma_wb_if/input_wb_we_i -0.809952 -1.169187 -3.556639 2.710198 0.553941 -0.121592 -1.299451 3.570002 -1.767924 4.760799 2.549605 2.282787 0.239210 2.579329 3.651710 -0.109626 -2.198131 -0.405935 0.336596 4.951499
wb_dma_ch_sel/assign_141_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.889290 -2.106687 -2.843601 -0.342684 0.796242 -0.841989 2.522959 4.108912 0.871858 0.200764 0.358497 -0.183158 1.794791 0.812487 -0.257206 0.986821 -2.871431 -0.275389 4.876932 -1.018742
wb_dma_ch_sel_checker 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_rf/reg_ch_dis 0.574956 1.252783 -1.626308 -0.031390 3.203234 0.385859 -2.130333 2.747281 -0.842522 0.127150 -4.049674 1.867372 -2.456858 0.077023 1.911262 1.961301 1.617944 -2.112245 0.527150 -2.854108
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_rf/wire_pointer_we 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_sel/always_46/case_1/stmt_1 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_wb_slv/always_3/stmt_1 2.595870 -0.436864 -1.798880 -4.045059 -2.859249 -0.351229 -3.317076 0.969495 -3.375323 -2.614849 -3.149051 1.332553 0.382149 0.825420 -0.087605 1.569163 -0.969518 0.489449 4.418651 0.039753
wb_dma_ch_rf/always_2/if_1/if_1 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_pri_enc_sub/assign_1_pri_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/input_ch0_adr0 0.316606 -1.160798 0.536407 -0.655834 0.100289 -1.232256 0.127084 0.024560 2.466134 -0.694099 1.004963 -0.132902 0.135414 0.543699 4.254960 3.202929 -1.987467 -0.926309 1.766526 0.675519
wb_dma_ch_sel/input_ch0_adr1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_wb_slv/assign_4 -1.441817 -3.369519 -1.745492 1.981071 -3.248664 -1.483552 2.771385 -0.314084 -0.084800 -1.136597 5.248380 1.060698 -0.004002 -1.355307 -0.055756 -1.457060 -1.227787 2.505611 1.046425 2.198135
wb_dma_wb_mast/input_wb_data_i 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 2.145670 -0.995474 2.072765 -1.518363 -1.016358 3.132580 -1.984658 0.931106 -1.037438 -2.035098 1.154581 1.295427 -1.052839 -0.143273 -2.809753 3.196573 -0.792103 2.410161 2.244431 -2.322238
wb_dma_de/wire_adr1_cnt_next1 -1.697818 -2.092235 1.977361 2.116784 1.772207 -2.180004 -2.344756 -0.085422 -0.003518 1.707154 2.635147 -0.146614 3.728376 0.024423 -2.896561 0.177511 -1.530275 1.699666 1.513363 -2.484968
wb_dma_ch_sel/inst_u2 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/inst_u1 1.067482 -1.829742 -0.239812 -0.730066 -1.093660 0.345589 -1.783130 3.059740 -0.211420 -2.204801 -2.887462 -0.284427 0.921737 2.642110 -3.948636 3.004276 -1.625595 1.348526 3.334087 -4.483867
wb_dma_ch_sel/inst_u0 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/wire_adr0 0.456480 0.122471 0.794105 -2.539361 -3.219018 0.805229 1.097664 -0.215237 1.863894 -2.813222 1.511263 0.308035 -0.625672 -0.409271 3.097674 4.084944 -1.941775 1.421403 1.497522 -0.436576
wb_dma/wire_adr1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_rf/assign_18_pointer_we 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_sel/wire_req_p0 1.088460 -1.709025 -2.195720 -0.183089 -2.093327 1.691321 0.527628 2.781445 -0.481153 -3.643344 -2.759742 -0.312643 -1.749849 2.184272 -4.559227 1.813237 -0.270393 1.006741 2.761128 -3.451411
wb_dma_ch_sel/wire_req_p1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma/wire_ndnr 0.625175 -2.126866 0.299532 0.804261 1.476880 3.083147 -2.363632 2.840921 -0.766771 -1.198057 -0.027844 -0.663548 -0.741117 1.951807 -4.534350 1.222641 0.881990 0.355010 2.181354 -3.155432
wb_dma_de/reg_mast0_drdy_r 0.567901 -5.623752 -1.159760 -0.421902 1.342407 3.164287 -1.266214 1.553138 0.796690 -2.046397 0.088268 0.584808 -1.084994 1.036144 1.004033 3.598161 0.352549 -2.635932 1.091243 0.155676
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_sel/assign_137_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_rf/wire_pointer2 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_rf/wire_pointer3 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_rf/wire_pointer0 1.785546 2.594369 5.226542 -0.293040 -1.906720 5.258620 0.448620 1.565250 2.250269 -0.957911 2.606643 -0.137089 -1.475130 1.128835 -2.124904 -0.456354 1.615997 -0.680904 -0.660980 1.271788
wb_dma_rf/wire_pointer1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_rf/wire_sw_pointer0 0.068453 0.452922 1.702743 0.008839 1.549792 -1.959998 -0.505202 -2.389328 -0.794548 -1.386462 2.344053 1.052589 -1.541073 -1.978398 1.018881 1.066037 -2.930774 0.991400 -0.015627 -0.373949
wb_dma_de/always_21/stmt_1 0.567901 -5.623752 -1.159760 -0.421902 1.342407 3.164287 -1.266214 1.553138 0.796690 -2.046397 0.088268 0.584808 -1.084994 1.036144 1.004033 3.598161 0.352549 -2.635932 1.091243 0.155676
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.893239 -3.281831 1.810593 0.544744 1.433041 4.002931 -5.391680 1.129131 -0.507644 -3.028112 0.369660 -0.065790 -0.540230 1.012533 -3.044971 1.618312 3.479159 -2.012124 0.855766 -2.637121
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 0.434163 0.792417 0.356041 1.265287 2.881365 1.025565 -0.884437 2.829346 0.563354 0.694621 2.857230 -0.624285 -2.026400 1.267027 2.669490 -1.400383 0.599759 -3.360644 1.286250 2.703376
wb_dma_ch_arb/input_advance -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_de/always_7/stmt_1 -1.358988 -0.807660 -0.798247 2.523849 4.473029 0.595141 0.227621 2.037959 0.527737 0.752827 0.569759 -3.013054 -1.136392 1.070695 -2.286742 -1.375388 1.365039 -0.932955 0.587103 -3.006680
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_de/always_3/if_1/cond -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -2.889290 -2.106687 -2.843601 -0.342684 0.796242 -0.841989 2.522959 4.108912 0.871858 0.200764 0.358497 -0.183158 1.794791 0.812487 -0.257206 0.986821 -2.871431 -0.275389 4.876932 -1.018742
wb_dma_ch_sel/assign_101_valid -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_ch_sel/assign_98_valid -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_rf/wire_ch7_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_sel/reg_csr 0.515891 -1.061446 -1.689883 -1.297773 3.685963 1.449521 1.483953 5.261128 0.717261 4.421860 -1.970363 -1.823924 2.484893 3.366384 0.324700 -1.243959 -1.201723 -1.392051 2.439614 2.576597
wb_dma_de/reg_next_state -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 4.084970 1.258464 2.395953 -0.890848 -2.141238 4.430834 0.497691 5.649196 1.054434 3.989532 0.780031 -2.718541 -0.102840 5.187763 -1.712022 -0.839740 -0.693641 0.855705 3.631435 2.973950
wb_dma_de/always_11/stmt_1/expr_1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_rf/input_ptr_set 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/assign_12_pri3 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_de/assign_65_done/expr_1/expr_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.889290 -2.106687 -2.843601 -0.342684 0.796242 -0.841989 2.522959 4.108912 0.871858 0.200764 0.358497 -0.183158 1.794791 0.812487 -0.257206 0.986821 -2.871431 -0.275389 4.876932 -1.018742
assert_wb_dma_ch_sel/input_valid 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma/input_wb0_stb_i -2.164682 0.664536 -2.570773 2.538423 -0.462947 -1.325278 -0.776627 2.473277 0.600064 -1.839485 3.851086 0.676100 -1.564337 1.355317 4.065103 0.668314 -1.081644 -1.609802 2.281513 1.074312
wb_dma/wire_ch1_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_rf/assign_5_pause_req 0.847207 3.430563 -0.463196 -0.861268 0.347940 -0.171477 4.347640 1.806882 -0.019912 2.035514 -2.392534 3.161115 -3.344980 -2.257914 1.055962 -0.607409 -0.500389 -0.848944 1.567340 0.837149
wb_dma_de/always_12/stmt_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_wb_if/wire_wb_ack_o -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_ch_rf/always_5/if_1/block_1 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_arb/assign_1_gnt 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_rf/input_dma_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma/wire_wb0_addr_o -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/assign_73_dma_busy/expr_1 2.151249 2.842084 1.420337 -1.757288 1.087675 -0.625420 5.083587 -0.326209 0.828139 -0.729938 0.527533 -2.060373 -3.872802 -4.614029 -0.455857 -1.854388 1.319039 0.390898 2.075031 -2.519476
wb_dma/input_dma_nd_i -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.386967 0.796595 -0.431830 0.280118 2.288760 -0.665261 1.811940 0.450687 2.659871 0.493815 1.627248 -2.307469 -2.641136 -0.866415 5.807150 2.286582 -0.185592 -0.628705 0.081375 -1.686590
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.386967 0.796595 -0.431830 0.280118 2.288760 -0.665261 1.811940 0.450687 2.659871 0.493815 1.627248 -2.307469 -2.641136 -0.866415 5.807150 2.286582 -0.185592 -0.628705 0.081375 -1.686590
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/always_14/stmt_1/expr_1/expr_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_3_pri0 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_de/always_23/block_1/stmt_8 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_arb/always_2/block_1/stmt_1 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_de/always_23/block_1/stmt_1 -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_de/always_23/block_1/stmt_2 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_de/always_23/block_1/stmt_4 2.353950 -0.852798 -0.026234 -0.502563 2.120323 1.921285 0.029701 1.508883 1.502434 -0.644068 -2.267487 -1.725975 -3.042815 0.660135 1.664111 1.951995 1.817284 -2.104101 0.446407 -2.118152
wb_dma_de/always_23/block_1/stmt_5 0.971554 -0.737017 -1.295513 0.448760 0.159556 4.285498 0.327982 5.152020 -0.517804 1.231816 1.332881 -1.651277 -1.179735 5.043097 -2.221360 -1.639416 -0.915366 -0.821642 2.683479 3.603356
wb_dma_de/always_23/block_1/stmt_6 -2.482284 0.443599 -1.360084 1.981715 1.726172 -0.064795 0.022647 3.608222 -0.086366 -0.192632 4.151313 0.172492 -0.873316 1.178091 1.106875 -1.620788 -1.188766 -2.040335 3.237700 1.903455
wb_dma_rf/inst_u25 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_wb_mast/input_mast_go -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -1.502677 1.124642 -0.363369 1.883563 2.786279 -1.043468 0.704681 1.153742 0.705103 0.572376 2.856588 -1.773160 -1.026562 0.129173 1.396610 -1.756181 -0.198744 -1.135163 0.683683 0.110012
wb_dma_ch_sel/assign_125_de_start/expr_1 -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -1.007990 1.713262 0.664336 1.082962 -1.043394 -2.114879 4.646406 -0.913497 1.804824 1.842681 2.549422 1.083694 -1.214227 -3.261811 1.741891 -0.217189 -1.056474 0.895398 1.101238 -0.151037
wb_dma_ch_sel/assign_151_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -0.124154 -2.244246 -1.072237 -0.046545 1.736685 3.004681 -2.255367 3.392092 -1.343434 -0.756134 -0.934662 3.379291 -1.248994 0.438233 -1.094570 2.188332 0.706414 -1.917396 2.313165 -0.545138
wb_dma_wb_mast/reg_mast_dout 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/assign_100_valid -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_ch_sel/assign_131_req_p0 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma_ch_sel/assign_135_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_rf/input_dma_done_all 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma_pri_enc_sub/wire_pri_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/input_wb_rf_din 1.696519 0.524367 1.229714 -0.951367 -0.788745 1.547080 -4.674917 3.084312 0.591112 -1.442718 4.463897 -2.733927 1.827423 2.938426 3.288411 -0.292140 2.607404 -2.141782 1.564796 3.264180
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_sel/assign_157_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/assign_139_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/always_38/case_1 -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 -0.748413 -0.993739 -0.062301 -0.617399 -4.092048 0.820387 0.060251 0.774344 0.712009 0.089409 -2.552570 5.339310 1.518310 -2.308668 -0.103202 3.798796 2.104709 0.526077 0.579017 -2.393955
wb_dma/constraint_wb0_cyc_o -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma/input_wb0_addr_i -0.685157 -0.163041 -0.659676 -1.401728 -1.035397 -2.873626 -1.316112 2.208187 -1.260103 -2.756345 0.871224 4.751779 0.882789 -1.024857 4.618433 -2.272379 -2.320924 -4.627416 1.551162 6.504323
wb_dma_de/input_mast1_drdy -1.417595 0.773665 -0.305454 -0.065083 0.859523 0.063223 -0.135911 1.195202 -1.649345 1.551750 0.875450 2.895364 0.475641 -0.759833 -0.289703 -0.588339 -1.425516 0.250310 1.193217 1.583522
wb_dma_ch_rf/always_19/if_1/block_1/if_1 -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_wb_if/input_wb_ack_i 1.695302 -5.078249 -2.820038 0.386615 -0.276027 4.828200 -0.271382 1.774709 -1.117437 0.125971 -2.896305 2.529243 -2.493018 1.096816 -0.760198 1.075215 2.921230 -2.064902 -1.054369 2.525196
wb_dma_ch_sel/wire_pri_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_3_ch_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_rf/input_ch_sel 3.830136 -2.439361 -0.329281 -2.726844 1.911641 -1.050659 6.078547 0.254989 2.404755 -0.377170 -2.343078 -2.358901 -2.919131 -3.562753 1.546022 0.191652 1.640560 -2.842307 3.924198 -0.901656
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 -0.561397 0.453281 -0.803045 -2.292543 -1.918217 2.593793 3.572888 0.831297 1.482456 1.504523 1.755550 -1.405526 -1.138634 -1.554212 3.627729 2.385237 0.230248 1.997597 0.609526 -1.128139
wb_dma_de/always_23/block_1/case_1 -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma/wire_pause_req 0.847207 3.430563 -0.463196 -0.861268 0.347940 -0.171477 4.347640 1.806882 -0.019912 2.035514 -2.392534 3.161115 -3.344980 -2.257914 1.055962 -0.607409 -0.500389 -0.848944 1.567340 0.837149
wb_dma_wb_if/input_mast_go -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/input_de_csr 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/input_mast0_din 2.503429 -6.251469 -0.880791 -1.098257 0.359323 2.876199 0.368463 1.989419 1.105282 -0.050725 -1.143630 0.156459 -0.221703 2.426860 0.350073 2.494738 -0.425071 -3.027440 2.641606 2.907027
wb_dma_pri_enc_sub/always_3 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_pri_enc_sub/always_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/reg_adr0 0.456480 0.122471 0.794105 -2.539361 -3.219018 0.805229 1.097664 -0.215237 1.863894 -2.813222 1.511263 0.308035 -0.625672 -0.409271 3.097674 4.084944 -1.941775 1.421403 1.497522 -0.436576
wb_dma_ch_sel/reg_adr1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/assign_1_pri0 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_pri_enc/wire_pri26_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 2.904114 -0.282851 1.930333 1.830250 -0.319348 -2.382042 -1.218813 3.602346 2.126395 2.618115 1.260214 -0.140943 1.142885 2.609719 1.383527 0.539515 -0.893701 -2.570301 2.454147 1.514999
wb_dma/wire_ptr_set 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -3.048987 0.913707 -1.699646 2.299810 1.763197 -0.160050 0.245427 4.248240 -0.373268 0.347563 3.571276 0.283471 -0.745655 0.832322 -0.572158 -0.272807 -1.531312 0.330891 4.075003 -1.549071
wb_dma_de/reg_ptr_set 0.958958 -1.866994 2.771358 -0.562345 3.251403 0.342897 -2.318549 -0.987958 2.491722 0.125859 0.147363 0.039377 -0.597583 -2.911286 4.381686 4.388873 2.665298 -2.325996 -0.754274 -4.049098
wb_dma/wire_dma_nd -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_rf/assign_3_csr -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma_rf/assign_4_dma_abort 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_123_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -3.235152 -1.407374 -1.840667 0.556216 1.444041 -0.419119 1.451662 4.000076 0.040289 1.178910 1.588659 -0.939439 2.580272 1.267354 -2.504984 -0.634117 -2.286120 0.696502 4.347849 -1.246289
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_rf/wire_ch4_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.386967 0.796595 -0.431830 0.280118 2.288760 -0.665261 1.811940 0.450687 2.659871 0.493815 1.627248 -2.307469 -2.641136 -0.866415 5.807150 2.286582 -0.185592 -0.628705 0.081375 -1.686590
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_pri_enc/wire_pri0_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_10_ch_enable -0.748413 -0.993739 -0.062301 -0.617399 -4.092048 0.820387 0.060251 0.774344 0.712009 0.089409 -2.552570 5.339310 1.518310 -2.308668 -0.103202 3.798796 2.104709 0.526077 0.579017 -2.393955
wb_dma_wb_slv/reg_slv_we 2.595870 -0.436864 -1.798880 -4.045059 -2.859249 -0.351229 -3.317076 0.969495 -3.375323 -2.614849 -3.149051 1.332553 0.382149 0.825420 -0.087605 1.569163 -0.969518 0.489449 4.418651 0.039753
wb_dma_de/input_txsz 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_wb_if/wire_mast_dout 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_ch_rf/wire_ch_enable -0.748413 -0.993739 -0.062301 -0.617399 -4.092048 0.820387 0.060251 0.774344 0.712009 0.089409 -2.552570 5.339310 1.518310 -2.308668 -0.103202 3.798796 2.104709 0.526077 0.579017 -2.393955
wb_dma_rf/wire_csr_we 2.730262 3.305969 -0.716316 -1.935752 1.201899 1.061441 1.722434 2.282889 -0.932604 0.255821 -2.092574 0.511165 -4.433932 0.535852 2.023325 -0.108536 -1.615649 -0.706639 1.876213 1.516135
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel_checker/input_dma_busy 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_9_ch_txsz 1.272500 1.829495 2.303330 -0.593935 2.297655 2.519809 -4.402132 0.811506 -2.319780 -1.704690 1.237349 -0.051484 -1.487981 -0.572338 -2.378474 -2.636173 3.435680 -2.277092 0.943759 0.376447
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_de/assign_65_done -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 0.851698 -2.614608 -0.985562 1.799378 1.068884 -0.450874 -3.354311 0.397282 -1.200819 0.017744 -3.087014 5.623090 -1.546116 0.195410 0.910985 3.839247 -0.306877 -1.847602 0.077766 -0.695956
wb_dma_de/always_2/if_1/if_1 -0.050013 -2.491667 2.134768 -1.059135 -0.464558 -0.608256 -0.811908 -0.429354 0.846675 2.871403 2.556310 0.554874 3.390344 -1.404005 1.855851 3.924805 -2.663267 2.878437 1.405878 -1.632933
wb_dma_wb_mast/assign_2_mast_pt_out -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_ch_sel/assign_156_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/always_9/stmt_1/expr_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_112_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_de/always_23/block_1/case_1/block_8 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_de/always_23/block_1/case_1/block_9 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_rf/assign_28_this_ptr_set 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_rf/always_22 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_de/always_23/block_1/case_1/block_1 -3.035638 2.033269 -1.116285 0.729740 0.821223 1.908342 -1.852577 5.338506 -0.227155 2.561162 -3.988191 2.374006 1.201502 1.718324 -1.147061 -0.318240 3.405460 -3.154410 1.087787 -2.184507
wb_dma_de/always_23/block_1/case_1/block_2 -1.007990 1.713262 0.664336 1.082962 -1.043394 -2.114879 4.646406 -0.913497 1.804824 1.842681 2.549422 1.083694 -1.214227 -3.261811 1.741891 -0.217189 -1.056474 0.895398 1.101238 -0.151037
wb_dma_de/always_23/block_1/case_1/block_3 -2.033386 2.058145 2.094684 -0.531885 1.057524 0.448633 -2.448905 4.823607 -1.102509 3.402920 0.643074 -0.549122 4.589227 1.703729 -3.815075 -2.753093 0.203625 -0.041706 3.021980 -0.977772
wb_dma_de/always_23/block_1/case_1/block_4 -2.065300 1.041280 2.920421 -2.221779 1.611095 1.616045 -1.405658 4.267999 -0.486363 4.207458 0.827908 -0.570306 4.962485 -0.029017 -2.712439 -1.966750 0.761711 -0.476442 3.059164 -0.770985
wb_dma_ch_rf/always_27 0.574956 1.252783 -1.626308 -0.031390 3.203234 0.385859 -2.130333 2.747281 -0.842522 0.127150 -4.049674 1.867372 -2.456858 0.077023 1.911262 1.961301 1.617944 -2.112245 0.527150 -2.854108
wb_dma_de/always_23/block_1/case_1/block_7 2.795998 -4.645415 -0.102410 1.097991 -0.521063 3.726487 -1.790803 -0.922121 1.526049 0.434493 -0.389124 1.173047 -1.970419 0.329717 2.252248 4.340307 4.140745 -1.869211 -0.391614 0.164709
wb_dma/assign_4_dma_rest 2.773196 -3.331719 1.926549 -0.337617 0.276368 0.801790 3.175207 -1.298280 1.642170 2.652280 0.191414 0.382875 -0.853874 -1.199353 -0.253010 2.256416 -1.332627 1.081317 0.910733 0.601664
wb_dma_ch_rf/always_23/if_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/reg_ndr_r -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_de/assign_66_dma_done/expr_1 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma_ch_sel/reg_req_r 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_rf/reg_pointer_r 1.518006 -1.979024 2.563317 -0.325715 -0.813996 2.130344 1.588212 -3.265808 1.333671 0.399987 4.866053 -1.513412 -0.479437 -0.931118 1.121686 0.678511 -1.304571 1.779848 -0.542199 2.073243
wb_dma_ch_sel/assign_105_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_pri_enc/wire_pri5_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_39/case_1 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/always_6 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_sel/always_7 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/always_4 -0.997988 2.195258 -0.857039 0.537594 3.052747 -0.271009 -2.932227 2.422906 -0.727509 0.081261 -1.517663 1.570294 -1.346605 -0.654739 2.242454 1.532705 1.785112 -1.522789 0.726305 -3.483712
wb_dma_ch_sel/always_5 -1.892496 1.754999 1.337734 0.262765 3.059639 0.459423 -0.972179 1.066096 0.613766 2.399861 -0.655564 2.643825 -0.047205 -2.677045 2.264083 0.727324 2.570978 -2.345759 -0.490660 -1.910462
wb_dma_ch_sel/assign_126_ch_sel/expr_1 0.732419 3.720705 -0.701037 -3.347030 -0.406229 -0.873991 1.048087 4.245408 -0.230887 -0.891078 -4.024834 0.323919 0.011997 -1.469774 0.027903 0.451214 0.672502 0.171911 3.741815 -4.038272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_sel/always_1 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_arb/always_2/block_1/case_1/cond 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_sel/always_8 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_sel/always_9 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/assign_67_dma_done_all 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_ch_rf/wire_ch_txsz 1.272500 1.829495 2.303330 -0.593935 2.297655 2.519809 -4.402132 0.811506 -2.319780 -1.704690 1.237349 -0.051484 -1.487981 -0.572338 -2.378474 -2.636173 3.435680 -2.277092 0.943759 0.376447
wb_dma_ch_sel/assign_99_valid -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -1.466634 -0.546214 -2.671128 -1.825174 -2.325932 0.015051 -1.755918 4.732679 -1.073644 -1.480101 -2.642992 0.962353 3.166183 2.122876 -1.869096 0.394441 1.254946 -0.554901 4.343698 -1.624926
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 1.669476 1.244460 -1.686546 2.347517 2.274776 -1.749674 -2.181620 1.817112 -1.022686 1.523389 1.996224 2.367260 -1.347538 0.800171 3.646063 0.586740 -0.604979 -0.495008 -0.131315 2.541297
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 2.145670 -0.995474 2.072765 -1.518363 -1.016358 3.132580 -1.984658 0.931106 -1.037438 -2.035098 1.154581 1.295427 -1.052839 -0.143273 -2.809753 3.196573 -0.792103 2.410161 2.244431 -2.322238
wb_dma/wire_ch2_txsz 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -2.065300 1.041280 2.920421 -2.221779 1.611095 1.616045 -1.405658 4.267999 -0.486363 4.207458 0.827908 -0.570306 4.962485 -0.029017 -2.712439 -1.966750 0.761711 -0.476442 3.059164 -0.770985
wb_dma_de/always_23/block_1 -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_ch_rf/always_22/if_1 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_de/wire_mast1_dout -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_de/always_8/stmt_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_rf/assign_18_pointer_we/expr_1 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_rf/wire_ch_done_we -0.322476 0.521427 -1.004046 0.239864 3.064911 2.106326 -0.747118 4.284501 -0.869379 0.617439 -1.450377 1.875197 -2.008606 0.195694 -0.795089 0.630382 1.135086 -1.836733 2.352072 -1.666499
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_wb_slv/wire_wb_ack_o -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 2.145670 -0.995474 2.072765 -1.518363 -1.016358 3.132580 -1.984658 0.931106 -1.037438 -2.035098 1.154581 1.295427 -1.052839 -0.143273 -2.809753 3.196573 -0.792103 2.410161 2.244431 -2.322238
wb_dma_de/reg_ld_desc_sel -1.475773 4.407039 0.032892 -0.235440 -1.133200 2.067046 3.629971 4.235639 2.272565 2.885226 0.893664 -4.493360 -1.160205 0.530536 0.104587 -0.594396 2.054891 1.940729 2.203947 -4.614360
wb_dma_ch_sel/assign_154_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_de/assign_83_wr_ack -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma/wire_dma_done_all 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
assert_wb_dma_rf/input_ch0_am1 0.068453 0.452922 1.702743 0.008839 1.549792 -1.959998 -0.505202 -2.389328 -0.794548 -1.386462 2.344053 1.052589 -1.541073 -1.978398 1.018881 1.066037 -2.930774 0.991400 -0.015627 -0.373949
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_sel/input_ch0_csr -1.879837 1.277498 0.020620 0.139988 5.389491 -0.818454 -0.859467 4.838738 1.369015 3.663565 -3.871732 0.914690 2.246707 2.276120 1.732051 -0.446104 -0.869707 -3.839309 0.035412 -0.424929
wb_dma_ch_arb/reg_state 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -2.033386 2.058145 2.094684 -0.531885 1.057524 0.448633 -2.448905 4.823607 -1.102509 3.402920 0.643074 -0.549122 4.589227 1.703729 -3.815075 -2.753093 0.203625 -0.041706 3.021980 -0.977772
wb_dma_ch_sel/assign_153_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_wb_mast 0.416234 -4.632349 -3.753491 2.661724 -0.961141 2.142900 -1.986926 2.298554 -1.032167 -0.874453 -2.502739 3.286161 -1.540755 2.928840 -0.883480 1.386673 1.088831 -2.183790 -0.561488 1.892142
wb_dma_ch_sel/assign_124_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_de/always_18/stmt_1 -0.522656 -2.778677 -1.545846 4.501142 -2.010701 1.560390 -2.411396 -1.040357 0.973506 -0.828327 3.908832 -0.585236 -0.937839 2.331349 0.455060 2.403493 2.139794 1.072657 -0.986030 -0.576332
wb_dma_ch_rf/wire_ch_csr_dewe 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma_ch_pri_enc/input_pri2 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_pri_enc/input_pri3 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_pri_enc/input_pri0 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_pri_enc/input_pri1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_if/input_slv_pt_in -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma/wire_de_adr1_we -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_sel/assign_6_pri1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_sel/assign_129_req_p0/expr_1 -2.684152 0.477163 -2.844723 3.147966 2.525355 -0.358541 -1.111187 4.478214 -0.958095 0.202125 1.456229 -0.950497 0.484233 3.164350 -2.918822 -1.557640 -0.568545 0.032033 3.112206 -1.665387
wb_dma_rf/wire_csr -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.591477 -3.262729 0.271731 -0.675297 1.898003 2.218345 -3.357513 -0.400762 -0.652120 -1.469084 0.412992 3.656452 -1.046595 -1.627973 2.706879 2.859900 1.580801 -3.152126 -0.355386 1.396434
wb_dma_ch_sel/always_37/if_1 1.912103 2.281488 1.233705 -5.202891 -0.469584 0.358585 1.674090 3.122642 0.220320 -0.092652 -3.927738 0.449858 0.783420 -2.953156 -0.131284 1.065221 0.911079 0.181350 3.887786 -3.277508
wb_dma_de/always_6/if_1/cond 0.770054 -1.603863 0.613909 2.021015 4.081719 1.659093 -2.345230 1.079127 0.905369 -0.653589 1.567005 -1.278031 -2.325774 0.893001 1.551300 -0.667358 2.860265 -4.336670 -0.440986 0.760601
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -2.033386 2.058145 2.094684 -0.531885 1.057524 0.448633 -2.448905 4.823607 -1.102509 3.402920 0.643074 -0.549122 4.589227 1.703729 -3.815075 -2.753093 0.203625 -0.041706 3.021980 -0.977772
wb_dma_ch_rf/always_8/stmt_1 0.186080 2.682953 0.503240 0.030542 1.583968 -2.556008 4.599831 0.112089 0.942745 1.570157 1.891065 -2.919599 -1.322803 -2.615660 -0.068742 -2.351967 -0.913512 1.674307 1.871149 -1.824797
wb_dma_ch_sel/assign_108_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_pri_enc/wire_pri9_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_sel/wire_pri2 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_sel/wire_pri3 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_sel/wire_pri0 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/wire_pri1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_rf/input_ptr_set 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_rf/always_2/if_1/if_1 1.191119 3.591431 -0.314079 -0.333668 0.275344 2.048224 2.153731 2.083146 0.017718 2.267335 -1.929552 3.141685 -4.291090 0.718538 2.737765 0.525944 -1.001096 -1.616790 0.546727 2.690032
wb_dma_de/assign_77_read_hold -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_pri_enc_sub/input_valid -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -2.228460 -2.510939 -2.182182 0.389651 1.786406 0.926476 0.546308 4.729514 -0.291349 1.082671 0.509910 -0.539774 2.351248 2.159835 -3.339722 0.458368 -1.892115 0.703363 4.592161 -1.639245
wb_dma_ch_rf/always_27/stmt_1 0.574956 1.252783 -1.626308 -0.031390 3.203234 0.385859 -2.130333 2.747281 -0.842522 0.127150 -4.049674 1.867372 -2.456858 0.077023 1.911262 1.961301 1.617944 -2.112245 0.527150 -2.854108
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -3.398786 -5.407187 -1.697051 1.195676 2.822127 -1.579282 1.735804 0.185789 -1.183630 0.161048 1.491319 1.245228 3.474033 -0.950934 -4.639589 -3.592940 -0.113191 -2.152677 2.140052 2.838656
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_sel/wire_valid -0.748413 -0.993739 -0.062301 -0.617399 -4.092048 0.820387 0.060251 0.774344 0.712009 0.089409 -2.552570 5.339310 1.518310 -2.308668 -0.103202 3.798796 2.104709 0.526077 0.579017 -2.393955
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de/wire_chunk_cnt_is_0_d -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_sel/assign_109_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.014478 3.206020 -2.781323 1.452048 -1.494567 -2.940352 1.323543 1.964527 0.095483 -2.054476 3.023005 0.609428 -3.112193 0.252490 4.405500 0.172222 -2.842885 -0.371808 3.533650 0.856767
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_de/assign_75_mast1_dout -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma/constraint_csr -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_ch_rf/always_5/if_1 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_pri_enc/wire_pri21_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_157_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_wb_mast/assign_1/expr_1 -0.689225 -5.376285 -0.262928 4.070233 1.396904 -1.228333 -4.835453 0.864160 -1.319131 1.673540 2.105747 3.397568 2.943463 2.309508 -2.256891 -0.364011 -0.935528 -1.886785 0.947227 2.694161
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_de/reg_mast1_adr -3.252553 -4.525177 -1.863043 1.042658 0.561072 -3.361652 2.152824 0.041471 1.427981 1.585317 -0.746425 2.219125 2.203300 -1.576774 0.859116 3.840092 -3.206570 0.073252 2.619221 -2.981518
wb_dma_ch_pri_enc/wire_pri17_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_141_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/input_ch2_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_ch_rf/assign_13_ch_txsz_we 1.008237 0.511353 2.032448 0.829789 2.769394 2.267257 -2.558555 0.781251 0.421666 -1.418724 0.394940 -2.712203 -1.675249 0.297933 -2.037833 -0.672480 3.685422 -1.337364 -0.315054 -3.336084
wb_dma_ch_sel/assign_130_req_p0 -2.684152 0.477163 -2.844723 3.147966 2.525355 -0.358541 -1.111187 4.478214 -0.958095 0.202125 1.456229 -0.950497 0.484233 3.164350 -2.918822 -1.557640 -0.568545 0.032033 3.112206 -1.665387
wb_dma_ch_arb/always_1/if_1/stmt_2 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_sel/assign_106_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_pri_enc/wire_pri28_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_rf/always_10/if_1/if_1/block_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_rf/always_11/if_1/if_1 -2.825953 0.995595 -1.340183 1.961813 2.071318 -0.166575 0.309554 3.310187 -2.072900 0.865144 1.684663 3.056746 -0.718427 -0.662433 -3.142130 -0.900338 -1.500202 0.766034 3.358521 -1.297049
wb_dma_wb_if/wire_slv_adr -0.035310 1.126229 0.999048 -1.794895 -1.140771 -2.521127 -2.095519 1.515392 -0.147141 -1.361700 1.579642 3.842045 1.757634 -0.145463 4.146989 -1.392086 -1.646162 -5.605545 3.902038 6.409276
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_sel/input_ch1_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma/wire_pt1_sel_i -0.349459 -6.570329 0.097477 1.399132 1.248967 0.498805 -1.894881 1.715753 0.674181 0.229910 1.687380 -1.349181 2.832056 2.434472 -2.554766 -0.061501 -0.532495 -1.883180 2.391666 0.736459
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma/wire_pt1_sel_o -0.957772 -1.061526 2.328951 -0.064683 2.960449 0.723696 1.100996 -2.072064 -0.725560 2.213154 1.832470 1.876005 0.946524 -1.673101 -2.957417 -0.418873 -1.882312 -0.192058 0.091925 2.051273
wb_dma_ch_sel/assign_127_req_p0/expr_1 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_pri_enc/inst_u16 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/always_48/case_1 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_sel/input_ch7_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
assert_wb_dma_rf/input_ch0_txsz 0.579890 -0.160944 0.613680 0.929863 0.391527 0.053492 -2.696106 -1.089948 -1.250758 -2.888518 4.535465 -0.887906 -1.968681 0.371232 0.468395 -0.507499 -1.031042 -0.343899 0.986578 1.683311
assert_wb_dma_rf 0.149775 0.815784 1.387869 0.313998 1.362512 -1.674844 -2.699739 -2.064533 -1.388852 -2.707073 3.491227 0.512653 -1.869259 -0.985124 1.753752 0.435125 -2.204865 -0.191352 0.306281 0.806819
wb_dma_ch_rf/reg_ch_am0_r -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_rf/always_4/if_1 1.518006 -1.979024 2.563317 -0.325715 -0.813996 2.130344 1.588212 -3.265808 1.333671 0.399987 4.866053 -1.513412 -0.479437 -0.931118 1.121686 0.678511 -1.304571 1.779848 -0.542199 2.073243
wb_dma_de/always_4/if_1/if_1/stmt_1 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_de/always_14/stmt_1/expr_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/wire_use_ed 2.694180 -0.038439 1.181820 -2.119957 -0.988768 4.463694 1.971449 5.792408 1.043922 4.417098 0.438085 -3.122155 0.514006 4.458209 -0.694336 -0.862427 -1.220612 0.055372 4.124633 3.330183
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -1.007990 1.713262 0.664336 1.082962 -1.043394 -2.114879 4.646406 -0.913497 1.804824 1.842681 2.549422 1.083694 -1.214227 -3.261811 1.741891 -0.217189 -1.056474 0.895398 1.101238 -0.151037
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_sel/always_7/stmt_1/expr_1 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/input_nd_i -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
assert_wb_dma_ch_sel/input_req_i 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_rf/reg_ch_rl 0.386967 0.796595 -0.431830 0.280118 2.288760 -0.665261 1.811940 0.450687 2.659871 0.493815 1.627248 -2.307469 -2.641136 -0.866415 5.807150 2.286582 -0.185592 -0.628705 0.081375 -1.686590
wb_dma_de/reg_paused -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_wb_if/wire_mast_drdy -1.858426 -2.209514 -3.840718 1.013734 -1.064095 6.736343 -0.711430 1.972284 -1.317714 2.415052 0.849419 2.482994 -0.553845 0.377612 -0.292956 2.149300 4.664306 1.214875 -0.556889 0.662155
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.646290 -1.454220 -1.087409 0.128732 -0.140547 1.347178 0.956140 1.823403 1.147676 -1.148259 0.986378 0.628710 -2.764204 -0.239450 1.913962 4.402169 -1.109319 0.930374 2.518177 -2.729705
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/assign_100_valid/expr_1 -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_wb_if/inst_u1 -0.528900 -0.248749 0.038640 -1.988106 -3.038470 -0.556913 -2.890531 -0.311131 -2.424679 -2.505696 -0.944440 3.840682 2.748537 -1.340980 -1.289675 0.085860 0.897486 -0.525467 2.332460 0.720778
wb_dma_wb_if/inst_u0 0.416234 -4.632349 -3.753491 2.661724 -0.961141 2.142900 -1.986926 2.298554 -1.032167 -0.874453 -2.502739 3.286161 -1.540755 2.928840 -0.883480 1.386673 1.088831 -2.183790 -0.561488 1.892142
wb_dma_ch_sel -0.400528 2.810309 -1.186872 -0.954912 0.151906 0.156378 0.615658 3.678320 0.565363 2.167109 -4.090724 0.446638 0.772498 0.042482 0.552852 0.223712 2.271874 -0.644725 1.245009 -2.723031
wb_dma_rf/input_de_csr_we 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma_rf/wire_ch0_adr0 0.045577 -1.085336 -0.122902 -0.891067 -0.864338 0.462598 0.665582 2.558433 2.652962 2.153871 3.058235 -1.269871 1.402122 1.027066 5.741533 2.767639 -1.388165 -0.283067 2.511024 1.453885
wb_dma_rf/wire_ch0_adr1 -0.249640 0.631631 -0.194260 2.772947 -0.363524 -0.534983 -3.807767 -0.752726 -0.832182 -3.391884 4.421916 -1.000201 -1.794520 1.695770 0.569860 0.089518 -0.674775 0.125304 0.224219 0.102363
wb_dma_de/always_9/stmt_1/expr_1 -2.572551 -0.906944 -0.781696 2.960448 4.859431 -0.697142 0.274361 1.384870 0.948172 0.906227 1.602028 -3.470969 -0.254655 0.579615 -1.187552 -2.225124 1.376312 -1.770637 0.342828 -2.423656
wb_dma_ch_sel/always_42/case_1/cond 2.138032 -0.522614 0.026633 -2.016112 2.719084 1.695683 3.255561 1.177737 0.796968 2.092160 -2.944649 0.521351 -2.508226 -1.539111 1.085953 1.880099 -0.224321 -0.501449 0.393742 -0.864037
wb_dma_wb_slv/input_wb_cyc_i -4.046684 -5.705805 -4.002415 1.276701 2.017002 -2.048856 0.941888 0.444974 0.671088 -3.476720 -0.104848 0.461774 2.344070 1.440710 -1.045937 0.638810 -1.306860 -4.390215 2.464431 1.371475
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_de/reg_tsz_cnt 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_sel/reg_ndr -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_de/assign_83_wr_ack/expr_1 -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_de/reg_de_txsz_we -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
wb_dma_ch_rf/reg_pointer_sr 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_rf/input_de_adr1_we -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -2.065300 1.041280 2.920421 -2.221779 1.611095 1.616045 -1.405658 4.267999 -0.486363 4.207458 0.827908 -0.570306 4.962485 -0.029017 -2.712439 -1.966750 0.761711 -0.476442 3.059164 -0.770985
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_43/case_1/cond 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_rf/reg_ch_adr0_r 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_pri_enc/input_valid -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_pri_enc/reg_pri_out1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 0.088326 -4.326269 -0.860830 2.806041 -2.185422 2.933494 -0.718878 -1.254330 1.305465 0.447127 3.271390 -0.040324 -0.443103 1.014573 0.365417 2.761223 2.398183 0.901605 -0.782256 0.525130
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.773196 -3.331719 1.926549 -0.337617 0.276368 0.801790 3.175207 -1.298280 1.642170 2.652280 0.191414 0.382875 -0.853874 -1.199353 -0.253010 2.256416 -1.332627 1.081317 0.910733 0.601664
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.208588 0.485200 2.130134 -2.049997 -0.825411 2.275831 -1.461431 0.332899 -2.403864 -1.423459 1.065859 3.828872 -0.726312 -1.951977 -2.936385 1.773262 -1.325038 2.303242 1.931103 -0.664416
wb_dma_ch_sel/input_req_i 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_rf/assign_4_dma_abort/expr_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/always_1/case_1/stmt_8 -0.239451 0.512251 0.989219 -1.077672 -0.448859 1.249365 2.047223 0.453362 1.789370 0.544422 1.782986 -1.661562 -0.689966 0.289084 1.320748 0.686145 -0.040614 0.261274 1.144396 0.342035
wb_dma_ch_rf/wire_ptr_inv 0.928296 -0.761427 1.872684 0.769979 1.023570 1.782252 -0.376613 0.711876 -0.745139 -0.399682 1.588979 -0.159507 -1.195867 -0.192676 -4.837025 0.875904 -0.662813 2.523826 1.762917 -3.156378
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.823480 0.153439 -0.068261 0.405321 1.250399 0.547340 -1.198837 1.950433 -1.398382 0.954580 2.162811 2.871921 0.002458 0.067362 0.747394 -1.038513 -0.941578 -1.735686 1.585347 3.546977
wb_dma_ch_sel/assign_138_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_rf/always_1/case_1/stmt_1 -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma_rf/always_1/case_1/stmt_6 -2.175274 0.179106 -1.523079 0.215074 -1.383318 -2.352931 3.684170 -0.513629 0.256898 -0.606745 5.415948 -1.271009 0.053428 -0.581145 0.641615 -1.822134 -2.490200 1.452428 4.017189 2.162421
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_sel/always_43/case_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_sel/assign_9_pri2 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_pri_enc_sub/always_1/case_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_rf/always_2/if_1 1.191119 3.591431 -0.314079 -0.333668 0.275344 2.048224 2.153731 2.083146 0.017718 2.267335 -1.929552 3.141685 -4.291090 0.718538 2.737765 0.525944 -1.001096 -1.616790 0.546727 2.690032
wb_dma/wire_dma_abort 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_wb_if/input_wb_stb_i -2.164682 0.664536 -2.570773 2.538423 -0.462947 -1.325278 -0.776627 2.473277 0.600064 -1.839485 3.851086 0.676100 -1.564337 1.355317 4.065103 0.668314 -1.081644 -1.609802 2.281513 1.074312
wb_dma_rf/input_de_txsz -1.358988 -0.807660 -0.798247 2.523849 4.473029 0.595141 0.227621 2.037959 0.527737 0.752827 0.569759 -3.013054 -1.136392 1.070695 -2.286742 -1.375388 1.365039 -0.932955 0.587103 -3.006680
wb_dma_ch_pri_enc/wire_pri3_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/wire_gnt_p1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/wire_gnt_p0 1.067482 -1.829742 -0.239812 -0.730066 -1.093660 0.345589 -1.783130 3.059740 -0.211420 -2.204801 -2.887462 -0.284427 0.921737 2.642110 -3.948636 3.004276 -1.625595 1.348526 3.334087 -4.483867
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma/input_wb0_err_i 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/always_44/case_1/stmt_4 0.102354 -1.828407 0.527954 -1.596292 -2.095459 0.209776 2.907630 -0.435238 0.529232 0.181322 1.635787 0.856313 0.224876 -1.576575 -0.393483 2.978718 -3.331405 3.219153 2.275600 -1.134491
wb_dma_ch_sel/always_44/case_1/stmt_1 0.316606 -1.160798 0.536407 -0.655834 0.100289 -1.232256 0.127084 0.024560 2.466134 -0.694099 1.004963 -0.132902 0.135414 0.543699 4.254960 3.202929 -1.987467 -0.926309 1.766526 0.675519
wb_dma_wb_mast/wire_wb_data_o -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma_de/always_6/if_1/if_1/stmt_1 -1.649127 0.926421 0.746237 2.348812 3.952260 -0.423708 -0.240585 1.690006 -1.203633 2.007623 0.960217 -0.856914 0.097515 -0.765501 -4.644349 -3.574611 1.275816 0.330105 0.841382 -2.612648
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_sel/always_38/case_1/cond -0.997988 2.195258 -0.857039 0.537594 3.052747 -0.271009 -2.932227 2.422906 -0.727509 0.081261 -1.517663 1.570294 -1.346605 -0.654739 2.242454 1.532705 1.785112 -1.522789 0.726305 -3.483712
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.618011 -3.081725 1.764526 0.616055 2.401496 2.770028 -3.184884 -1.224670 0.452195 -1.451704 1.139910 0.209493 -1.835163 -0.383818 0.844163 1.984691 2.515508 -2.357002 -1.187914 -0.298607
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -1.358988 -0.807660 -0.798247 2.523849 4.473029 0.595141 0.227621 2.037959 0.527737 0.752827 0.569759 -3.013054 -1.136392 1.070695 -2.286742 -1.375388 1.365039 -0.932955 0.587103 -3.006680
wb_dma_de/assign_4_use_ed 2.694180 -0.038439 1.181820 -2.119957 -0.988768 4.463694 1.971449 5.792408 1.043922 4.417098 0.438085 -3.122155 0.514006 4.458209 -0.694336 -0.862427 -1.220612 0.055372 4.124633 3.330183
assert_wb_dma_wb_if/assert_a_wb_stb -0.909144 -2.359025 2.178051 0.688077 1.626104 0.376116 1.583521 -2.085686 0.739031 1.146864 2.643268 0.143672 1.124693 -0.681769 -2.766563 0.542177 -2.013705 0.318886 0.098487 1.117658
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -1.504042 1.638606 -0.590618 2.353308 3.743819 0.382623 0.328935 3.281142 0.148459 0.693543 1.913898 -1.244702 -2.267298 0.264286 -0.956183 -0.702074 0.493513 -0.229834 2.223184 -3.175086
wb_dma_ch_sel/assign_132_req_p0 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma_ch_rf/always_25/if_1 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_de/wire_rd_ack -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma/wire_slv0_adr 0.809380 2.591917 2.339734 -1.907192 0.061529 -2.618345 -2.007632 1.668602 0.400526 -1.117600 1.943648 1.666090 1.670665 0.252243 3.733211 -2.536676 -1.324427 -5.492053 3.100526 5.876932
wb_dma_wb_slv/input_wb_stb_i -2.164682 0.664536 -2.570773 2.538423 -0.462947 -1.325278 -0.776627 2.473277 0.600064 -1.839485 3.851086 0.676100 -1.564337 1.355317 4.065103 0.668314 -1.081644 -1.609802 2.281513 1.074312
wb_dma_ch_sel/assign_96_valid/expr_1 2.290643 1.928267 -3.645296 2.585791 -1.046466 -0.998969 -3.133407 3.247027 -0.992514 3.609453 -1.797315 2.701932 -1.825968 2.975923 5.259685 3.447561 0.411746 0.701848 2.148492 0.563817
wb_dma_ch_sel/always_4/stmt_1 -0.997988 2.195258 -0.857039 0.537594 3.052747 -0.271009 -2.932227 2.422906 -0.727509 0.081261 -1.517663 1.570294 -1.346605 -0.654739 2.242454 1.532705 1.785112 -1.522789 0.726305 -3.483712
wb_dma_rf/wire_pointer2_s 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_de/reg_chunk_dec -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_de/reg_chunk_cnt_is_0_r 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma/wire_wb0_cyc_o -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.349496 -2.329956 -0.599669 -2.163903 -3.786031 0.338065 0.430654 3.174992 -0.113555 -0.182412 -4.015031 3.276529 2.167958 -1.070707 -2.240878 2.538864 1.005014 0.721166 2.894754 -2.078390
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 1.802017 1.304155 -0.684867 -3.867050 -0.304666 2.974303 1.466441 4.566586 -0.382912 -2.316595 -3.423840 -0.425639 -0.404243 0.665674 -3.366523 0.648788 -0.141621 0.721417 3.935153 -2.089949
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_rf/reg_ch_adr1_r -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma/input_wb0_cyc_i -0.498715 -7.378480 -3.909375 1.868277 0.236790 -2.588300 0.615243 2.926239 0.314308 -2.410299 0.706244 0.041789 0.225076 0.736068 0.826744 -2.168885 0.723660 -3.065321 2.886610 1.497523
wb_dma_ch_sel/always_8/stmt_1 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_wb_slv -0.528900 -0.248749 0.038640 -1.988106 -3.038470 -0.556913 -2.890531 -0.311131 -2.424679 -2.505696 -0.944440 3.840682 2.748537 -1.340980 -1.289675 0.085860 0.897486 -0.525467 2.332460 0.720778
wb_dma_de/inst_u0 -0.050013 -2.491667 2.134768 -1.059135 -0.464558 -0.608256 -0.811908 -0.429354 0.846675 2.871403 2.556310 0.554874 3.390344 -1.404005 1.855851 3.924805 -2.663267 2.878437 1.405878 -1.632933
wb_dma_de/inst_u1 -1.697818 -2.092235 1.977361 2.116784 1.772207 -2.180004 -2.344756 -0.085422 -0.003518 1.707154 2.635147 -0.146614 3.728376 0.024423 -2.896561 0.177511 -1.530275 1.699666 1.513363 -2.484968
wb_dma_pri_enc_sub/input_pri_in 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_sel/assign_146_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/assign_101_valid/expr_1 -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de/reg_de_adr1_we -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 0.851698 -2.614608 -0.985562 1.799378 1.068884 -0.450874 -3.354311 0.397282 -1.200819 0.017744 -3.087014 5.623090 -1.546116 0.195410 0.910985 3.839247 -0.306877 -1.847602 0.077766 -0.695956
wb_dma_ch_sel/always_46/case_1 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_rf/assign_11_ch_csr_we -1.466634 -0.546214 -2.671128 -1.825174 -2.325932 0.015051 -1.755918 4.732679 -1.073644 -1.480101 -2.642992 0.962353 3.166183 2.122876 -1.869096 0.394441 1.254946 -0.554901 4.343698 -1.624926
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.849046 -1.328911 1.726967 1.618262 5.232787 1.681219 0.819323 -0.247242 0.818122 1.212684 0.881454 -2.992697 -2.361678 -0.530170 -2.490989 -1.007814 1.615893 -0.673386 -0.837618 -2.435355
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma/wire_de_adr0_we -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_wb_slv/wire_rf_sel -1.816284 1.062286 -4.714159 3.324547 -1.335165 -3.094597 4.040557 1.891736 0.060450 -3.018847 1.263466 1.192487 -4.143668 -0.271314 1.752932 -0.570579 -2.854232 0.076059 0.997353 0.365318
assert_wb_dma_wb_if -0.909144 -2.359025 2.178051 0.688077 1.626104 0.376116 1.583521 -2.085686 0.739031 1.146864 2.643268 0.143672 1.124693 -0.681769 -2.766563 0.542177 -2.013705 0.318886 0.098487 1.117658
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_sel/assign_120_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma/wire_wb1s_data_o -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma_de/wire_adr0_cnt_next1 -0.050013 -2.491667 2.134768 -1.059135 -0.464558 -0.608256 -0.811908 -0.429354 0.846675 2.871403 2.556310 0.554874 3.390344 -1.404005 1.855851 3.924805 -2.663267 2.878437 1.405878 -1.632933
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma/wire_pt0_sel_o -0.349459 -6.570329 0.097477 1.399132 1.248967 0.498805 -1.894881 1.715753 0.674181 0.229910 1.687380 -1.349181 2.832056 2.434472 -2.554766 -0.061501 -0.532495 -1.883180 2.391666 0.736459
wb_dma/wire_pt0_sel_i -0.957772 -1.061526 2.328951 -0.064683 2.960449 0.723696 1.100996 -2.072064 -0.725560 2.213154 1.832470 1.876005 0.946524 -1.673101 -2.957417 -0.418873 -1.882312 -0.192058 0.091925 2.051273
wb_dma_ch_rf/always_11 -2.825953 0.995595 -1.340183 1.961813 2.071318 -0.166575 0.309554 3.310187 -2.072900 0.865144 1.684663 3.056746 -0.718427 -0.662433 -3.142130 -0.900338 -1.500202 0.766034 3.358521 -1.297049
wb_dma_ch_rf/always_10 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_rf/always_17 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_rf/always_19 -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_ch_rf/input_de_csr_we 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma_ch_sel/assign_147_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -1.791884 0.387923 -0.902413 1.515215 1.212861 -0.348738 0.373628 2.191458 -0.032759 -0.219774 3.043402 0.017391 -0.771834 0.509614 0.494247 -0.895681 -1.182673 -0.734616 2.274137 0.625891
wb_dma_wb_if/wire_slv_dout 0.482380 -1.040438 -1.359051 0.379076 -3.601186 1.246530 -1.790006 2.200675 1.830015 -1.449629 2.443591 0.865719 0.241177 2.880375 5.275898 0.583607 1.639369 -4.672965 2.429958 5.670169
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -1.280804 1.129958 -0.223349 1.267930 3.253891 1.408014 -0.185578 1.769837 0.434165 1.639447 -0.549294 2.377499 -2.048817 -1.269971 2.232599 -0.489191 2.854368 -3.790274 -0.654677 0.479959
wb_dma/wire_pointer 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_de/assign_75_mast1_dout/expr_1 -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma/wire_ch3_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_ch_rf/assign_27_ptr_inv 0.928296 -0.761427 1.872684 0.769979 1.023570 1.782252 -0.376613 0.711876 -0.745139 -0.399682 1.588979 -0.159507 -1.195867 -0.192676 -4.837025 0.875904 -0.662813 2.523826 1.762917 -3.156378
wb_dma_de/reg_adr1_inc -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_sel/input_ch6_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_de/input_mast0_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/assign_68_de_txsz/expr_1 -1.357629 -0.168186 0.159629 2.664387 4.980217 0.087494 -1.113330 0.234596 1.070971 0.113788 0.979632 -3.403036 -1.505919 -0.362612 -0.101160 -1.382515 3.424648 -2.148667 -0.882437 -3.554704
wb_dma/wire_ch2_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_rf/input_ndnr 0.625175 -2.126866 0.299532 0.804261 1.476880 3.083147 -2.363632 2.840921 -0.766771 -1.198057 -0.027844 -0.663548 -0.741117 1.951807 -4.534350 1.222641 0.881990 0.355010 2.181354 -3.155432
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de/always_19/stmt_1 -3.252553 -4.525177 -1.863043 1.042658 0.561072 -3.361652 2.152824 0.041471 1.427981 1.585317 -0.746425 2.219125 2.203300 -1.576774 0.859116 3.840092 -3.206570 0.073252 2.619221 -2.981518
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.936242 0.995188 0.837910 0.517563 2.424858 1.057634 -0.550435 1.925349 0.662112 1.149460 2.300318 -0.899208 -1.741717 0.733098 2.668133 -0.701221 0.485301 -2.190742 0.729208 1.938113
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.034044 2.238321 5.205060 -0.628645 1.542173 -0.067139 -3.451931 2.673176 -0.719373 6.766003 2.908950 0.456651 3.576012 0.459498 0.365079 -1.349886 -0.475929 -0.040338 1.814111 2.082575
wb_dma_ch_sel/assign_139_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_de/assign_78_mast0_go/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma/assign_6_pt1_sel_i -0.349459 -6.570329 0.097477 1.399132 1.248967 0.498805 -1.894881 1.715753 0.674181 0.229910 1.687380 -1.349181 2.832056 2.434472 -2.554766 -0.061501 -0.532495 -1.883180 2.391666 0.736459
wb_dma/wire_mast1_adr -3.252553 -4.525177 -1.863043 1.042658 0.561072 -3.361652 2.152824 0.041471 1.427981 1.585317 -0.746425 2.219125 2.203300 -1.576774 0.859116 3.840092 -3.206570 0.073252 2.619221 -2.981518
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/input_dma_busy 0.186080 2.682953 0.503240 0.030542 1.583968 -2.556008 4.599831 0.112089 0.942745 1.570157 1.891065 -2.919599 -1.322803 -2.615660 -0.068742 -2.351967 -0.913512 1.674307 1.871149 -1.824797
wb_dma_de/reg_adr1_cnt -2.127910 -1.080395 0.907412 3.845045 0.155421 -2.761040 -3.074708 -0.876575 -0.055985 -0.049491 3.195909 0.571284 2.370144 0.439879 -2.229785 0.737354 -0.878403 1.890435 0.451981 -2.924384
wb_dma_ch_sel/always_42/case_1/stmt_4 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_ch_sel/always_42/case_1/stmt_2 0.874346 -2.206345 1.636012 0.587246 3.762278 2.656316 -0.907155 -0.127855 -1.279450 0.557679 0.408170 2.180906 -1.935711 -1.269792 -2.720805 -0.214590 0.801139 -1.515666 -0.317906 0.675293
wb_dma_ch_sel/always_42/case_1/stmt_3 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/always_42/case_1/stmt_1 -1.115691 -0.435280 -1.164742 -1.803477 4.485896 2.513301 0.389630 6.210815 1.796282 3.157526 -0.169868 -4.687723 3.362365 3.668287 0.930130 -1.002054 -0.177000 -1.298860 2.093974 0.076965
wb_dma_ch_rf/always_4/if_1/block_1/if_1 1.518006 -1.979024 2.563317 -0.325715 -0.813996 2.130344 1.588212 -3.265808 1.333671 0.399987 4.866053 -1.513412 -0.479437 -0.931118 1.121686 0.678511 -1.304571 1.779848 -0.542199 2.073243
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 0.903725 0.089983 0.873314 2.064836 0.491252 -3.871669 -0.163861 1.835218 3.164092 -1.817225 0.861022 -2.372214 0.409151 2.187102 1.008084 0.908419 -2.174429 -1.728176 2.195733 -1.663073
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 1.640970 1.533327 4.797036 0.298937 1.627255 -1.286276 -3.513409 2.721112 0.039844 5.707584 2.642655 1.255537 4.505980 0.912338 -0.461669 -1.017173 -0.631189 -0.515242 2.471821 2.198403
wb_dma_ch_sel/always_3/stmt_1/expr_1 0.625175 -2.126866 0.299532 0.804261 1.476880 3.083147 -2.363632 2.840921 -0.766771 -1.198057 -0.027844 -0.663548 -0.741117 1.951807 -4.534350 1.222641 0.881990 0.355010 2.181354 -3.155432
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -3.235152 -1.407374 -1.840667 0.556216 1.444041 -0.419119 1.451662 4.000076 0.040289 1.178910 1.588659 -0.939439 2.580272 1.267354 -2.504984 -0.634117 -2.286120 0.696502 4.347849 -1.246289
wb_dma/wire_txsz 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_de/always_14/stmt_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_wb_slv/reg_rf_ack -2.164682 0.664536 -2.570773 2.538423 -0.462947 -1.325278 -0.776627 2.473277 0.600064 -1.839485 3.851086 0.676100 -1.564337 1.355317 4.065103 0.668314 -1.081644 -1.609802 2.281513 1.074312
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -0.997988 2.195258 -0.857039 0.537594 3.052747 -0.271009 -2.932227 2.422906 -0.727509 0.081261 -1.517663 1.570294 -1.346605 -0.654739 2.242454 1.532705 1.785112 -1.522789 0.726305 -3.483712
wb_dma/wire_de_csr_we 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -1.816284 1.062286 -4.714159 3.324547 -1.335165 -3.094597 4.040557 1.891736 0.060450 -3.018847 1.263466 1.192487 -4.143668 -0.271314 1.752932 -0.570579 -2.854232 0.076059 0.997353 0.365318
wb_dma/wire_ch1_txsz 0.862079 -3.760235 1.995844 -0.021574 3.089130 1.474670 -1.224466 -1.036297 -0.705102 1.326536 1.515431 2.364873 -0.069348 -1.535055 -0.222126 -0.317899 0.164840 -2.451295 -0.397784 3.221839
wb_dma_rf/inst_u9 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u8 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u7 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_rf/inst_u6 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_rf/inst_u5 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_rf/inst_u4 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_rf/inst_u3 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_rf/inst_u1 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_rf/inst_u0 -1.136167 3.893206 -0.542433 -0.964016 -0.660151 -1.094887 -1.233641 3.015605 0.774282 0.811897 -2.345025 0.147949 1.635614 0.670592 2.717348 -0.012821 1.868015 -1.587501 1.032267 -1.330392
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -2.033386 2.058145 2.094684 -0.531885 1.057524 0.448633 -2.448905 4.823607 -1.102509 3.402920 0.643074 -0.549122 4.589227 1.703729 -3.815075 -2.753093 0.203625 -0.041706 3.021980 -0.977772
wb_dma_inc30r/assign_2_out -1.697818 -2.092235 1.977361 2.116784 1.772207 -2.180004 -2.344756 -0.085422 -0.003518 1.707154 2.635147 -0.146614 3.728376 0.024423 -2.896561 0.177511 -1.530275 1.699666 1.513363 -2.484968
wb_dma/wire_mast1_din -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma_ch_sel/assign_2_pri0 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_rf/input_de_adr0_we -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_wb_mast/always_1/if_1/stmt_1 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_ch_sel/always_48/case_1/cond 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_rf/input_wb_rf_we 1.247119 2.255768 -1.709667 -3.081576 -1.725542 -0.403836 -3.883751 2.073986 -3.353624 -3.074258 -3.072146 -0.515559 0.069231 1.577895 -1.097276 -0.145180 0.047608 0.150174 3.814297 -2.017129
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/assign_7_pt0_sel_i -0.957772 -1.061526 2.328951 -0.064683 2.960449 0.723696 1.100996 -2.072064 -0.725560 2.213154 1.832470 1.876005 0.946524 -1.673101 -2.957417 -0.418873 -1.882312 -0.192058 0.091925 2.051273
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.928296 -0.761427 1.872684 0.769979 1.023570 1.782252 -0.376613 0.711876 -0.745139 -0.399682 1.588979 -0.159507 -1.195867 -0.192676 -4.837025 0.875904 -0.662813 2.523826 1.762917 -3.156378
wb_dma_wb_mast/wire_mast_pt_out -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
assert_wb_dma_ch_arb/input_state -3.048987 0.913707 -1.699646 2.299810 1.763197 -0.160050 0.245427 4.248240 -0.373268 0.347563 3.571276 0.283471 -0.745655 0.832322 -0.572158 -0.272807 -1.531312 0.330891 4.075003 -1.549071
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de/always_8/stmt_1/expr_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma/wire_ch0_csr 0.377734 -0.738675 -0.836517 0.751756 4.937209 -2.754955 -1.500935 3.437967 0.191180 4.664115 -3.450083 1.306499 2.713596 0.033307 1.189867 -1.040226 0.483740 -3.495342 1.880342 -0.548217
wb_dma_de/assign_69_de_adr0/expr_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_wb_slv/wire_pt_sel -3.398786 -5.407187 -1.697051 1.195676 2.822127 -1.579282 1.735804 0.185789 -1.183630 0.161048 1.491319 1.245228 3.474033 -0.950934 -4.639589 -3.592940 -0.113191 -2.152677 2.140052 2.838656
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond -0.165764 2.445442 -0.013367 1.259327 -0.116130 2.550046 2.668625 2.477524 1.247842 3.963194 -1.921275 4.356041 -2.805658 0.371848 1.685145 1.795187 0.005979 -0.718793 -0.704425 1.019877
wb_dma_ch_sel/wire_de_start -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_wb_mast/assign_3_mast_drdy -1.858426 -2.209514 -3.840718 1.013734 -1.064095 6.736343 -0.711430 1.972284 -1.317714 2.415052 0.849419 2.482994 -0.553845 0.377612 -0.292956 2.149300 4.664306 1.214875 -0.556889 0.662155
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_de/always_5/stmt_1 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/input_mast1_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/reg_mast0_adr -0.522656 -2.778677 -1.545846 4.501142 -2.010701 1.560390 -2.411396 -1.040357 0.973506 -0.828327 3.908832 -0.585236 -0.937839 2.331349 0.455060 2.403493 2.139794 1.072657 -0.986030 -0.576332
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.567901 -5.623752 -1.159760 -0.421902 1.342407 3.164287 -1.266214 1.553138 0.796690 -2.046397 0.088268 0.584808 -1.084994 1.036144 1.004033 3.598161 0.352549 -2.635932 1.091243 0.155676
wb_dma_ch_rf/assign_15_ch_am0_we -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_rf/inst_u2 1.688481 -0.298226 -0.214331 -2.183896 -0.132096 3.150168 -3.251971 1.946012 -1.095512 0.425155 -2.841687 -0.809574 1.767004 1.778983 -1.542339 1.743645 1.899614 1.398701 1.046759 -2.751179
wb_dma_ch_rf/wire_ch_adr1_dewe -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_rf/always_17/if_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_de/assign_71_de_csr 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/always_42/case_1 0.515891 -1.061446 -1.689883 -1.297773 3.685963 1.449521 1.483953 5.261128 0.717261 4.421860 -1.970363 -1.823924 2.484893 3.366384 0.324700 -1.243959 -1.201723 -1.392051 2.439614 2.576597
wb_dma_ch_sel/always_1/stmt_1/expr_1 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_sel/always_6/stmt_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_rf/reg_ch_chk_sz_r -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_sel/always_3/stmt_1 0.625175 -2.126866 0.299532 0.804261 1.476880 3.083147 -2.363632 2.840921 -0.766771 -1.198057 -0.027844 -0.663548 -0.741117 1.951807 -4.534350 1.222641 0.881990 0.355010 2.181354 -3.155432
wb_dma/wire_pointer2_s 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.978601 -1.814220 -0.777472 2.739245 -1.141657 -1.090284 4.181701 -0.436310 0.347662 0.091209 3.040849 1.852625 -1.917877 -2.351499 -1.029406 -1.079090 -1.393486 1.958231 -0.426992 0.684477
wb_dma_ch_rf/input_de_txsz -1.358988 -0.807660 -0.798247 2.523849 4.473029 0.595141 0.227621 2.037959 0.527737 0.752827 0.569759 -3.013054 -1.136392 1.070695 -2.286742 -1.375388 1.365039 -0.932955 0.587103 -3.006680
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_wb_if/input_pt_sel_i -2.911556 -4.164700 0.336104 1.231808 2.899736 0.381253 -1.377960 -0.213416 -0.325578 2.120902 1.042349 1.781353 4.295301 1.510712 -4.001665 0.371066 -1.874729 -2.683321 1.960031 2.424811
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond 0.619246 -4.484684 -1.519135 2.099036 -1.033798 6.297931 -2.320456 0.264676 -0.138097 0.591681 2.140103 0.200620 -0.943697 2.090687 -1.322088 2.730273 4.188510 0.707823 -0.963587 0.529230
wb_dma/wire_mast0_go -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_1/stmt_1 0.386967 0.796595 -0.431830 0.280118 2.288760 -0.665261 1.811940 0.450687 2.659871 0.493815 1.627248 -2.307469 -2.641136 -0.866415 5.807150 2.286582 -0.185592 -0.628705 0.081375 -1.686590
wb_dma_ch_rf/always_10/if_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_165_req_p1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.415288 -3.610385 0.661524 1.778201 3.871093 2.209521 -0.303209 0.057535 0.166632 0.103099 0.880134 -1.644247 -1.482839 0.386580 -3.439938 0.320417 0.839676 -0.315207 -0.081865 -2.076030
wb_dma_de/always_23/block_1/case_1/block_8/if_3 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_de/always_23/block_1/case_1/block_8/if_1 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/always_2/stmt_1 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/assign_115_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 -1.259000 1.265954 3.193985 -3.102483 1.611855 3.639350 0.826093 2.413966 -0.925645 5.619984 -0.763124 -0.703202 1.400366 -0.991877 -2.094169 -1.393094 1.402611 -0.157048 0.921811 -0.896788
wb_dma/wire_de_txsz -1.357629 -0.168186 0.159629 2.664387 4.980217 0.087494 -1.113330 0.234596 1.070971 0.113788 0.979632 -3.403036 -1.505919 -0.362612 -0.101160 -1.382515 3.424648 -2.148667 -0.882437 -3.554704
wb_dma_wb_slv/input_slv_pt_in -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
assert_wb_dma_ch_sel/input_ch0_csr 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.869798 -3.913964 0.547914 1.970132 0.266854 4.387926 -3.765897 -1.292858 0.376155 -0.077180 2.064095 0.544277 -0.803705 0.201822 0.235673 2.553614 5.005746 -1.038820 -1.695122 -0.253362
wb_dma_ch_sel/assign_149_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_de/wire_adr0_cnt_next -0.050013 -2.491667 2.134768 -1.059135 -0.464558 -0.608256 -0.811908 -0.429354 0.846675 2.871403 2.556310 0.554874 3.390344 -1.404005 1.855851 3.924805 -2.663267 2.878437 1.405878 -1.632933
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -3.035638 2.033269 -1.116285 0.729740 0.821223 1.908342 -1.852577 5.338506 -0.227155 2.561162 -3.988191 2.374006 1.201502 1.718324 -1.147061 -0.318240 3.405460 -3.154410 1.087787 -2.184507
wb_dma_ch_rf/always_23/if_1/block_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_rf/wire_ch0_txsz 1.335132 0.403017 0.616624 0.201235 4.595404 1.682276 -3.878140 0.533365 -1.290403 -2.689487 1.204644 -3.435344 -3.126848 0.959790 -0.064712 -2.319749 2.664265 -3.447362 0.353706 -0.139984
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 4.069726 -1.016588 0.899982 -0.310753 0.330141 1.344369 -0.076967 -1.036103 1.591934 -0.056279 -0.804634 1.220851 -4.214836 -0.812591 4.924353 4.091208 0.618296 -1.216133 -0.389908 0.287595
wb_dma_de/always_6/if_1/if_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_sel/assign_128_req_p0 -2.684152 0.477163 -2.844723 3.147966 2.525355 -0.358541 -1.111187 4.478214 -0.958095 0.202125 1.456229 -0.950497 0.484233 3.164350 -2.918822 -1.557640 -0.568545 0.032033 3.112206 -1.665387
wb_dma_de/assign_77_read_hold/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/wire_de_adr0 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_de/wire_de_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_wb_mast/always_4 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_wb_mast/always_1 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_rf/wire_ch3_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_ch_rf/reg_ptr_valid 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_sel/always_9/stmt_1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_rf/assign_6_csr_we/expr_1 2.730262 3.305969 -0.716316 -1.935752 1.201899 1.061441 1.722434 2.282889 -0.932604 0.255821 -2.092574 0.511165 -4.433932 0.535852 2.023325 -0.108536 -1.615649 -0.706639 1.876213 1.516135
wb_dma_ch_sel/assign_154_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
wb_dma/wire_ch5_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_pri_enc/wire_pri10_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_20_ch_done_we -0.322476 0.521427 -1.004046 0.239864 3.064911 2.106326 -0.747118 4.284501 -0.869379 0.617439 -1.450377 1.875197 -2.008606 0.195694 -0.795089 0.630382 1.135086 -1.836733 2.352072 -1.666499
wb_dma_wb_mast/input_wb_ack_i 1.695302 -5.078249 -2.820038 0.386615 -0.276027 4.828200 -0.271382 1.774709 -1.117437 0.125971 -2.896305 2.529243 -2.493018 1.096816 -0.760198 1.075215 2.921230 -2.064902 -1.054369 2.525196
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_rf/input_dma_rest 2.773196 -3.331719 1.926549 -0.337617 0.276368 0.801790 3.175207 -1.298280 1.642170 2.652280 0.191414 0.382875 -0.853874 -1.199353 -0.253010 2.256416 -1.332627 1.081317 0.910733 0.601664
wb_dma_ch_sel/always_5/stmt_1 -1.892496 1.754999 1.337734 0.262765 3.059639 0.459423 -0.972179 1.066096 0.613766 2.399861 -0.655564 2.643825 -0.047205 -2.677045 2.264083 0.727324 2.570978 -2.345759 -0.490660 -1.910462
wb_dma_ch_sel/always_40/case_1 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma/wire_de_csr 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -3.035638 2.033269 -1.116285 0.729740 0.821223 1.908342 -1.852577 5.338506 -0.227155 2.561162 -3.988191 2.374006 1.201502 1.718324 -1.147061 -0.318240 3.405460 -3.154410 1.087787 -2.184507
wb_dma_ch_sel/always_37/if_1/if_1 1.912103 2.281488 1.233705 -5.202891 -0.469584 0.358585 1.674090 3.122642 0.220320 -0.092652 -3.927738 0.449858 0.783420 -2.953156 -0.131284 1.065221 0.911079 0.181350 3.887786 -3.277508
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_de/always_23/block_1/case_1/block_9/if_2 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_rf/always_10/if_1/if_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/input_ch3_adr0 0.102354 -1.828407 0.527954 -1.596292 -2.095459 0.209776 2.907630 -0.435238 0.529232 0.181322 1.635787 0.856313 0.224876 -1.576575 -0.393483 2.978718 -3.331405 3.219153 2.275600 -1.134491
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_de/wire_de_txsz -1.357629 -0.168186 0.159629 2.664387 4.980217 0.087494 -1.113330 0.234596 1.070971 0.113788 0.979632 -3.403036 -1.505919 -0.362612 -0.101160 -1.382515 3.424648 -2.148667 -0.882437 -3.554704
wb_dma_rf/input_de_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_rf/input_de_adr0 -0.561397 0.453281 -0.803045 -2.292543 -1.918217 2.593793 3.572888 0.831297 1.482456 1.504523 1.755550 -1.405526 -1.138634 -1.554212 3.627729 2.385237 0.230248 1.997597 0.609526 -1.128139
wb_dma_de/always_2/if_1 0.060377 0.364019 1.661359 -2.556505 -1.243473 -0.315539 0.262795 0.440716 1.862028 1.349998 1.645093 -0.132586 1.510936 -1.468280 4.754242 4.274947 -1.910623 1.864005 1.694955 -1.935169
wb_dma_ch_sel/assign_102_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -0.208549 -2.850601 -1.886310 -2.581260 -3.033988 0.249717 -1.399735 3.592561 -0.588859 -1.441751 -2.418350 2.414492 3.394802 1.102119 -0.995852 1.821541 0.860222 -0.719211 4.153254 0.000863
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_wb_mast/assign_4_mast_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.567901 -5.623752 -1.159760 -0.421902 1.342407 3.164287 -1.266214 1.553138 0.796690 -2.046397 0.088268 0.584808 -1.084994 1.036144 1.004033 3.598161 0.352549 -2.635932 1.091243 0.155676
wb_dma_ch_rf/always_2/if_1 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma/input_wb1_err_i 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma_ch_sel/assign_136_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_sel/assign_121_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_sel/assign_4_pri1 -0.511058 0.175154 1.078351 1.165627 3.343208 0.839503 1.224628 0.459296 -1.515385 1.457063 1.385767 2.326807 -2.023390 -2.237113 -3.371820 -0.788435 -0.893709 0.872752 1.072767 -0.926512
wb_dma_de/always_2/if_1/cond -1.295778 -1.119382 0.286189 0.932518 1.186573 -2.369905 -0.532089 -0.451409 1.346702 1.191653 0.817411 2.288448 0.203886 -2.048041 3.879979 4.533462 -1.714624 0.481265 0.942156 -3.175193
wb_dma_ch_rf/reg_ch_csr_r -0.553044 -1.768024 -0.125903 -0.357151 -4.140741 1.190666 0.411952 2.129295 0.694707 1.650620 -2.631667 5.132725 2.277073 -1.068841 -0.876318 2.660816 1.681873 -0.330784 1.248769 -0.577004
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_wb_if/wire_slv_we 2.595870 -0.436864 -1.798880 -4.045059 -2.859249 -0.351229 -3.317076 0.969495 -3.375323 -2.614849 -3.149051 1.332553 0.382149 0.825420 -0.087605 1.569163 -0.969518 0.489449 4.418651 0.039753
wb_dma_de/assign_70_de_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_ch_sel/always_38/case_1/stmt_4 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/reg_ch_sel_r 1.912103 2.281488 1.233705 -5.202891 -0.469584 0.358585 1.674090 3.122642 0.220320 -0.092652 -3.927738 0.449858 0.783420 -2.953156 -0.131284 1.065221 0.911079 0.181350 3.887786 -3.277508
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.887469 1.719712 0.778662 2.307651 2.098917 -1.632050 -0.474870 1.199166 3.083574 -0.789018 -1.068216 -0.103684 -1.665121 -0.809437 2.998684 1.389461 2.517190 -3.599592 -0.402963 -4.718602
wb_dma_ch_sel/always_38/case_1/stmt_3 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/always_38/case_1/stmt_2 0.874346 -2.206345 1.636012 0.587246 3.762278 2.656316 -0.907155 -0.127855 -1.279450 0.557679 0.408170 2.180906 -1.935711 -1.269792 -2.720805 -0.214590 0.801139 -1.515666 -0.317906 0.675293
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_pri_enc/wire_pri30_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/reg_ch_sel_d 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_rf/assign_14_ch_adr0_we 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_rf/wire_ch1_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_inc30r/always_1/stmt_1/expr_1 1.284392 -0.296180 5.472211 1.151120 0.172343 -1.112836 -4.830003 -0.836305 1.971110 0.384641 4.259241 -0.170479 3.261452 0.256837 0.847820 2.565529 -0.681751 1.215269 0.715179 -1.132868
wb_dma_rf/wire_pause_req 0.847207 3.430563 -0.463196 -0.861268 0.347940 -0.171477 4.347640 1.806882 -0.019912 2.035514 -2.392534 3.161115 -3.344980 -2.257914 1.055962 -0.607409 -0.500389 -0.848944 1.567340 0.837149
wb_dma_ch_sel/assign_95_valid -1.173932 2.173163 -3.353174 0.478178 1.301721 1.204742 -4.918967 4.204390 -0.870141 1.127925 -0.258126 0.600096 0.527953 1.416846 5.146775 2.294274 3.459703 -0.732394 1.120825 -1.779944
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.928296 -0.761427 1.872684 0.769979 1.023570 1.782252 -0.376613 0.711876 -0.745139 -0.399682 1.588979 -0.159507 -1.195867 -0.192676 -4.837025 0.875904 -0.662813 2.523826 1.762917 -3.156378
wb_dma_ch_rf/reg_ch_stop 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_146_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/input_dma_abort 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/input_adr1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/input_adr0 0.456480 0.122471 0.794105 -2.539361 -3.219018 0.805229 1.097664 -0.215237 1.863894 -2.813222 1.511263 0.308035 -0.625672 -0.409271 3.097674 4.084944 -1.941775 1.421403 1.497522 -0.436576
wb_dma_ch_arb/reg_next_state 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_wb_mast/input_wb_err_i 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_wb_if/wire_wbs_data_o -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma_de/assign_73_dma_busy 2.151249 2.842084 1.420337 -1.757288 1.087675 -0.625420 5.083587 -0.326209 0.828139 -0.729938 0.527533 -2.060373 -3.872802 -4.614029 -0.455857 -1.854388 1.319039 0.390898 2.075031 -2.519476
wb_dma_de/always_22/if_1 -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_rf/wire_ch2_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_de/input_de_start -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_pri_enc_sub/always_3/if_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -1.502677 1.124642 -0.363369 1.883563 2.786279 -1.043468 0.704681 1.153742 0.705103 0.572376 2.856588 -1.773160 -1.026562 0.129173 1.396610 -1.756181 -0.198744 -1.135163 0.683683 0.110012
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma_ch_rf/always_25/if_1/if_1 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_ch_sel/assign_98_valid/expr_1 -1.052018 2.757268 -1.544464 0.093030 -3.008039 -0.110448 -2.961810 3.074951 0.687624 -1.652802 0.107719 -0.128272 0.731889 1.430384 2.839117 3.169790 1.446849 1.223653 2.020826 -4.076094
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 -2.396567 0.541578 -1.123099 0.339835 -2.249597 0.500814 -0.024236 3.691111 0.354267 1.324035 -3.056326 3.521096 2.306966 -0.404232 -1.568853 1.062953 2.589437 -0.674449 1.275756 -2.649029
wb_dma_ch_sel/reg_pointer 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_wb_if/input_wb_err_i 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/input_de_csr 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_5/if_1/block_1/if_1 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/input_de_adr0_we -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_sel/assign_161_req_p1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 -0.553044 -1.768024 -0.125903 -0.357151 -4.140741 1.190666 0.411952 2.129295 0.694707 1.650620 -2.631667 5.132725 2.277073 -1.068841 -0.876318 2.660816 1.681873 -0.330784 1.248769 -0.577004
wb_dma_ch_sel/assign_129_req_p0 -2.684152 0.477163 -2.844723 3.147966 2.525355 -0.358541 -1.111187 4.478214 -0.958095 0.202125 1.456229 -0.950497 0.484233 3.164350 -2.918822 -1.557640 -0.568545 0.032033 3.112206 -1.665387
wb_dma_de/wire_de_ack 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_arb 0.312947 1.623703 -0.994235 -1.320053 -0.601606 0.419801 -1.231567 3.908163 -1.599174 -1.181802 -3.646996 1.415508 0.256727 1.295851 -3.598201 1.620946 -0.887172 1.703164 3.224335 -4.111989
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_pri_enc_sub/always_3/if_1/cond -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.928296 -0.761427 1.872684 0.769979 1.023570 1.782252 -0.376613 0.711876 -0.745139 -0.399682 1.588979 -0.159507 -1.195867 -0.192676 -4.837025 0.875904 -0.662813 2.523826 1.762917 -3.156378
wb_dma/wire_de_txsz_we -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
wb_dma_ch_pri_enc/wire_pri16_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_rf/always_11/if_1/if_1/cond -2.825953 0.995595 -1.340183 1.961813 2.071318 -0.166575 0.309554 3.310187 -2.072900 0.865144 1.684663 3.056746 -0.718427 -0.662433 -3.142130 -0.900338 -1.500202 0.766034 3.358521 -1.297049
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_pri_enc/wire_pri7_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_6/stmt_1/expr_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_wb_if/wire_mast_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.008237 0.511353 2.032448 0.829789 2.769394 2.267257 -2.558555 0.781251 0.421666 -1.418724 0.394940 -2.712203 -1.675249 0.297933 -2.037833 -0.672480 3.685422 -1.337364 -0.315054 -3.336084
wb_dma_wb_if/input_wb_cyc_i -4.046684 -5.705805 -4.002415 1.276701 2.017002 -2.048856 0.941888 0.444974 0.671088 -3.476720 -0.104848 0.461774 2.344070 1.440710 -1.045937 0.638810 -1.306860 -4.390215 2.464431 1.371475
wb_dma_ch_sel/assign_97_valid -1.379022 2.012237 -3.180376 2.338973 -0.686472 0.044258 -3.922205 4.002011 0.885878 1.090144 0.988142 -0.162232 0.157284 2.891718 5.802480 3.092158 2.227907 -0.355708 1.405388 -2.031741
wb_dma/wire_mast0_drdy -0.990229 -1.175689 -3.750890 -0.007515 0.974506 4.776573 1.301775 0.373691 -0.857943 3.210757 0.894955 0.593026 -1.231558 -1.454294 1.509568 1.705735 4.376536 1.350258 -1.496815 0.286290
wb_dma_ch_pri_enc/wire_pri8_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_if/wire_pt_sel_o -2.911556 -4.164700 0.336104 1.231808 2.899736 0.381253 -1.377960 -0.213416 -0.325578 2.120902 1.042349 1.781353 4.295301 1.510712 -4.001665 0.371066 -1.874729 -2.683321 1.960031 2.424811
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_pri_enc/wire_pri22_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_sel/assign_143_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/assign_135_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/wire_gnt_p0_d 1.067482 -1.829742 -0.239812 -0.730066 -1.093660 0.345589 -1.783130 3.059740 -0.211420 -2.204801 -2.887462 -0.284427 0.921737 2.642110 -3.948636 3.004276 -1.625595 1.348526 3.334087 -4.483867
wb_dma_de/assign_20_adr0_cnt_next -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.909144 -2.359025 2.178051 0.688077 1.626104 0.376116 1.583521 -2.085686 0.739031 1.146864 2.643268 0.143672 1.124693 -0.681769 -2.766563 0.542177 -2.013705 0.318886 0.098487 1.117658
wb_dma_ch_sel/assign_153_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_de/assign_82_rd_ack/expr_1 -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.322476 0.521427 -1.004046 0.239864 3.064911 2.106326 -0.747118 4.284501 -0.869379 0.617439 -1.450377 1.875197 -2.008606 0.195694 -0.795089 0.630382 1.135086 -1.836733 2.352072 -1.666499
wb_dma_de/reg_de_csr_we 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma/wire_wb0_ack_o -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_ch_sel/always_9/stmt_1/expr_1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_pri_enc/wire_pri23_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_103_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.386967 0.796595 -0.431830 0.280118 2.288760 -0.665261 1.811940 0.450687 2.659871 0.493815 1.627248 -2.307469 -2.641136 -0.866415 5.807150 2.286582 -0.185592 -0.628705 0.081375 -1.686590
wb_dma_rf/wire_ch1_txsz 0.862079 -3.760235 1.995844 -0.021574 3.089130 1.474670 -1.224466 -1.036297 -0.705102 1.326536 1.515431 2.364873 -0.069348 -1.535055 -0.222126 -0.317899 0.164840 -2.451295 -0.397784 3.221839
wb_dma_de/always_23/block_1/stmt_13 0.380469 -3.001510 2.057358 -0.110910 3.410350 -1.571078 -2.024873 -0.608988 2.491067 0.311504 0.464538 -0.325431 0.384574 -2.443028 4.669684 3.363266 1.608736 -3.511410 0.281276 -2.707760
wb_dma_de/always_23/block_1/stmt_14 -1.002883 3.847905 1.604649 -1.833486 0.060840 3.256959 3.319515 3.415950 1.487435 3.729846 1.647218 -4.833858 0.220315 -0.164556 -1.113098 -1.535590 1.973364 2.388993 1.872790 -3.345670
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 -0.160100 1.257849 0.957597 0.575562 2.828335 1.495234 -1.108035 2.222814 -1.544351 0.418603 -0.426730 0.761940 -0.993344 -0.346746 -4.052143 -1.288280 1.172201 -0.106549 1.261474 -2.207352
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_ch_rf/input_ch_sel 3.830136 -2.439361 -0.329281 -2.726844 1.911641 -1.050659 6.078547 0.254989 2.404755 -0.377170 -2.343078 -2.358901 -2.919131 -3.562753 1.546022 0.191652 1.640560 -2.842307 3.924198 -0.901656
wb_dma_ch_sel/always_45/case_1/stmt_2 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_ch_pri_enc/wire_pri4_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/wire_ch_txsz_we 1.008237 0.511353 2.032448 0.829789 2.769394 2.267257 -2.558555 0.781251 0.421666 -1.418724 0.394940 -2.712203 -1.675249 0.297933 -2.037833 -0.672480 3.685422 -1.337364 -0.315054 -3.336084
wb_dma_de/assign_70_de_adr1/expr_1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_ch_sel/assign_116_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.923837 -0.718107 0.906877 -0.352576 0.351087 1.923381 -2.376277 -0.592232 0.885734 -1.819091 1.154209 1.696119 -3.020632 -1.169734 4.805596 3.794464 1.552250 -1.766264 -0.363105 -0.147070
wb_dma_ch_rf/always_22/if_1/if_1/cond -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_wb_mast/wire_wb_addr_o -2.304105 -1.740759 -1.649442 3.119378 -1.182450 -1.677101 -0.915426 0.625644 0.371863 -1.166567 3.729518 -0.515932 1.372004 2.003228 -0.720886 0.853909 -2.121179 1.487398 1.635679 -0.734814
wb_dma_ch_rf/reg_ch_csr_r2 -2.825953 0.995595 -1.340183 1.961813 2.071318 -0.166575 0.309554 3.310187 -2.072900 0.865144 1.684663 3.056746 -0.718427 -0.662433 -3.142130 -0.900338 -1.500202 0.766034 3.358521 -1.297049
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_ch_sel/assign_11_pri3 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_de -0.980110 3.110543 -1.734767 -0.615569 -1.300009 0.222713 0.146133 4.359973 -0.177125 1.006610 -4.080481 2.008993 0.123092 0.094123 0.078433 0.149965 2.298704 -1.395477 1.998548 -2.263752
wb_dma_wb_slv/wire_wb_data_o -2.145876 -1.774329 0.277021 0.772489 -2.424565 -1.986186 2.563382 -1.441330 0.623637 -0.235494 6.519445 0.029848 1.906015 -1.434886 -0.699705 -1.180969 -1.721501 2.001905 3.122018 1.993280
wb_dma_inc30r/always_1/stmt_1 -0.067502 -2.651879 4.458782 1.167843 0.827210 -1.484853 -4.801294 -1.004330 2.035141 -0.886353 4.323753 -0.571733 4.988172 0.393627 -0.472779 2.214717 -0.968368 0.526126 1.264468 -1.013765
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/assign_127_req_p0 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_94_valid -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_pri_enc/wire_pri12_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/always_20/if_1/block_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.310263 0.550872 0.007551 0.746977 2.478084 2.187790 -0.917066 3.683701 -1.940107 0.496916 0.655998 3.655619 -2.319422 -0.499004 -2.413037 0.645181 -0.420353 -0.328576 3.184854 -0.984028
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_wb_if/input_slv_din -2.145876 -1.774329 0.277021 0.772489 -2.424565 -1.986186 2.563382 -1.441330 0.623637 -0.235494 6.519445 0.029848 1.906015 -1.434886 -0.699705 -1.180969 -1.721501 2.001905 3.122018 1.993280
wb_dma_ch_sel/assign_94_valid/expr_1 -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 0.434163 0.792417 0.356041 1.265287 2.881365 1.025565 -0.884437 2.829346 0.563354 0.694621 2.857230 -0.624285 -2.026400 1.267027 2.669490 -1.400383 0.599759 -3.360644 1.286250 2.703376
wb_dma_de/always_21 0.567901 -5.623752 -1.159760 -0.421902 1.342407 3.164287 -1.266214 1.553138 0.796690 -2.046397 0.088268 0.584808 -1.084994 1.036144 1.004033 3.598161 0.352549 -2.635932 1.091243 0.155676
wb_dma_de/always_22 -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_de/always_23 -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_ch_pri_enc/wire_pri1_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/assign_78_mast0_go -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/wire_dma_done 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma_ch_sel/assign_150_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_rf/input_wb_rf_adr 0.809380 2.591917 2.339734 -1.907192 0.061529 -2.618345 -2.007632 1.668602 0.400526 -1.117600 1.943648 1.666090 1.670665 0.252243 3.733211 -2.536676 -1.324427 -5.492053 3.100526 5.876932
wb_dma_wb_if 0.110145 -0.268004 -0.556868 -1.630252 -3.769987 0.219027 -1.634317 0.317468 -1.891079 -2.665830 -2.107034 3.557959 0.544918 -0.119130 -1.263633 0.514501 -0.046957 -0.962040 1.248996 1.247010
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma_ch_pri_enc/wire_pri25_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_mast/reg_mast_cyc -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/input_wb_rf_we 0.186042 0.749498 -0.251702 -2.224141 -2.878253 -0.082418 -5.123648 1.947690 -2.835201 -3.137756 -1.970776 0.974726 2.159741 0.876374 -2.314088 0.324383 1.174732 0.581259 2.822068 -2.950436
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_de/always_6/if_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_wb_slv/always_4/stmt_1 0.482380 -1.040438 -1.359051 0.379076 -3.601186 1.246530 -1.790006 2.200675 1.830015 -1.449629 2.443591 0.865719 0.241177 2.880375 5.275898 0.583607 1.639369 -4.672965 2.429958 5.670169
wb_dma_de/assign_3_ptr_valid 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_wb_mast/input_pt_sel -0.856409 -5.901046 0.245456 2.038841 1.855692 -0.567179 -3.045320 1.459946 -1.008182 2.416471 1.864046 2.300863 3.750828 0.829206 -2.421945 -1.142103 -0.625830 -1.596702 2.066509 2.336354
wb_dma_ch_pri_enc/wire_pri15_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_slv/input_wb_we_i -0.809952 -1.169187 -3.556639 2.710198 0.553941 -0.121592 -1.299451 3.570002 -1.767924 4.760799 2.549605 2.282787 0.239210 2.579329 3.651710 -0.109626 -2.198131 -0.405935 0.336596 4.951499
wb_dma_de/reg_tsz_cnt_is_0_r -1.358988 -0.807660 -0.798247 2.523849 4.473029 0.595141 0.227621 2.037959 0.527737 0.752827 0.569759 -3.013054 -1.136392 1.070695 -2.286742 -1.375388 1.365039 -0.932955 0.587103 -3.006680
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -1.409518 2.826237 3.814203 -2.045276 3.306020 1.871099 -1.163484 2.806582 -1.157639 5.927827 1.298188 -1.181041 2.682452 -0.656006 -1.252403 -2.876196 1.240703 -0.528224 1.202658 0.069388
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/wire_mast1_drdy -1.417595 0.773665 -0.305454 -0.065083 0.859523 0.063223 -0.135911 1.195202 -1.649345 1.551750 0.875450 2.895364 0.475641 -0.759833 -0.289703 -0.588339 -1.425516 0.250310 1.193217 1.583522
wb_dma_ch_rf/wire_ch_csr_we -1.466634 -0.546214 -2.671128 -1.825174 -2.325932 0.015051 -1.755918 4.732679 -1.073644 -1.480101 -2.642992 0.962353 3.166183 2.122876 -1.869096 0.394441 1.254946 -0.554901 4.343698 -1.624926
wb_dma_ch_pri_enc/inst_u9 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_8_ch_csr -1.526098 1.847453 -2.513893 -0.882713 -1.827046 -0.928194 0.948388 4.223896 0.596387 1.518524 -2.865098 0.069661 2.362440 0.819800 0.463398 -0.135592 1.673161 0.133606 2.674311 -2.221497
wb_dma_ch_rf/wire_this_ptr_set 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_pri_enc/inst_u5 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u4 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u7 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u6 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u0 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u3 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u2 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/wire_de_start -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_ch_sel/assign_130_req_p0/expr_1 -2.684152 0.477163 -2.844723 3.147966 2.525355 -0.358541 -1.111187 4.478214 -0.958095 0.202125 1.456229 -0.950497 0.484233 3.164350 -2.918822 -1.557640 -0.568545 0.032033 3.112206 -1.665387
wb_dma_rf/wire_ch_stop 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma/wire_mast0_dout 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_ch_rf/input_de_adr0 -0.561397 0.453281 -0.803045 -2.292543 -1.918217 2.593793 3.572888 0.831297 1.482456 1.504523 1.755550 -1.405526 -1.138634 -1.554212 3.627729 2.385237 0.230248 1.997597 0.609526 -1.128139
wb_dma_ch_rf/input_de_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_wb_if/input_wbs_data_i 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_de/reg_tsz_dec -2.572551 -0.906944 -0.781696 2.960448 4.859431 -0.697142 0.274361 1.384870 0.948172 0.906227 1.602028 -3.470969 -0.254655 0.579615 -1.187552 -2.225124 1.376312 -1.770637 0.342828 -2.423656
wb_dma_ch_sel/input_ch0_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_sel/input_ch0_am1 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma_ch_sel/assign_162_req_p1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.415288 -3.610385 0.661524 1.778201 3.871093 2.209521 -0.303209 0.057535 0.166632 0.103099 0.880134 -1.644247 -1.482839 0.386580 -3.439938 0.320417 0.839676 -0.315207 -0.081865 -2.076030
wb_dma_rf/wire_ch5_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_rf/wire_ch_am1_we -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_2/if_1/if_1/block_1 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_inc30r/wire_out -0.609462 -2.591730 1.778466 -0.386199 -1.603398 -0.709992 -1.102208 0.235015 0.425064 1.452405 2.659487 0.096661 4.483789 -0.116564 -1.570721 2.952952 -2.890503 3.866340 2.076108 -2.161914
wb_dma_ch_pri_enc/reg_pri_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/input_wb0_we_i -0.809952 -1.169187 -3.556639 2.710198 0.553941 -0.121592 -1.299451 3.570002 -1.767924 4.760799 2.549605 2.282787 0.239210 2.579329 3.651710 -0.109626 -2.198131 -0.405935 0.336596 4.951499
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.050013 -2.491667 2.134768 -1.059135 -0.464558 -0.608256 -0.811908 -0.429354 0.846675 2.871403 2.556310 0.554874 3.390344 -1.404005 1.855851 3.924805 -2.663267 2.878437 1.405878 -1.632933
wb_dma_ch_rf/wire_ch_txsz_dewe -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
wb_dma_de/always_22/if_1/stmt_2 -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -2.482284 0.443599 -1.360084 1.981715 1.726172 -0.064795 0.022647 3.608222 -0.086366 -0.192632 4.151313 0.172492 -0.873316 1.178091 1.106875 -1.620788 -1.188766 -2.040335 3.237700 1.903455
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_ch_sel/assign_149_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma/wire_de_ack 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_wb_mast/always_1/if_1 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_wb_if/wire_wb_cyc_o -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/assign_143_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_wb_mast/wire_mast_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma/wire_slv0_dout 0.877872 0.789023 1.044870 0.275607 -2.784636 1.290610 -2.442718 2.361188 2.440037 -0.644825 3.468146 -0.725747 0.922576 2.406394 4.638970 -0.310664 2.839996 -4.461581 1.800689 4.346280
wb_dma_ch_sel/reg_am1 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma_ch_sel/input_next_ch 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma_de/always_9 -2.572551 -0.906944 -0.781696 2.960448 4.859431 -0.697142 0.274361 1.384870 0.948172 0.906227 1.602028 -3.470969 -0.254655 0.579615 -1.187552 -2.225124 1.376312 -1.770637 0.342828 -2.423656
wb_dma_de/always_8 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_wb_mast/always_1/if_1/cond 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_rf/always_1/case_1/stmt_12 0.456941 -1.382678 2.204183 0.702504 0.574809 1.469036 1.800390 -1.453427 1.875028 0.913217 4.150018 -0.813961 -0.745052 -0.246561 1.491704 0.176129 -1.249172 -0.183531 -0.999305 2.896531
wb_dma_rf/always_1/case_1/stmt_13 0.068453 0.452922 1.702743 0.008839 1.549792 -1.959998 -0.505202 -2.389328 -0.794548 -1.386462 2.344053 1.052589 -1.541073 -1.978398 1.018881 1.066037 -2.930774 0.991400 -0.015627 -0.373949
wb_dma_de/always_3 -2.127910 -1.080395 0.907412 3.845045 0.155421 -2.761040 -3.074708 -0.876575 -0.055985 -0.049491 3.195909 0.571284 2.370144 0.439879 -2.229785 0.737354 -0.878403 1.890435 0.451981 -2.924384
wb_dma_de/always_2 0.060377 0.364019 1.661359 -2.556505 -1.243473 -0.315539 0.262795 0.440716 1.862028 1.349998 1.645093 -0.132586 1.510936 -1.468280 4.754242 4.274947 -1.910623 1.864005 1.694955 -1.935169
wb_dma_de/always_5 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_de/always_4 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_de/always_7 -1.358988 -0.807660 -0.798247 2.523849 4.473029 0.595141 0.227621 2.037959 0.527737 0.752827 0.569759 -3.013054 -1.136392 1.070695 -2.286742 -1.375388 1.365039 -0.932955 0.587103 -3.006680
wb_dma_de/always_6 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_sel/input_ch3_txsz 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_11/if_1 -2.825953 0.995595 -1.340183 1.961813 2.071318 -0.166575 0.309554 3.310187 -2.072900 0.865144 1.684663 3.056746 -0.718427 -0.662433 -3.142130 -0.900338 -1.500202 0.766034 3.358521 -1.297049
wb_dma_ch_sel/assign_147_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/always_45/case_1/cond -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/assign_68_de_txsz -1.357629 -0.168186 0.159629 2.664387 4.980217 0.087494 -1.113330 0.234596 1.070971 0.113788 0.979632 -3.403036 -1.505919 -0.362612 -0.101160 -1.382515 3.424648 -2.148667 -0.882437 -3.554704
wb_dma_de/always_23/block_1/case_1/block_10/if_2 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_rf/always_20/if_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma/input_wb0s_data_i 2.625672 -5.345829 -0.902078 -1.111105 -0.126810 2.918364 1.573434 1.914405 1.219777 -0.716042 -1.946742 -0.316734 -2.069990 2.668101 0.075743 1.945981 -1.454426 -3.177315 1.241658 2.983370
wb_dma_de/reg_dma_done_d 1.430945 0.076515 -0.411546 -0.414797 2.970402 2.388016 -0.459841 2.061810 -0.619712 0.555112 -2.980861 1.733328 -2.861953 -0.369285 0.125364 0.566327 2.040186 -2.483895 0.189526 -0.438424
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_wb_slv/assign_1_rf_sel -1.816284 1.062286 -4.714159 3.324547 -1.335165 -3.094597 4.040557 1.891736 0.060450 -3.018847 1.263466 1.192487 -4.143668 -0.271314 1.752932 -0.570579 -2.854232 0.076059 0.997353 0.365318
wb_dma_ch_rf/assign_23_ch_csr_dewe 1.860480 -4.581948 -1.129308 0.212407 1.916451 3.836776 0.609436 3.607895 0.259824 1.345573 -1.624407 -2.149811 -0.697684 3.953168 -3.334692 0.097683 0.194898 -1.616702 2.452938 0.950016
wb_dma_de/always_4/if_1/if_1/cond -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_sel/assign_376_gnt_p1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/wire_wr_ack -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.415288 -3.610385 0.661524 1.778201 3.871093 2.209521 -0.303209 0.057535 0.166632 0.103099 0.880134 -1.644247 -1.482839 0.386580 -3.439938 0.320417 0.839676 -0.315207 -0.081865 -2.076030
wb_dma_ch_arb/always_1 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_arb/always_2 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma/wire_ch0_txsz 0.480497 -0.512344 0.658917 1.745576 4.248552 1.864647 -2.056786 0.805877 0.632147 -0.257940 0.270005 -2.432591 -2.178212 0.745053 -0.193682 -0.537910 3.235403 -2.447199 -0.876793 -2.043915
wb_dma_de/always_19 -3.252553 -4.525177 -1.863043 1.042658 0.561072 -3.361652 2.152824 0.041471 1.427981 1.585317 -0.746425 2.219125 2.203300 -1.576774 0.859116 3.840092 -3.206570 0.073252 2.619221 -2.981518
wb_dma_de/always_18 -0.522656 -2.778677 -1.545846 4.501142 -2.010701 1.560390 -2.411396 -1.040357 0.973506 -0.828327 3.908832 -0.585236 -0.937839 2.331349 0.455060 2.403493 2.139794 1.072657 -0.986030 -0.576332
wb_dma_de/always_15 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_de/always_14 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/always_11 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/always_13 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma_de/always_12 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 1.216096 1.885214 -1.530474 -1.605292 3.233321 -1.286764 1.010437 2.566067 -0.944706 1.449787 1.410022 0.639866 -1.942973 -1.291540 5.190181 -0.967948 -1.719515 -1.945033 2.716676 3.513587
wb_dma_ch_sel/assign_155_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_pri_enc/wire_pri13_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/reg_read_r 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 0.246825 -2.038098 -0.169933 0.752771 3.115262 3.209888 -1.864684 2.916757 -1.863391 0.009432 -0.609623 2.976728 -1.883277 0.324772 -3.296410 0.795818 0.643114 -1.476786 1.930376 -0.584489
wb_dma/assign_9_slv0_pt_in -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_rf/always_17/if_1/block_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_rf/assign_10_ch_enable/expr_1 -0.748413 -0.993739 -0.062301 -0.617399 -4.092048 0.820387 0.060251 0.774344 0.712009 0.089409 -2.552570 5.339310 1.518310 -2.308668 -0.103202 3.798796 2.104709 0.526077 0.579017 -2.393955
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_pri_enc/wire_pri2_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_11/stmt_1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_rf/wire_ch_adr1_we -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel_checker/input_ch_sel 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_sel/input_ch1_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma/wire_slv0_pt_in -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_rf/always_2/if_1/if_1/cond 2.730262 3.305969 -0.716316 -1.935752 1.201899 1.061441 1.722434 2.282889 -0.932604 0.255821 -2.092574 0.511165 -4.433932 0.535852 2.023325 -0.108536 -1.615649 -0.706639 1.876213 1.516135
wb_dma_pri_enc_sub/reg_pri_out_d 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/always_4/case_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/wire_pri29_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_de/wire_read_hold -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_rf/wire_sw_pointer 1.019941 1.152311 -1.100724 -0.522990 4.395097 -1.326714 -3.228978 0.494914 -2.052992 -1.154527 -3.900424 1.487355 -2.710931 -0.060273 2.041316 1.687603 -0.423953 -1.853783 -0.082396 -2.278981
wb_dma/wire_slv0_din -2.739159 0.293192 -0.210334 -0.697030 -1.099000 1.263958 4.381669 -0.845020 2.813147 -0.536944 3.053594 -0.871047 -0.660062 0.272487 1.762818 -0.180867 0.721087 -0.642911 1.506042 1.736651
wb_dma_ch_rf/input_dma_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_158_req_p1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_17_ch_am1_we -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_ch_rf/assign_7_pointer_s 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_slv/always_5/stmt_1 -2.164682 0.664536 -2.570773 2.538423 -0.462947 -1.325278 -0.776627 2.473277 0.600064 -1.839485 3.851086 0.676100 -1.564337 1.355317 4.065103 0.668314 -1.081644 -1.609802 2.281513 1.074312
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_wb_mast/assign_1 -0.689225 -5.376285 -0.262928 4.070233 1.396904 -1.228333 -4.835453 0.864160 -1.319131 1.673540 2.105747 3.397568 2.943463 2.309508 -2.256891 -0.364011 -0.935528 -1.886785 0.947227 2.694161
wb_dma_ch_sel/input_de_ack 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/reg_valid_sel -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_de/assign_64_tsz_cnt_is_0_d -0.160100 1.257849 0.957597 0.575562 2.828335 1.495234 -1.108035 2.222814 -1.544351 0.418603 -0.426730 0.761940 -0.993344 -0.346746 -4.052143 -1.288280 1.172201 -0.106549 1.261474 -2.207352
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_wb_mast/always_4/stmt_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/assign_375_gnt_p0 1.067482 -1.829742 -0.239812 -0.730066 -1.093660 0.345589 -1.783130 3.059740 -0.211420 -2.204801 -2.887462 -0.284427 0.921737 2.642110 -3.948636 3.004276 -1.625595 1.348526 3.334087 -4.483867
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma/inst_u2 -0.980110 3.110543 -1.734767 -0.615569 -1.300009 0.222713 0.146133 4.359973 -0.177125 1.006610 -4.080481 2.008993 0.123092 0.094123 0.078433 0.149965 2.298704 -1.395477 1.998548 -2.263752
wb_dma/inst_u1 -0.400528 2.810309 -1.186872 -0.954912 0.151906 0.156378 0.615658 3.678320 0.565363 2.167109 -4.090724 0.446638 0.772498 0.042482 0.552852 0.223712 2.271874 -0.644725 1.245009 -2.723031
wb_dma/inst_u0 0.082522 3.474968 -0.675067 -2.252361 -1.564184 -0.778453 -2.630757 1.654854 -0.520538 -0.464492 -2.012574 -0.684738 1.805093 0.491624 2.461198 0.480010 1.472699 0.300851 1.577487 -2.215729
wb_dma/inst_u4 -4.504450 -2.561773 -3.891742 1.351724 2.180181 1.029527 -0.041363 1.672362 -1.446498 -1.098677 -1.786759 3.618894 1.900249 1.917071 -3.320507 1.137676 -1.597651 -3.010852 1.073690 1.785424
wb_dma_ch_rf/assign_2_ch_adr1 0.079292 1.814325 1.983437 2.827777 -1.674318 -0.103379 -4.184726 -0.483312 -1.027438 -3.223045 4.545599 0.250107 -1.173762 1.203843 -2.135291 -0.667921 0.212546 0.644758 0.338741 -0.108255
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_rf/wire_pointer_s 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_sel/always_40/case_1/stmt_1 2.392597 -0.853772 2.740334 0.060176 0.454903 3.141858 -1.563158 1.099178 -0.771440 -0.738585 1.288757 0.783328 -1.839293 0.142593 -4.103940 1.773103 -0.090949 1.663715 1.878436 -2.195589
wb_dma_ch_sel/always_40/case_1/stmt_2 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_sel/always_40/case_1/stmt_3 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_sel/always_40/case_1/stmt_4 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_pri_enc_sub 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/reg_ch_am1_r -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_de/assign_72_dma_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/reg_ptr_adr_low 0.088326 -4.326269 -0.860830 2.806041 -2.185422 2.933494 -0.718878 -1.254330 1.305465 0.447127 3.271390 -0.040324 -0.443103 1.014573 0.365417 2.761223 2.398183 0.901605 -0.782256 0.525130
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_de/reg_state -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_ch_rf/always_26/if_1 1.019941 1.152311 -1.100724 -0.522990 4.395097 -1.326714 -3.228978 0.494914 -2.052992 -1.154527 -3.900424 1.487355 -2.710931 -0.060273 2.041316 1.687603 -0.423953 -1.853783 -0.082396 -2.278981
wb_dma_de/always_23/block_1/case_1/block_5/if_1 -1.259000 1.265954 3.193985 -3.102483 1.611855 3.639350 0.826093 2.413966 -0.925645 5.619984 -0.763124 -0.703202 1.400366 -0.991877 -2.094169 -1.393094 1.402611 -0.157048 0.921811 -0.896788
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_sel/assign_113_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_inc30r/always_1 -0.067502 -2.651879 4.458782 1.167843 0.827210 -1.484853 -4.801294 -1.004330 2.035141 -0.886353 4.323753 -0.571733 4.988172 0.393627 -0.472779 2.214717 -0.968368 0.526126 1.264468 -1.013765
wb_dma_de/always_23/block_1/case_1/cond -1.837081 3.765505 -1.662157 0.887045 0.588120 0.167375 -0.076750 4.586455 -0.567419 2.871264 -4.226875 2.111797 -0.038359 -0.043045 -1.137875 -1.971830 4.212008 -2.827286 1.845803 -2.071035
wb_dma_ch_sel/assign_128_req_p0/expr_1 -2.684152 0.477163 -2.844723 3.147966 2.525355 -0.358541 -1.111187 4.478214 -0.958095 0.202125 1.456229 -0.950497 0.484233 3.164350 -2.918822 -1.557640 -0.568545 0.032033 3.112206 -1.665387
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_de/always_9/stmt_1/expr_1/expr_1 -1.637556 -2.024500 -0.089164 2.461051 4.153556 -0.320332 1.014772 -0.083885 1.012000 1.721195 0.745327 -2.954140 -0.357398 -0.650962 -2.155115 -0.279966 1.113355 0.512044 -0.168089 -4.449114
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 0.136875 -0.044457 -2.091441 0.901834 -2.143493 1.359904 -2.775971 3.272475 -1.362041 -3.817990 0.406425 0.847293 -0.961763 2.984187 -2.449221 1.778246 -0.526419 1.145309 3.090740 -1.890593
wb_dma_ch_sel/assign_148_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma/wire_ndr -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_8/stmt_1/expr_1 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 2.145670 -0.995474 2.072765 -1.518363 -1.016358 3.132580 -1.984658 0.931106 -1.037438 -2.035098 1.154581 1.295427 -1.052839 -0.143273 -2.809753 3.196573 -0.792103 2.410161 2.244431 -2.322238
wb_dma_rf/input_dma_done_all 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_de/assign_66_dma_done 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma/wire_ch4_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/input_ch3_csr 0.595727 -1.412947 -2.392552 -0.468307 3.442216 1.910036 -3.369883 3.775728 0.150651 2.113761 -2.631812 -0.976575 1.214336 2.750328 3.292670 1.787419 2.284551 -2.268445 0.267620 -0.226433
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_de/wire_adr1_cnt_next -1.697818 -2.092235 1.977361 2.116784 1.772207 -2.180004 -2.344756 -0.085422 -0.003518 1.707154 2.635147 -0.146614 3.728376 0.024423 -2.896561 0.177511 -1.530275 1.699666 1.513363 -2.484968
wb_dma/wire_de_adr0 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/reg_adr0_cnt 0.060377 0.364019 1.661359 -2.556505 -1.243473 -0.315539 0.262795 0.440716 1.862028 1.349998 1.645093 -0.132586 1.510936 -1.468280 4.754242 4.274947 -1.910623 1.864005 1.694955 -1.935169
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/wire_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma/wire_am1 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma_ch_sel/assign_137_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/assign_140_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/always_22/if_1/if_1 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_de/assign_69_de_adr0 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_de/wire_mast0_go -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_wb_slv/input_slv_din -2.145876 -1.774329 0.277021 0.772489 -2.424565 -1.986186 2.563382 -1.441330 0.623637 -0.235494 6.519445 0.029848 1.906015 -1.434886 -0.699705 -1.180969 -1.721501 2.001905 3.122018 1.993280
wb_dma_de/always_3/if_1/if_1 -2.127910 -1.080395 0.907412 3.845045 0.155421 -2.761040 -3.074708 -0.876575 -0.055985 -0.049491 3.195909 0.571284 2.370144 0.439879 -2.229785 0.737354 -0.878403 1.890435 0.451981 -2.924384
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_sel/always_47/case_1 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma_ch_sel/assign_152_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_de/reg_de_adr0_we -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_sel/assign_114_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_rf/assign_4_ch_am1 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_de/wire_dma_done_all 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_wb_slv/input_wb_data_i 0.482380 -1.040438 -1.359051 0.379076 -3.601186 1.246530 -1.790006 2.200675 1.830015 -1.449629 2.443591 0.865719 0.241177 2.880375 5.275898 0.583607 1.639369 -4.672965 2.429958 5.670169
wb_dma_de/input_nd -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/assign_126_ch_sel 0.732419 3.720705 -0.701037 -3.347030 -0.406229 -0.873991 1.048087 4.245408 -0.230887 -0.891078 -4.024834 0.323919 0.011997 -1.469774 0.027903 0.451214 0.672502 0.171911 3.741815 -4.038272
wb_dma/wire_mast1_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/wire_ptr_valid 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma/wire_ch_sel 3.830136 -2.439361 -0.329281 -2.726844 1.911641 -1.050659 6.078547 0.254989 2.404755 -0.377170 -2.343078 -2.358901 -2.919131 -3.562753 1.546022 0.191652 1.640560 -2.842307 3.924198 -0.901656
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 2.145670 -0.995474 2.072765 -1.518363 -1.016358 3.132580 -1.984658 0.931106 -1.037438 -2.035098 1.154581 1.295427 -1.052839 -0.143273 -2.809753 3.196573 -0.792103 2.410161 2.244431 -2.322238
wb_dma_de/always_12/stmt_1/expr_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma/wire_dma_req 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_sel/assign_136_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/assign_5_sw_pointer 1.019941 1.152311 -1.100724 -0.522990 4.395097 -1.326714 -3.228978 0.494914 -2.052992 -1.154527 -3.900424 1.487355 -2.710931 -0.060273 2.041316 1.687603 -0.423953 -1.853783 -0.082396 -2.278981
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_ch_sel/assign_97_valid/expr_1 -1.379022 2.012237 -3.180376 2.338973 -0.686472 0.044258 -3.922205 4.002011 0.885878 1.090144 0.988142 -0.162232 0.157284 2.891718 5.802480 3.092158 2.227907 -0.355708 1.405388 -2.031741
wb_dma_de/always_9/stmt_1 -2.572551 -0.906944 -0.781696 2.960448 4.859431 -0.697142 0.274361 1.384870 0.948172 0.906227 1.602028 -3.470969 -0.254655 0.579615 -1.187552 -2.225124 1.376312 -1.770637 0.342828 -2.423656
wb_dma_de/input_pause_req 0.847207 3.430563 -0.463196 -0.861268 0.347940 -0.171477 4.347640 1.806882 -0.019912 2.035514 -2.392534 3.161115 -3.344980 -2.257914 1.055962 -0.607409 -0.500389 -0.848944 1.567340 0.837149
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_de/wire_dma_busy 2.151249 2.842084 1.420337 -1.757288 1.087675 -0.625420 5.083587 -0.326209 0.828139 -0.729938 0.527533 -2.060373 -3.872802 -4.614029 -0.455857 -1.854388 1.319039 0.390898 2.075031 -2.519476
wb_dma_ch_sel/always_37/if_1/if_1/cond 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_pri_enc/always_2/if_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/always_6/if_1/stmt_1 -0.645428 1.042894 1.907807 2.261240 3.275949 0.466087 -1.058100 0.152569 1.278690 -0.720415 1.509389 -4.178647 -1.101929 -0.714212 -2.313106 -2.486419 4.366555 -1.278025 -0.527113 -4.291336
wb_dma_ch_rf/input_de_txsz_we -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_wb_if/input_wb_addr_i -0.685157 -0.163041 -0.659676 -1.401728 -1.035397 -2.873626 -1.316112 2.208187 -1.260103 -2.756345 0.871224 4.751779 0.882789 -1.024857 4.618433 -2.272379 -2.320924 -4.627416 1.551162 6.504323
wb_dma_ch_sel/always_7/stmt_1 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 -0.748413 -0.993739 -0.062301 -0.617399 -4.092048 0.820387 0.060251 0.774344 0.712009 0.089409 -2.552570 5.339310 1.518310 -2.308668 -0.103202 3.798796 2.104709 0.526077 0.579017 -2.393955
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 0.955788 -3.502927 -0.929565 -0.136956 2.325931 3.475602 0.185287 3.230221 -1.314646 2.387343 -1.815620 1.403495 -0.120412 2.207461 -3.355446 -0.682527 -0.171971 -1.816528 1.793053 2.742198
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_rf/always_4/if_1/block_1 1.518006 -1.979024 2.563317 -0.325715 -0.813996 2.130344 1.588212 -3.265808 1.333671 0.399987 4.866053 -1.513412 -0.479437 -0.931118 1.121686 0.678511 -1.304571 1.779848 -0.542199 2.073243
wb_dma_de/reg_dma_abort_r 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/input_ch2_txsz 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/input_ch5_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_sel/assign_150_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_sel/assign_155_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/always_43/case_1/stmt_4 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_sel/always_43/case_1/stmt_3 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_sel/always_43/case_1/stmt_2 0.862079 -3.760235 1.995844 -0.021574 3.089130 1.474670 -1.224466 -1.036297 -0.705102 1.326536 1.515431 2.364873 -0.069348 -1.535055 -0.222126 -0.317899 0.164840 -2.451295 -0.397784 3.221839
wb_dma_ch_sel/always_43/case_1/stmt_1 0.480497 -0.512344 0.658917 1.745576 4.248552 1.864647 -2.056786 0.805877 0.632147 -0.257940 0.270005 -2.432591 -2.178212 0.745053 -0.193682 -0.537910 3.235403 -2.447199 -0.876793 -2.043915
wb_dma_de/always_19/stmt_1/expr_1 -3.252553 -4.525177 -1.863043 1.042658 0.561072 -3.361652 2.152824 0.041471 1.427981 1.585317 -0.746425 2.219125 2.203300 -1.576774 0.859116 3.840092 -3.206570 0.073252 2.619221 -2.981518
wb_dma_ch_rf/wire_ch_err_we 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 0.229295 1.722740 0.492437 -0.106516 -0.780106 -2.342746 4.444726 -0.518980 0.369924 0.777034 2.441525 -0.026559 -1.293369 -2.806308 -0.105246 -1.103330 -2.437214 2.019701 2.453813 -0.021344
wb_dma_rf/wire_ch1_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.459525 4.013268 -0.544846 1.583256 -2.620827 3.494941 -0.948475 4.576095 -1.070551 5.328455 0.124627 0.432633 -2.059430 4.155195 0.172391 -0.446395 1.612833 2.225340 1.013224 2.650973
assert_wb_dma_wb_if/input_pt_sel_i -0.909144 -2.359025 2.178051 0.688077 1.626104 0.376116 1.583521 -2.085686 0.739031 1.146864 2.643268 0.143672 1.124693 -0.681769 -2.766563 0.542177 -2.013705 0.318886 0.098487 1.117658
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -2.889290 -2.106687 -2.843601 -0.342684 0.796242 -0.841989 2.522959 4.108912 0.871858 0.200764 0.358497 -0.183158 1.794791 0.812487 -0.257206 0.986821 -2.871431 -0.275389 4.876932 -1.018742
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_rf/input_paused -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma/wire_mast0_adr -0.522656 -2.778677 -1.545846 4.501142 -2.010701 1.560390 -2.411396 -1.040357 0.973506 -0.828327 3.908832 -0.585236 -0.937839 2.331349 0.455060 2.403493 2.139794 1.072657 -0.986030 -0.576332
wb_dma_ch_pri_enc/inst_u8 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_148_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -1.502677 1.124642 -0.363369 1.883563 2.786279 -1.043468 0.704681 1.153742 0.705103 0.572376 2.856588 -1.773160 -1.026562 0.129173 1.396610 -1.756181 -0.198744 -1.135163 0.683683 0.110012
wb_dma_ch_arb/always_2/block_1 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_ch_sel/always_40/case_1/cond 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_ch_rf/assign_22_ch_err_we 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_rf/wire_pointer 4.533214 1.982157 6.076475 0.093616 -2.007175 3.663402 1.055341 0.871318 2.799069 0.263747 1.231905 -0.286638 -2.280218 1.583167 -2.007582 0.069100 1.077445 -0.835821 0.533943 1.938845
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/wire_pri19_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_5_pri1 -0.511058 0.175154 1.078351 1.165627 3.343208 0.839503 1.224628 0.459296 -1.515385 1.457063 1.385767 2.326807 -2.023390 -2.237113 -3.371820 -0.788435 -0.893709 0.872752 1.072767 -0.926512
wb_dma_rf/inst_u26 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u27 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/always_23/block_1/case_1/block_10 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_de/always_23/block_1/case_1/block_11 0.567901 -5.623752 -1.159760 -0.421902 1.342407 3.164287 -1.266214 1.553138 0.796690 -2.046397 0.088268 0.584808 -1.084994 1.036144 1.004033 3.598161 0.352549 -2.635932 1.091243 0.155676
wb_dma_rf/inst_u22 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u23 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u20 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/assign_86_de_ack 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_rf/inst_u28 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/inst_u29 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/always_1/stmt_1 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.334748 -1.856607 1.417130 2.229431 4.584331 0.326684 0.222065 -0.402464 1.112725 1.152174 2.056743 -3.077989 -0.993569 -0.304749 -1.309415 -1.879414 1.635809 -1.789469 -0.649897 -1.138001
wb_dma_ch_sel/assign_142_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_rf/inst_check_wb_dma_rf 0.149775 0.815784 1.387869 0.313998 1.362512 -1.674844 -2.699739 -2.064533 -1.388852 -2.707073 3.491227 0.512653 -1.869259 -0.985124 1.753752 0.435125 -2.204865 -0.191352 0.306281 0.806819
wb_dma_rf/reg_wb_rf_dout -2.463040 2.430030 2.404990 -0.631217 0.338444 -0.138393 1.209645 -1.414534 1.259811 -0.027104 3.578760 -0.589658 -0.837328 0.197529 2.672592 -0.930052 -1.277385 -1.286837 -0.230183 2.694657
wb_dma/input_dma_req_i 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_de/input_am1 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma_de/input_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_sel/reg_next_start -1.892496 1.754999 1.337734 0.262765 3.059639 0.459423 -0.972179 1.066096 0.613766 2.399861 -0.655564 2.643825 -0.047205 -2.677045 2.264083 0.727324 2.570978 -2.345759 -0.490660 -1.910462
wb_dma_ch_sel/input_ch4_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_sel/assign_107_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma/wire_next_ch 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma_rf/wire_ch2_txsz 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_ch_rf/wire_ch_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_rf/wire_ch_am1 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma/wire_ch6_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/input_csr 0.594741 -3.001600 -0.566863 -1.814530 0.187644 2.646821 0.217104 5.191288 0.222419 2.862311 -1.340956 1.383062 2.328295 2.752795 -0.090261 0.158022 -1.097217 -3.012198 3.640222 4.223838
wb_dma_de/reg_read -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma/input_wb1_cyc_i -0.909144 -2.359025 2.178051 0.688077 1.626104 0.376116 1.583521 -2.085686 0.739031 1.146864 2.643268 0.143672 1.124693 -0.681769 -2.766563 0.542177 -2.013705 0.318886 0.098487 1.117658
wb_dma_ch_rf/wire_ch_adr0_we 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_sel/assign_140_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_rf/wire_ch3_txsz 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_rf/input_wb_rf_din 0.877872 0.789023 1.044870 0.275607 -2.784636 1.290610 -2.442718 2.361188 2.440037 -0.644825 3.468146 -0.725747 0.922576 2.406394 4.638970 -0.310664 2.839996 -4.461581 1.800689 4.346280
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_pri_enc_sub/reg_pri_out_d1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_rf/always_19/if_1/block_1 -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_ch_rf/always_2 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_ch_rf/always_1 0.386967 0.796595 -0.431830 0.280118 2.288760 -0.665261 1.811940 0.450687 2.659871 0.493815 1.627248 -2.307469 -2.641136 -0.866415 5.807150 2.286582 -0.185592 -0.628705 0.081375 -1.686590
wb_dma_de/input_mast0_drdy -0.990229 -1.175689 -3.750890 -0.007515 0.974506 4.776573 1.301775 0.373691 -0.857943 3.210757 0.894955 0.593026 -1.231558 -1.454294 1.509568 1.705735 4.376536 1.350258 -1.496815 0.286290
wb_dma_ch_rf/always_6 -0.553044 -1.768024 -0.125903 -0.357151 -4.140741 1.190666 0.411952 2.129295 0.694707 1.650620 -2.631667 5.132725 2.277073 -1.068841 -0.876318 2.660816 1.681873 -0.330784 1.248769 -0.577004
wb_dma_ch_rf/always_5 1.672733 -2.475949 1.244934 0.038226 0.120221 1.185015 0.002544 -2.808125 -0.298907 -0.861404 3.468341 -1.358727 -1.180497 -0.362668 -0.559121 0.786777 -1.724427 2.033518 -0.023549 0.686223
wb_dma_ch_rf/always_4 1.518006 -1.979024 2.563317 -0.325715 -0.813996 2.130344 1.588212 -3.265808 1.333671 0.399987 4.866053 -1.513412 -0.479437 -0.931118 1.121686 0.678511 -1.304571 1.779848 -0.542199 2.073243
wb_dma_ch_rf/always_9 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_rf/always_8 0.186080 2.682953 0.503240 0.030542 1.583968 -2.556008 4.599831 0.112089 0.942745 1.570157 1.891065 -2.919599 -1.322803 -2.615660 -0.068742 -2.351967 -0.913512 1.674307 1.871149 -1.824797
assert_wb_dma_rf/input_wb_rf_dout 0.149775 0.815784 1.387869 0.313998 1.362512 -1.674844 -2.699739 -2.064533 -1.388852 -2.707073 3.491227 0.512653 -1.869259 -0.985124 1.753752 0.435125 -2.204865 -0.191352 0.306281 0.806819
wb_dma/wire_wb1_addr_o -2.096737 -3.074417 -0.937813 1.258366 -0.082658 -0.940967 0.773363 1.156963 0.454446 0.239676 2.772647 -0.551837 2.626620 1.162570 -2.022341 0.388095 -2.777094 1.285432 2.696553 -0.092343
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_wb_slv/always_5/stmt_1/expr_1 -2.164682 0.664536 -2.570773 2.538423 -0.462947 -1.325278 -0.776627 2.473277 0.600064 -1.839485 3.851086 0.676100 -1.564337 1.355317 4.065103 0.668314 -1.081644 -1.609802 2.281513 1.074312
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.595870 -0.436864 -1.798880 -4.045059 -2.859249 -0.351229 -3.317076 0.969495 -3.375323 -2.614849 -3.149051 1.332553 0.382149 0.825420 -0.087605 1.569163 -0.969518 0.489449 4.418651 0.039753
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -2.471700 0.788093 -2.781198 2.064035 0.140687 -1.811228 -1.599611 2.045054 -1.936794 -0.849506 3.051539 4.577331 -0.809166 -0.021780 2.721467 0.091319 -2.204113 -1.198106 2.125651 2.964308
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_wb_slv/reg_slv_dout 0.482380 -1.040438 -1.359051 0.379076 -3.601186 1.246530 -1.790006 2.200675 1.830015 -1.449629 2.443591 0.865719 0.241177 2.880375 5.275898 0.583607 1.639369 -4.672965 2.429958 5.670169
wb_dma_ch_pri_enc/always_2 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/always_4 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/inst_u3 0.110145 -0.268004 -0.556868 -1.630252 -3.769987 0.219027 -1.634317 0.317468 -1.891079 -2.665830 -2.107034 3.557959 0.544918 -0.119130 -1.263633 0.514501 -0.046957 -0.962040 1.248996 1.247010
wb_dma_wb_slv/always_1/stmt_1 -0.035310 1.126229 0.999048 -1.794895 -1.140771 -2.521127 -2.095519 1.515392 -0.147141 -1.361700 1.579642 3.842045 1.757634 -0.145463 4.146989 -1.392086 -1.646162 -5.605545 3.902038 6.409276
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_rf/wire_ch0_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_rf/wire_ch0_am1 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma_wb_mast/wire_mast_drdy -1.858426 -2.209514 -3.840718 1.013734 -1.064095 6.736343 -0.711430 1.972284 -1.317714 2.415052 0.849419 2.482994 -0.553845 0.377612 -0.292956 2.149300 4.664306 1.214875 -0.556889 0.662155
wb_dma_wb_if/wire_mast_pt_out -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_ch_sel/assign_95_valid/expr_1 -1.173932 2.173163 -3.353174 0.478178 1.301721 1.204742 -4.918967 4.204390 -0.870141 1.127925 -0.258126 0.600096 0.527953 1.416846 5.146775 2.294274 3.459703 -0.732394 1.120825 -1.779944
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 0.136875 -0.044457 -2.091441 0.901834 -2.143493 1.359904 -2.775971 3.272475 -1.362041 -3.817990 0.406425 0.847293 -0.961763 2.984187 -2.449221 1.778246 -0.526419 1.145309 3.090740 -1.890593
wb_dma/constraint_slv0_din -0.058893 1.757448 0.216266 1.516113 0.412351 -0.905464 1.710004 -1.565666 0.827700 1.450946 3.161747 1.316776 -3.662264 -2.084090 4.655833 0.292718 -0.532603 -1.168901 0.751506 1.749482
wb_dma_de/always_4/if_1/if_1 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_rf/always_2 1.191119 3.591431 -0.314079 -0.333668 0.275344 2.048224 2.153731 2.083146 0.017718 2.267335 -1.929552 3.141685 -4.291090 0.718538 2.737765 0.525944 -1.001096 -1.616790 0.546727 2.690032
wb_dma_rf/inst_u24 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/always_1 -2.463040 2.430030 2.404990 -0.631217 0.338444 -0.138393 1.209645 -1.414534 1.259811 -0.027104 3.578760 -0.589658 -0.837328 0.197529 2.672592 -0.930052 -1.277385 -1.286837 -0.230183 2.694657
wb_dma_ch_sel/always_38 -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_ch_sel/always_39 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/always_37 1.912103 2.281488 1.233705 -5.202891 -0.469584 0.358585 1.674090 3.122642 0.220320 -0.092652 -3.927738 0.449858 0.783420 -2.953156 -0.131284 1.065221 0.911079 0.181350 3.887786 -3.277508
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -2.065300 1.041280 2.920421 -2.221779 1.611095 1.616045 -1.405658 4.267999 -0.486363 4.207458 0.827908 -0.570306 4.962485 -0.029017 -2.712439 -1.966750 0.761711 -0.476442 3.059164 -0.770985
wb_dma_ch_sel/assign_10_pri3 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_rf/inst_u21 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_rf/wire_ch3_adr0 0.102354 -1.828407 0.527954 -1.596292 -2.095459 0.209776 2.907630 -0.435238 0.529232 0.181322 1.635787 0.856313 0.224876 -1.576575 -0.393483 2.978718 -3.331405 3.219153 2.275600 -1.134491
wb_dma_ch_rf/input_dma_busy 0.186080 2.682953 0.503240 0.030542 1.583968 -2.556008 4.599831 0.112089 0.942745 1.570157 1.891065 -2.919599 -1.322803 -2.615660 -0.068742 -2.351967 -0.913512 1.674307 1.871149 -1.824797
wb_dma_ch_sel/assign_134_req_p0 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma/wire_wb0m_data_o -2.145876 -1.774329 0.277021 0.772489 -2.424565 -1.986186 2.563382 -1.441330 0.623637 -0.235494 6.519445 0.029848 1.906015 -1.434886 -0.699705 -1.180969 -1.721501 2.001905 3.122018 1.993280
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_ch_rf/always_6/if_1 -0.553044 -1.768024 -0.125903 -0.357151 -4.140741 1.190666 0.411952 2.129295 0.694707 1.650620 -2.631667 5.132725 2.277073 -1.068841 -0.876318 2.660816 1.681873 -0.330784 1.248769 -0.577004
wb_dma -0.268497 1.154728 -1.028311 -0.701216 -0.820803 -0.653971 -0.677170 0.505511 -0.060323 0.024709 -2.983752 -0.666333 1.386173 0.845421 0.192465 -0.768730 1.506554 -0.684168 -0.844094 -0.553135
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 -0.160100 1.257849 0.957597 0.575562 2.828335 1.495234 -1.108035 2.222814 -1.544351 0.418603 -0.426730 0.761940 -0.993344 -0.346746 -4.052143 -1.288280 1.172201 -0.106549 1.261474 -2.207352
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
assert_wb_dma_rf/input_wb_rf_adr 0.149775 0.815784 1.387869 0.313998 1.362512 -1.674844 -2.699739 -2.064533 -1.388852 -2.707073 3.491227 0.512653 -1.869259 -0.985124 1.753752 0.435125 -2.204865 -0.191352 0.306281 0.806819
wb_dma_ch_rf/always_6/if_1/if_1 -0.553044 -1.768024 -0.125903 -0.357151 -4.140741 1.190666 0.411952 2.129295 0.694707 1.650620 -2.631667 5.132725 2.277073 -1.068841 -0.876318 2.660816 1.681873 -0.330784 1.248769 -0.577004
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_arb/wire_gnt 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -1.665553 -0.882145 0.411748 2.597324 0.443751 0.128505 1.653636 -0.792457 2.036777 1.977469 2.896714 1.547859 -0.921886 -1.276585 2.571215 0.737774 0.594802 -1.232669 -0.921884 1.114135
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_rf/always_1/case_1/cond -2.463040 2.430030 2.404990 -0.631217 0.338444 -0.138393 1.209645 -1.414534 1.259811 -0.027104 3.578760 -0.589658 -0.837328 0.197529 2.672592 -0.930052 -1.277385 -1.286837 -0.230183 2.694657
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_wb_slv/assign_4/expr_1 -1.441817 -3.369519 -1.745492 1.981071 -3.248664 -1.483552 2.771385 -0.314084 -0.084800 -1.136597 5.248380 1.060698 -0.004002 -1.355307 -0.055756 -1.457060 -1.227787 2.505611 1.046425 2.198135
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 1.595380 -3.327419 1.174761 0.645384 3.000308 3.428126 -1.482494 0.462494 0.003051 -0.582723 0.666752 -0.346492 -2.070288 0.525347 -1.868832 1.312177 1.188525 -1.279603 0.006608 -0.681990
wb_dma_de/always_3/if_1/stmt_1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_sel/assign_104_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_rf/always_9/stmt_1 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_wb_if/input_mast_adr -2.304105 -1.740759 -1.649442 3.119378 -1.182450 -1.677101 -0.915426 0.625644 0.371863 -1.166567 3.729518 -0.515932 1.372004 2.003228 -0.720886 0.853909 -2.121179 1.487398 1.635679 -0.734814
assert_wb_dma_ch_arb/input_req -3.048987 0.913707 -1.699646 2.299810 1.763197 -0.160050 0.245427 4.248240 -0.373268 0.347563 3.571276 0.283471 -0.745655 0.832322 -0.572158 -0.272807 -1.531312 0.330891 4.075003 -1.549071
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_wb_if/input_wbm_data_i 0.482380 -1.040438 -1.359051 0.379076 -3.601186 1.246530 -1.790006 2.200675 1.830015 -1.449629 2.443591 0.865719 0.241177 2.880375 5.275898 0.583607 1.639369 -4.672965 2.429958 5.670169
wb_dma_de/wire_tsz_cnt_is_0_d -0.160100 1.257849 0.957597 0.575562 2.828335 1.495234 -1.108035 2.222814 -1.544351 0.418603 -0.426730 0.761940 -0.993344 -0.346746 -4.052143 -1.288280 1.172201 -0.106549 1.261474 -2.207352
wb_dma/wire_dma_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel_checker/input_ch_sel_r 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_sel/assign_119_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_inc30r/input_in 0.851939 -0.533855 3.312819 -1.807286 -2.686570 -0.081060 -0.991730 -1.129092 0.939737 -0.607591 2.137772 1.392109 1.821458 -1.868008 0.307954 4.953955 -2.247919 4.087329 1.336738 -3.145487
wb_dma_ch_pri_enc/inst_u15 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u14 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u17 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/wire_dma_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_pri_enc/inst_u11 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u10 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u13 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u12 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u19 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u18 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_110_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_rf/inst_u30 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.923837 -0.718107 0.906877 -0.352576 0.351087 1.923381 -2.376277 -0.592232 0.885734 -1.819091 1.154209 1.696119 -3.020632 -1.169734 4.805596 3.794464 1.552250 -1.766264 -0.363105 -0.147070
wb_dma/wire_pointer3 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_pri_enc/wire_pri6_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_rf/assign_6_csr_we 2.730262 3.305969 -0.716316 -1.935752 1.201899 1.061441 1.722434 2.282889 -0.932604 0.255821 -2.092574 0.511165 -4.433932 0.535852 2.023325 -0.108536 -1.615649 -0.706639 1.876213 1.516135
wb_dma_de/assign_82_rd_ack -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_sel/assign_96_valid 2.290643 1.928267 -3.645296 2.585791 -1.046466 -0.998969 -3.133407 3.247027 -0.992514 3.609453 -1.797315 2.701932 -1.825968 2.975923 5.259685 3.447561 0.411746 0.701848 2.148492 0.563817
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_de/reg_next_ch 0.758271 0.069514 0.227203 -1.168381 3.627893 0.951217 -1.106624 1.562664 -0.317369 1.657699 -3.212344 1.589041 -1.105924 -1.253792 1.434483 2.063339 1.148294 -1.481176 0.306396 -2.360806
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.064915 -1.493074 -0.140127 2.343533 4.174382 1.111774 -0.570367 1.633523 0.528561 -0.824414 1.710135 -2.408746 -2.189700 1.474699 -1.029435 -2.069410 1.433043 -3.282853 0.441853 0.366323
assert_wb_dma_ch_arb -3.048987 0.913707 -1.699646 2.299810 1.763197 -0.160050 0.245427 4.248240 -0.373268 0.347563 3.571276 0.283471 -0.745655 0.832322 -0.572158 -0.272807 -1.531312 0.330891 4.075003 -1.549071
wb_dma/wire_csr 0.515891 -1.061446 -1.689883 -1.297773 3.685963 1.449521 1.483953 5.261128 0.717261 4.421860 -1.970363 -1.823924 2.484893 3.366384 0.324700 -1.243959 -1.201723 -1.392051 2.439614 2.576597
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_wb_if/input_mast_din -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_rf/reg_sw_pointer_r 1.019941 1.152311 -1.100724 -0.522990 4.395097 -1.326714 -3.228978 0.494914 -2.052992 -1.154527 -3.900424 1.487355 -2.710931 -0.060273 2.041316 1.687603 -0.423953 -1.853783 -0.082396 -2.278981
wb_dma_ch_sel/assign_142_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_rf 0.082522 3.474968 -0.675067 -2.252361 -1.564184 -0.778453 -2.630757 1.654854 -0.520538 -0.464492 -2.012574 -0.684738 1.805093 0.491624 2.461198 0.480010 1.472699 0.300851 1.577487 -2.215729
wb_dma_de/reg_chunk_cnt -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -2.065300 1.041280 2.920421 -2.221779 1.611095 1.616045 -1.405658 4.267999 -0.486363 4.207458 0.827908 -0.570306 4.962485 -0.029017 -2.712439 -1.966750 0.761711 -0.476442 3.059164 -0.770985
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -2.033386 2.058145 2.094684 -0.531885 1.057524 0.448633 -2.448905 4.823607 -1.102509 3.402920 0.643074 -0.549122 4.589227 1.703729 -3.815075 -2.753093 0.203625 -0.041706 3.021980 -0.977772
wb_dma/input_wb0m_data_i 0.482380 -1.040438 -1.359051 0.379076 -3.601186 1.246530 -1.790006 2.200675 1.830015 -1.449629 2.443591 0.865719 0.241177 2.880375 5.275898 0.583607 1.639369 -4.672965 2.429958 5.670169
wb_dma_de/always_15/stmt_1 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma/wire_ch7_csr 0.348701 -0.206298 -1.031196 -0.921684 0.453768 1.785256 -2.195205 3.344923 0.001709 0.899785 -3.213521 -0.278545 1.554365 2.159743 -0.446893 1.645894 1.734451 -0.301821 0.920869 -2.187721
wb_dma/input_wb0_ack_i 2.188796 -4.533307 -0.494598 0.205108 -0.246633 4.859121 -1.301997 0.571712 -0.052973 1.649502 -2.362121 2.212919 -1.675117 1.294848 -0.720390 2.643743 2.876792 -2.393085 -0.652287 1.781931
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.713796 0.134600 -3.051713 2.392323 -1.289742 -1.440481 -1.126698 2.908456 -0.166335 -1.930935 2.375693 0.487185 0.214333 2.041328 0.562954 0.855179 -1.378777 0.302819 3.051490 -1.135538
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -2.482284 0.443599 -1.360084 1.981715 1.726172 -0.064795 0.022647 3.608222 -0.086366 -0.192632 4.151313 0.172492 -0.873316 1.178091 1.106875 -1.620788 -1.188766 -2.040335 3.237700 1.903455
wb_dma_ch_sel/assign_125_de_start -2.207353 2.821368 -0.289125 1.626237 2.562668 -0.388262 -1.816489 2.040144 0.085484 1.102200 -1.199207 2.897420 -1.053308 -1.372902 2.232780 0.397001 2.726516 -2.648844 -0.287208 -2.368123
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma_ch_sel/input_dma_busy 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_inc30r -0.609462 -2.591730 1.778466 -0.386199 -1.603398 -0.709992 -1.102208 0.235015 0.425064 1.452405 2.659487 0.096661 4.483789 -0.116564 -1.570721 2.952952 -2.890503 3.866340 2.076108 -2.161914
wb_dma_ch_sel/always_45/case_1 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/assign_117_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 1.135844 -3.626950 0.473091 -0.208079 1.851351 2.186925 -2.774058 -0.359058 1.018631 -2.353811 0.490959 0.871382 -1.826726 -0.464495 3.227985 3.342686 1.801770 -3.391495 -0.430820 -0.102981
wb_dma/wire_ch3_adr0 0.102354 -1.828407 0.527954 -1.596292 -2.095459 0.209776 2.907630 -0.435238 0.529232 0.181322 1.635787 0.856313 0.224876 -1.576575 -0.393483 2.978718 -3.331405 3.219153 2.275600 -1.134491
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_de/always_6/if_1/if_1/cond -2.572551 -0.906944 -0.781696 2.960448 4.859431 -0.697142 0.274361 1.384870 0.948172 0.906227 1.602028 -3.470969 -0.254655 0.579615 -1.187552 -2.225124 1.376312 -1.770637 0.342828 -2.423656
wb_dma/wire_mast1_pt_out -0.516214 -1.960064 -0.310820 2.510633 1.143064 -0.254885 1.488892 -1.473906 -0.460432 -0.812757 3.238839 1.029971 -2.380888 -1.271986 -0.507269 -1.210217 -1.013785 0.130159 -0.966379 1.813712
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_sel/always_48 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_sel/always_43 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_ch_sel/always_42 0.515891 -1.061446 -1.689883 -1.297773 3.685963 1.449521 1.483953 5.261128 0.717261 4.421860 -1.970363 -1.823924 2.484893 3.366384 0.324700 -1.243959 -1.201723 -1.392051 2.439614 2.576597
wb_dma_ch_sel/always_40 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_ch_sel/always_47 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma_ch_sel/always_46 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_sel/always_45 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_ch_sel/always_44 0.456480 0.122471 0.794105 -2.539361 -3.219018 0.805229 1.097664 -0.215237 1.863894 -2.813222 1.511263 0.308035 -0.625672 -0.409271 3.097674 4.084944 -1.941775 1.421403 1.497522 -0.436576
wb_dma_ch_sel/assign_152_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/input_ndnr 0.625175 -2.126866 0.299532 0.804261 1.476880 3.083147 -2.363632 2.840921 -0.766771 -1.198057 -0.027844 -0.663548 -0.741117 1.951807 -4.534350 1.222641 0.881990 0.355010 2.181354 -3.155432
wb_dma_de/always_4/if_1/stmt_1 0.216430 1.603502 0.305392 1.402409 3.666909 2.024530 -0.481057 3.585753 0.123803 0.442834 1.411079 -0.637526 -3.319829 0.439030 -0.292342 0.256712 1.045935 -0.874037 2.176692 -2.510168
wb_dma_wb_if/wire_wb_addr_o -2.304105 -1.740759 -1.649442 3.119378 -1.182450 -1.677101 -0.915426 0.625644 0.371863 -1.166567 3.729518 -0.515932 1.372004 2.003228 -0.720886 0.853909 -2.121179 1.487398 1.635679 -0.734814
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_sel/assign_111_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_wb_slv/assign_2_pt_sel -3.398786 -5.407187 -1.697051 1.195676 2.822127 -1.579282 1.735804 0.185789 -1.183630 0.161048 1.491319 1.245228 3.474033 -0.950934 -4.639589 -3.592940 -0.113191 -2.152677 2.140052 2.838656
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.464575 0.726990 -0.295880 1.124580 2.823329 -0.729460 -2.849546 1.298319 0.786530 -1.080811 -0.947032 -0.842395 -1.439691 0.106150 2.434666 2.392147 1.629930 -1.383495 0.228685 -4.829380
wb_dma_ch_sel/assign_144_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_de/input_pointer 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.567901 -5.623752 -1.159760 -0.421902 1.342407 3.164287 -1.266214 1.553138 0.796690 -2.046397 0.088268 0.584808 -1.084994 1.036144 1.004033 3.598161 0.352549 -2.635932 1.091243 0.155676
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 4.069726 -1.016588 0.899982 -0.310753 0.330141 1.344369 -0.076967 -1.036103 1.591934 -0.056279 -0.804634 1.220851 -4.214836 -0.812591 4.924353 4.091208 0.618296 -1.216133 -0.389908 0.287595
wb_dma_ch_rf/input_wb_rf_adr 6.184702 -0.575136 -1.787928 2.548052 -0.160866 -3.227756 -3.463168 3.376775 -0.617880 1.288758 2.092144 -0.089700 2.010238 -2.959729 1.175117 -0.475981 -0.207447 -1.247480 1.250706 1.761877
wb_dma_ch_sel/input_pointer0 2.392597 -0.853772 2.740334 0.060176 0.454903 3.141858 -1.563158 1.099178 -0.771440 -0.738585 1.288757 0.783328 -1.839293 0.142593 -4.103940 1.773103 -0.090949 1.663715 1.878436 -2.195589
wb_dma_ch_sel/input_pointer1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma_ch_sel/input_pointer2 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_sel/input_pointer3 3.887314 -1.994180 1.449475 -0.990496 0.590491 2.983417 1.833238 -0.028709 0.794790 0.880011 -0.709996 0.457767 -3.401039 -0.152155 0.043696 2.827384 -0.914111 0.601040 0.553608 0.239916
wb_dma_de/reg_chunk_0 -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_sel/assign_151_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/assign_138_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_sel/reg_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma/assign_2_dma_req 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.208588 0.485200 2.130134 -2.049997 -0.825411 2.275831 -1.461431 0.332899 -2.403864 -1.423459 1.065859 3.828872 -0.726312 -1.951977 -2.936385 1.773262 -1.325038 2.303242 1.931103 -0.664416
wb_dma_ch_rf/wire_ch_csr -1.526098 1.847453 -2.513893 -0.882713 -1.827046 -0.928194 0.948388 4.223896 0.596387 1.518524 -2.865098 0.069661 2.362440 0.819800 0.463398 -0.135592 1.673161 0.133606 2.674311 -2.221497
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 0.667031 -3.022686 1.787731 0.550621 -0.505325 -1.447774 -1.971279 -0.916112 1.881345 -0.356461 3.277511 0.051988 2.076720 0.886928 2.772576 3.459006 -3.042937 0.510478 1.358370 0.972483
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_sel/assign_118_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_ch_rf/input_de_adr1_we -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_wb_mast/input_mast_din -0.018579 -4.738624 0.863315 1.541974 1.927328 1.609556 -0.938104 0.868391 0.733517 1.161459 2.305034 -1.832273 1.028161 1.620029 -1.792778 -1.224650 0.937834 -2.408639 0.865781 1.760084
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 2.677027 -1.809669 -1.474979 -3.436657 -3.491790 -1.695153 -2.622239 0.797006 -1.605918 -4.250107 -2.898062 -1.441915 -0.002008 1.322111 0.073328 1.936368 -0.877742 -0.789446 5.429630 -1.733945
wb_dma_de/always_2/if_1/stmt_1 0.456480 0.122471 0.794105 -2.539361 -3.219018 0.805229 1.097664 -0.215237 1.863894 -2.813222 1.511263 0.308035 -0.625672 -0.409271 3.097674 4.084944 -1.941775 1.421403 1.497522 -0.436576
wb_dma_de/assign_65_done/expr_1 -0.017545 0.353639 0.321759 0.969464 4.223528 1.881380 -0.438756 2.388856 -1.111501 1.200009 -0.597574 1.397633 -2.246173 -0.500316 -2.163061 -0.879770 1.226585 -1.646762 0.925108 -0.953638
wb_dma_ch_sel/reg_de_start_r -0.997988 2.195258 -0.857039 0.537594 3.052747 -0.271009 -2.932227 2.422906 -0.727509 0.081261 -1.517663 1.570294 -1.346605 -0.654739 2.242454 1.532705 1.785112 -1.522789 0.726305 -3.483712
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/input_dma_rest 2.773196 -3.331719 1.926549 -0.337617 0.276368 0.801790 3.175207 -1.298280 1.642170 2.652280 0.191414 0.382875 -0.853874 -1.199353 -0.253010 2.256416 -1.332627 1.081317 0.910733 0.601664
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 4.407737 -0.621982 2.939888 0.334353 0.020475 2.808318 1.382565 0.378752 0.308574 1.429682 -0.475875 -0.107741 -3.153901 0.611368 -3.936185 1.353771 -0.675258 2.126005 1.016366 -1.138681
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_de/wire_de_csr 3.051269 -3.715683 1.244422 -0.683267 1.943240 3.261961 0.487994 0.053676 0.766605 0.586121 -1.072456 -0.679222 -1.903090 0.347687 -1.269603 2.383215 0.434057 -0.312103 0.274538 -0.681907
wb_dma_ch_sel/reg_ndnr 0.625175 -2.126866 0.299532 0.804261 1.476880 3.083147 -2.363632 2.840921 -0.766771 -1.198057 -0.027844 -0.663548 -0.741117 1.951807 -4.534350 1.222641 0.881990 0.355010 2.181354 -3.155432
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_sel/reg_txsz 0.255967 1.149324 1.742597 0.896187 2.865986 2.108494 -2.666464 0.691300 -1.223099 -0.476556 0.189007 0.577908 -1.373572 -0.880329 -2.756762 -1.748857 3.472640 -1.612181 -0.459467 -1.328252
wb_dma_rf/always_1/case_1/stmt_10 0.579890 -0.160944 0.613680 0.929863 0.391527 0.053492 -2.696106 -1.089948 -1.250758 -2.888518 4.535465 -0.887906 -1.968681 0.371232 0.468395 -0.507499 -1.031042 -0.343899 0.986578 1.683311
wb_dma_ch_pri_enc/inst_u28 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u29 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/wire_de_adr1 0.111534 -0.580159 1.859082 1.114890 -0.088054 0.268003 -0.090469 -0.400576 -0.384646 -0.077175 2.553783 -0.145066 0.158157 -0.238252 -3.614601 -0.232846 -1.078014 2.137724 0.977455 -1.121973
wb_dma_ch_arb/always_2/block_1/case_1 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_de/always_18/stmt_1/expr_1 -0.522656 -2.778677 -1.545846 4.501142 -2.010701 1.560390 -2.411396 -1.040357 0.973506 -0.828327 3.908832 -0.585236 -0.937839 2.331349 0.455060 2.403493 2.139794 1.072657 -0.986030 -0.576332
wb_dma_ch_arb/always_1/if_1 0.647064 -0.477498 -0.366701 -1.439840 -1.560121 0.792120 -2.053075 2.953686 -1.889863 -1.591853 -3.133825 2.725544 1.044203 1.222184 -4.177866 2.299670 -1.397849 1.528053 3.138579 -2.819690
wb_dma_ch_pri_enc/inst_u20 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u21 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u22 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u23 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u24 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u25 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u26 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_pri_enc/inst_u27 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/wire_dma_busy 2.151249 2.842084 1.420337 -1.757288 1.087675 -0.625420 5.083587 -0.326209 0.828139 -0.729938 0.527533 -2.060373 -3.872802 -4.614029 -0.455857 -1.854388 1.319039 0.390898 2.075031 -2.519476
wb_dma_ch_sel/reg_ack_o 3.113648 -3.571187 1.000281 -0.944822 1.502061 2.190413 -0.745085 -0.504438 1.672611 -0.825825 -1.347599 0.385442 -2.449932 -0.433840 2.945765 3.769040 1.299887 -2.630208 -0.029021 -0.216184
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_rf/reg_csr_r 1.191119 3.591431 -0.314079 -0.333668 0.275344 2.048224 2.153731 2.083146 0.017718 2.267335 -1.929552 3.141685 -4.291090 0.718538 2.737765 0.525944 -1.001096 -1.616790 0.546727 2.690032
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.451830 1.004558 -2.175584 0.532632 0.516813 -0.146008 1.436978 4.516781 0.891833 0.488955 2.644346 0.363513 -0.878951 0.277127 2.998235 1.658735 -1.801539 -0.029202 4.393505 -1.291103
assert_wb_dma_ch_sel 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.574956 1.252783 -1.626308 -0.031390 3.203234 0.385859 -2.130333 2.747281 -0.842522 0.127150 -4.049674 1.867372 -2.456858 0.077023 1.911262 1.961301 1.617944 -2.112245 0.527150 -2.854108
wb_dma_ch_sel/inst_ch2 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_ch_sel/assign_122_valid -0.109242 1.380606 -0.777513 0.322791 2.066782 1.394393 0.008400 4.014349 0.890545 0.308336 0.496361 -0.448850 -2.389732 0.490632 2.081589 1.613635 0.694432 -1.047571 2.661947 -2.418083
wb_dma_rf/wire_dma_abort 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_de/assign_67_dma_done_all/expr_1 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
wb_dma_de/always_4/if_1/cond -0.693376 2.507328 0.309822 1.141412 3.710750 0.931639 0.125620 2.952168 -1.092820 1.470936 0.845570 2.119699 -2.699492 -1.230158 -0.693267 -0.908297 0.425344 -1.006835 1.891920 -0.985750
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.697818 -2.092235 1.977361 2.116784 1.772207 -2.180004 -2.344756 -0.085422 -0.003518 1.707154 2.635147 -0.146614 3.728376 0.024423 -2.896561 0.177511 -1.530275 1.699666 1.513363 -2.484968
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.595870 -0.436864 -1.798880 -4.045059 -2.859249 -0.351229 -3.317076 0.969495 -3.375323 -2.614849 -3.149051 1.332553 0.382149 0.825420 -0.087605 1.569163 -0.969518 0.489449 4.418651 0.039753
assert_wb_dma_ch_arb/input_advance -3.048987 0.913707 -1.699646 2.299810 1.763197 -0.160050 0.245427 4.248240 -0.373268 0.347563 3.571276 0.283471 -0.745655 0.832322 -0.572158 -0.272807 -1.531312 0.330891 4.075003 -1.549071
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.208479 -0.605088 -1.018196 0.016422 -0.889308 0.027061 1.019364 1.095614 1.186268 -0.699639 2.083664 0.956207 -1.532879 -0.299953 3.790223 2.794459 -1.607502 -0.103566 1.938511 0.257875
wb_dma_ch_rf/reg_ch_tot_sz_r -0.645428 1.042894 1.907807 2.261240 3.275949 0.466087 -1.058100 0.152569 1.278690 -0.720415 1.509389 -4.178647 -1.101929 -0.714212 -2.313106 -2.486419 4.366555 -1.278025 -0.527113 -4.291336
wb_dma_ch_rf/wire_ch_adr0 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_ch_rf/wire_ch_adr1 0.079292 1.814325 1.983437 2.827777 -1.674318 -0.103379 -4.184726 -0.483312 -1.027438 -3.223045 4.545599 0.250107 -1.173762 1.203843 -2.135291 -0.667921 0.212546 0.644758 0.338741 -0.108255
wb_dma/wire_ch0_adr0 0.045577 -1.085336 -0.122902 -0.891067 -0.864338 0.462598 0.665582 2.558433 2.652962 2.153871 3.058235 -1.269871 1.402122 1.027066 5.741533 2.767639 -1.388165 -0.283067 2.511024 1.453885
wb_dma/wire_ch0_adr1 -1.502971 0.083666 -1.093315 3.281495 -0.808609 -1.430643 -1.381698 -0.317561 0.054284 -1.942681 4.007005 0.058599 -1.060537 0.966985 0.788792 0.716095 -0.990988 0.957171 0.527409 -0.677238
wb_dma_ch_pri_enc/wire_pri24_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma/input_dma_rest_i 2.773196 -3.331719 1.926549 -0.337617 0.276368 0.801790 3.175207 -1.298280 1.642170 2.652280 0.191414 0.382875 -0.853874 -1.199353 -0.253010 2.256416 -1.332627 1.081317 0.910733 0.601664
wb_dma_inc30r/assign_1_out -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_sel/assign_133_req_p0 -0.029323 2.993620 -2.568029 0.718903 -1.316626 0.653721 -1.455792 3.742000 -0.958788 -4.012560 -0.056053 -1.064928 -2.192588 2.680943 -1.522453 0.282398 0.249750 1.140287 2.715563 -2.989668
wb_dma_ch_rf/always_23 -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_inc30r/reg_out_r -0.067502 -2.651879 4.458782 1.167843 0.827210 -1.484853 -4.801294 -1.004330 2.035141 -0.886353 4.323753 -0.571733 4.988172 0.393627 -0.472779 2.214717 -0.968368 0.526126 1.264468 -1.013765
wb_dma/wire_pointer2 2.082463 -1.841786 1.586763 -0.808835 -0.062396 2.187969 -0.906018 -0.340475 0.283913 -0.594898 1.917799 1.490342 -1.596678 -0.228188 1.951311 1.977732 -0.544072 -1.123072 0.378656 2.510772
wb_dma_ch_rf/always_20 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma/wire_pointer0 2.392597 -0.853772 2.740334 0.060176 0.454903 3.141858 -1.563158 1.099178 -0.771440 -0.738585 1.288757 0.783328 -1.839293 0.142593 -4.103940 1.773103 -0.090949 1.663715 1.878436 -2.195589
wb_dma/wire_pointer1 1.946700 -1.657393 1.208971 -0.064892 1.804971 3.232704 -0.568008 1.606852 -0.140653 -0.438598 1.192453 1.365999 -3.089363 -0.249111 -0.683186 2.652690 -0.280252 -0.131607 1.890311 -0.980878
wb_dma/wire_mast0_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_rf/always_26 1.019941 1.152311 -1.100724 -0.522990 4.395097 -1.326714 -3.228978 0.494914 -2.052992 -1.154527 -3.900424 1.487355 -2.710931 -0.060273 2.041316 1.687603 -0.423953 -1.853783 -0.082396 -2.278981
wb_dma_de/always_23/block_1/case_1/block_5 -1.259000 1.265954 3.193985 -3.102483 1.611855 3.639350 0.826093 2.413966 -0.925645 5.619984 -0.763124 -0.703202 1.400366 -0.991877 -2.094169 -1.393094 1.402611 -0.157048 0.921811 -0.896788
wb_dma_ch_sel/assign_144_req_p0/expr_1 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/wire_ch_am0_we -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma_ch_rf/always_25 -0.938117 0.204597 2.116346 0.464479 2.383224 -3.127288 -1.748355 -2.390849 -0.270392 0.127000 1.994872 0.585313 0.462236 -2.066405 1.608720 1.794788 -2.551865 1.241788 -0.231099 -2.316337
wb_dma/wire_dma_rest 2.773196 -3.331719 1.926549 -0.337617 0.276368 0.801790 3.175207 -1.298280 1.642170 2.652280 0.191414 0.382875 -0.853874 -1.199353 -0.253010 2.256416 -1.332627 1.081317 0.910733 0.601664
wb_dma_wb_mast/input_mast_adr -2.304105 -1.740759 -1.649442 3.119378 -1.182450 -1.677101 -0.915426 0.625644 0.371863 -1.166567 3.729518 -0.515932 1.372004 2.003228 -0.720886 0.853909 -2.121179 1.487398 1.635679 -0.734814
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 2.233938 -1.575480 1.589534 -2.872185 -0.544377 3.678476 -0.938291 0.598968 -0.644799 -1.687072 1.251064 1.553248 -1.506139 -1.001160 -0.091808 4.212039 -1.293671 1.949733 1.994988 -1.212601
wb_dma_ch_sel/always_44/case_1 0.456480 0.122471 0.794105 -2.539361 -3.219018 0.805229 1.097664 -0.215237 1.863894 -2.813222 1.511263 0.308035 -0.625672 -0.409271 3.097674 4.084944 -1.941775 1.421403 1.497522 -0.436576
wb_dma/wire_ch0_am0 -0.890552 -1.306388 0.648686 0.676399 0.117648 0.528931 1.462344 1.673699 1.506869 3.725402 3.828760 -1.413035 2.032028 0.297774 1.198025 0.240567 -1.064063 1.066917 1.711100 0.820765
wb_dma/wire_ch0_am1 -1.287894 -1.145107 1.459258 1.241648 1.738285 -1.571094 -0.915245 -1.022892 0.858949 1.758479 1.695191 0.744640 1.308684 -1.644627 0.962783 2.507419 -0.907386 1.299765 0.139981 -3.025752
wb_dma_ch_rf/always_19/if_1 -0.588317 0.945322 0.894633 1.602162 3.433731 -0.520523 1.124606 -0.147801 1.010550 1.413559 2.606987 -2.262519 -1.348589 -0.726869 0.897077 -1.366084 0.240047 -0.368016 -0.394628 -0.697789
wb_dma_ch_rf/always_20/if_1/block_1/if_1 0.642259 -0.310085 0.360037 -2.515532 -2.683390 0.960350 1.718874 1.446733 2.009535 0.589207 2.108132 -0.739412 0.662739 -0.093849 4.201004 3.390915 -2.016003 1.518854 2.398978 0.254542
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.459525 4.013268 -0.544846 1.583256 -2.620827 3.494941 -0.948475 4.576095 -1.070551 5.328455 0.124627 0.432633 -2.059430 4.155195 0.172391 -0.446395 1.612833 2.225340 1.013224 2.650973
wb_dma_de/always_18/stmt_1/expr_1/expr_1 0.088326 -4.326269 -0.860830 2.806041 -2.185422 2.933494 -0.718878 -1.254330 1.305465 0.447127 3.271390 -0.040324 -0.443103 1.014573 0.365417 2.761223 2.398183 0.901605 -0.782256 0.525130
wb_dma_de/always_3/if_1 -2.127910 -1.080395 0.907412 3.845045 0.155421 -2.761040 -3.074708 -0.876575 -0.055985 -0.049491 3.195909 0.571284 2.370144 0.439879 -2.229785 0.737354 -0.878403 1.890435 0.451981 -2.924384
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_16_ch_adr1_we -0.479439 1.027578 0.560801 3.521373 -1.367911 -0.860369 -2.471694 -0.823577 -0.810205 -2.437492 3.555940 0.549335 -1.355103 0.721130 -2.387067 0.137936 -0.106885 1.964009 0.218491 -1.884112
wb_dma_wb_if/wire_wbm_data_o -2.145876 -1.774329 0.277021 0.772489 -2.424565 -1.986186 2.563382 -1.441330 0.623637 -0.235494 6.519445 0.029848 1.906015 -1.434886 -0.699705 -1.180969 -1.721501 2.001905 3.122018 1.993280
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/always_2/stmt_1/expr_1 -1.777974 0.417062 -1.191189 2.215186 2.176525 0.977505 -0.506628 4.280459 -0.719227 -0.223285 2.512434 0.549043 -1.748901 0.876652 -2.064962 0.685724 -0.866003 0.693543 3.972306 -3.003387
wb_dma_ch_sel/always_48/case_1/stmt_1 1.067482 -1.829742 -0.239812 -0.730066 -1.093660 0.345589 -1.783130 3.059740 -0.211420 -2.204801 -2.887462 -0.284427 0.921737 2.642110 -3.948636 3.004276 -1.625595 1.348526 3.334087 -4.483867
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
assert_wb_dma_ch_arb/input_grant0 -3.048987 0.913707 -1.699646 2.299810 1.763197 -0.160050 0.245427 4.248240 -0.373268 0.347563 3.571276 0.283471 -0.745655 0.832322 -0.572158 -0.272807 -1.531312 0.330891 4.075003 -1.549071
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_pri_enc/wire_pri18_out 1.212791 -0.368141 1.604751 -0.188053 2.405285 2.247453 0.223158 0.679356 -1.289410 0.837682 0.696256 3.431684 -2.700188 -1.943412 -1.417406 0.782542 -0.544315 -0.322215 1.091169 0.552809
wb_dma_ch_sel/assign_156_req_p0 -0.807226 1.971381 -2.057110 1.470294 0.669721 0.462199 -1.420298 3.988526 0.234675 -1.229672 0.657972 0.174758 -2.398799 1.482613 2.156507 1.518903 0.781924 -0.965899 2.478930 -2.391896
wb_dma_ch_rf/reg_ch_err 0.079426 0.428675 -0.676937 -0.568300 0.412765 1.810755 -0.778920 3.502522 -1.215139 -0.042252 -0.371442 3.942788 -1.701964 -0.462017 0.120645 2.269046 -0.587582 -0.382716 3.163907 -0.653751
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.402279 -0.915756 0.789615 1.194055 2.668108 2.099119 0.317437 1.794608 -0.353140 0.039239 2.280992 0.682300 -2.866635 -0.597912 -2.147137 1.545930 -0.837283 1.008438 2.348537 -2.382965
wb_dma_wb_slv/input_wb_addr_i -0.685157 -0.163041 -0.659676 -1.401728 -1.035397 -2.873626 -1.316112 2.208187 -1.260103 -2.756345 0.871224 4.751779 0.882789 -1.024857 4.618433 -2.272379 -2.320924 -4.627416 1.551162 6.504323
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.481494 -0.141157 1.339760 0.568098 1.979976 0.021861 0.867522 -0.790920 -1.166635 1.565440 2.212827 2.589272 -0.700230 -2.145233 -1.103160 -0.984461 -1.451105 0.211119 0.316844 1.801714
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.355282 -0.807517 -0.091834 1.425105 3.730101 2.231660 -0.745286 2.585511 0.309676 0.286912 0.048079 -1.918839 -2.017898 1.425596 -1.659252 -0.120869 1.593547 -1.334582 0.893532 -2.190325
