Source Block: oh/elink/hdl/etx_protocol.v@80:100@HdlStmProcess
     else
       tx_io_wait <= etx_access & ~tx_io_wait & ~tx_burst;//~tx_burst_reg
   
   //Hold transaction while waiting
   //This transaction should be flushed out on wait????
   always @ (posedge clk)
     if(!nreset)
       begin
	  tx_packet[PW-1:0] <= 'b0;
	  tx_access     <= 1'b0;
       end     
     else if(~(etx_wr_wait | etx_rd_wait))
       begin
	  tx_packet[PW-1:0] <= etx_packet[PW-1:0];
	  tx_access         <= tx_enable & etx_access;
       end
   
   //#############################
   //# Burst Detection
   //#############################


Diff Content:
- 88 	  tx_packet[PW-1:0] <= 'b0;
- 89 	  tx_access     <= 1'b0;
- 90        end     
- 94 	  tx_access         <= tx_enable & etx_access;
+ 90 	  tx_access_reg <= 'b0;
+ 90 	  tx_packet[PW-1:0] <= 'b0;	  
+ 90        end
+ 94 	  tx_access_reg     <= tx_enable & etx_access;
+ 95    assign tx_access = tx_access_reg  &
+ 95 		      ~(tx_wr_wait | tx_rd_wait);
+ 95    reg 		 done;
+ 95    wire 	 tx_io_wait;
+ 95    always @ (posedge clk or negedge nreset)
+ 95      if(!nreset)
+ 95        done <= 1'b0;                 
+ 95      else
+ 95        done <= tx_access & ~done;
+ 95    assign tx_io_wait = tx_access & ~done & ~tx_burst;//tx_burst_reg
+ 95    assign adjust     = tx_io_wait_reg & (tx_rd_wait | tx_wr_wait);

Clone Blocks:
