@W: CD434 :"C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl":38:18:38:23|Signal clksec in the sensitivity list is not used in the process
@W: CG296 :"C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl":38:10:38:16|Incomplete sensitivity list - assuming completeness
@W: CG290 :"C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl":45:12:45:17|Referenced variable inxsec is not in sensitivity list
@W: CG290 :"C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl":40:9:40:16|Referenced variable resetsec is not in sensitivity list
@W: CL117 :"C:\Users\RODRIGO\Desktop\2017-1\Arquitectura\Proyectos\pendientes\mult4bit00\sec0101me00.vhdl":40:4:40:7|Latch generated from process for signal E_sig(1 downto 0); possible missing assignment in an if or case statement.
@W: CD276 :"C:\lscc\diamond\3.8_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

