git clone --depth 1 --no-tags https://github.com/akkshatsharmaa/32bit_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329641969
git clone --depth 1 --no-tags https://github.com/skyleaworlder/Mips-CPU31.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325931953
git clone --depth 1 --no-tags https://github.com/IHannibal/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325761839
git clone --depth 1 --no-tags https://github.com/bhargav-s-271100/Advanced-Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326055145
git clone --depth 1 --no-tags https://github.com/metehanertan/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326190636
git clone --depth 1 --no-tags https://github.com/erik-fox/QuestaSimTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327505320
git clone --depth 1 --no-tags https://github.com/SebastianCubides/CONTROL-DE-DESINFECCION-Y-ACCESO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321833979
git clone --depth 1 --no-tags https://github.com/kingkwon/week_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322582203
git clone --depth 1 --no-tags https://github.com/zhoukuscedu/Tic-Tac-Toe-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322088042
git clone --depth 1 --no-tags https://github.com/affanabbasi/G_Skywater130nm_1stTO4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321915930
git clone --depth 1 --no-tags https://github.com/81reap/WISC-SP13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324248917
git clone --depth 1 --no-tags https://github.com/este2897/RISC-V-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328016736
git clone --depth 1 --no-tags https://github.com/leo-Ne/FPGACourseNotes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323622231
git clone --depth 1 --no-tags https://github.com/TechFrnds/Verilog-programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324770695
git clone --depth 1 --no-tags https://github.com/imasavior/26-fianlproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329832203
git clone --depth 1 --no-tags https://github.com/Komalika-minkstas/HardwareModelingInVerilog_codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330349385
git clone --depth 1 --no-tags https://github.com/Qiaodongfpga/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330418134
git clone --depth 1 --no-tags https://github.com/damlasu/FBCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328788906
git clone --depth 1 --no-tags https://github.com/blackbat35/CECS440.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327681752
git clone --depth 1 --no-tags https://github.com/aroshanineshat/LS013B7DH01_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327782811
git clone --depth 1 --no-tags https://github.com/Ahmed-Mohamed7/SPI-Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330268059
git clone --depth 1 --no-tags https://github.com/moontree613/electronic_piano02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322340610
git clone --depth 1 --no-tags https://github.com/mballance/caravel_fwpayload_dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322462376
git clone --depth 1 --no-tags https://github.com/ColinFang1009/SUSTech_CS207_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322191308
git clone --depth 1 --no-tags https://github.com/Ryuta339/ChiselImProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322187587
git clone --depth 1 --no-tags https://github.com/Chen-Line/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321901385
git clone --depth 1 --no-tags https://github.com/hosniadel666/pci-endpiont.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/321902667
git clone --depth 1 --no-tags https://github.com/abhineetaryansharan/dflipflop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323284098
git clone --depth 1 --no-tags https://github.com/AhsanQureshi1997/FPGA-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323523100
git clone --depth 1 --no-tags https://github.com/varunsk00/RISC-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322413131
git clone --depth 1 --no-tags https://github.com/RYANLMJ/uart_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330912224
git clone --depth 1 --no-tags https://github.com/connorlowe90/pacman-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330868928
git clone --depth 1 --no-tags https://github.com/yenmeng/Single-Cycle-RISCV-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331048261
git clone --depth 1 --no-tags https://github.com/shubhpatel9/32-bit-register-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325893809
git clone --depth 1 --no-tags https://github.com/wzygzlm/asic_sfast_abmof.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326484148
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/Floating-point-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326583349
git clone --depth 1 --no-tags https://github.com/Sahil280599/Verilog-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325019823
git clone --depth 1 --no-tags https://github.com/JavierRodriguezM/Proyecto-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325219811
git clone --depth 1 --no-tags https://github.com/animesh-sahu/16x1-mux-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325209309
git clone --depth 1 --no-tags https://github.com/mohamedashraftaha/AutomaticClockGating.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323901531
git clone --depth 1 --no-tags https://github.com/jybai/hierachical_memory_cpu_verilog_impl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326938260
git clone --depth 1 --no-tags https://github.com/mohamr01/8237A-DMA-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327113590
git clone --depth 1 --no-tags https://github.com/akissu/arty-a7-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/326303977
git clone --depth 1 --no-tags https://github.com/hemantjunejaRD/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324170232
git clone --depth 1 --no-tags https://github.com/mohamedashraftaha/RISCV-Processor-Simulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323907175
git clone --depth 1 --no-tags https://github.com/charliekelley21/ECE-3544-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329148181
git clone --depth 1 --no-tags https://github.com/zongnanc/ece385_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330683635
git clone --depth 1 --no-tags https://github.com/bartpleiter/SGBtetrisAI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323327393
git clone --depth 1 --no-tags https://github.com/GerardoVielma/ScrollingDigit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324019400
git clone --depth 1 --no-tags https://github.com/mahmoud791/PCI-Target-device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/323150737
git clone --depth 1 --no-tags https://github.com/Sarthakchandra/ComplexFloatingPoint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324137932
git clone --depth 1 --no-tags https://github.com/kybli/ece385finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322107383
git clone --depth 1 --no-tags https://github.com/scmejia/Ultimate_Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322705879
git clone --depth 1 --no-tags https://github.com/Saiprem98/ECE154A_Lab_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322970415
git clone --depth 1 --no-tags https://github.com/elliott614/WISC-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322965960
git clone --depth 1 --no-tags https://github.com/MeenakshiShankar/Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324379470
git clone --depth 1 --no-tags https://github.com/jay-in-git/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325068864
git clone --depth 1 --no-tags https://github.com/chitrabanut/AES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322254912
git clone --depth 1 --no-tags https://github.com/amrehab-98/CO2-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322058178
git clone --depth 1 --no-tags https://github.com/nafe98/Verilog-Sequential-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322248240
git clone --depth 1 --no-tags https://github.com/lexyaa/IndividualProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/322016559
git clone --depth 1 --no-tags https://github.com/Er-Darshil/8-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/324734595
git clone --depth 1 --no-tags https://github.com/SanyueHan/Implementation-of-MIPS-Processor-Using-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330328491
git clone --depth 1 --no-tags https://github.com/upamasharmin/Verilog_hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327966152
git clone --depth 1 --no-tags https://github.com/lashraelrx/fbcpu_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329736180
git clone --depth 1 --no-tags https://github.com/AlanjyHuang/Verilog-snake-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329748459
git clone --depth 1 --no-tags https://github.com/DrCaH4ec/signal_generator_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331003933
git clone --depth 1 --no-tags https://github.com/zll969722243/MiniSoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330821977
git clone --depth 1 --no-tags https://github.com/JoshuaBowerman/CPUP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331098788
git clone --depth 1 --no-tags https://github.com/vmfiguracion/ComputerSystemsArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325871357
git clone --depth 1 --no-tags https://github.com/wwweiwei/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327790651
git clone --depth 1 --no-tags https://github.com/vitaliy2034/ClockOnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327585180
git clone --depth 1 --no-tags https://github.com/hsndmr15/FB-CPU-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328169060
git clone --depth 1 --no-tags https://github.com/ryankosta/r200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328214931
git clone --depth 1 --no-tags https://github.com/MononobenoFuto/DFFinal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325233020
git clone --depth 1 --no-tags https://github.com/vsuresh95/rtl-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328305151
git clone --depth 1 --no-tags https://github.com/hao089/FPGA-Final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328717921
git clone --depth 1 --no-tags https://github.com/michalsc/vcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328396508
git clone --depth 1 --no-tags https://github.com/javaherisaber/Modelsim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328678919
git clone --depth 1 --no-tags https://github.com/h-enes-simsek/2DConvolutionFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329104283
git clone --depth 1 --no-tags https://github.com/ritamsingal/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328958553
git clone --depth 1 --no-tags https://github.com/xiaoyu0623/Fall-2020-ECE-2500.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329474435
git clone --depth 1 --no-tags https://github.com/D3r3k23/Blackboard-IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325668749
git clone --depth 1 --no-tags https://github.com/diamond2nv/Harsh_Constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/325204080
git clone --depth 1 --no-tags https://github.com/ntjoar/CS-152B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327170399
git clone --depth 1 --no-tags https://github.com/hsfalsharif/KMeansClusteringSW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327098413
git clone --depth 1 --no-tags https://github.com/ISAgroup01/Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327111945
git clone --depth 1 --no-tags https://github.com/WilliamTaylor21/SystemSynthesis-ModelingFinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/327126612
git clone --depth 1 --no-tags https://github.com/AdityaNG/RippleCarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329014884
git clone --depth 1 --no-tags https://github.com/AdityaNG/Single-Cycle-Matrix-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328568618
git clone --depth 1 --no-tags https://github.com/austinsbrown/MIPS-Single-Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/328031379
git clone --depth 1 --no-tags https://github.com/gilron31/rs232.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/329383161
git clone --depth 1 --no-tags https://github.com/JimZeyuYang/Reaction-meter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330273188
git clone --depth 1 --no-tags https://github.com/saisankp/Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/331114852
git clone --depth 1 --no-tags https://github.com/DanielPetrache/Risc_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330648542
git clone --depth 1 --no-tags https://github.com/mohab-elrouby/hamming_encoder_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330699604
git clone --depth 1 --no-tags https://github.com/Tatev2919/mem_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330465175
git clone --depth 1 --no-tags https://github.com/armenuhiarakelyan1978/Hamming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/330960825
