$date
  Tue Apr 30 12:39:09 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module register_tb $end
$var reg 8 ! wr[7:0] $end
$var reg 8 " rd1[7:0] $end
$var reg 8 # rd2[7:0] $end
$var reg 1 $ dist $end
$var reg 1 % clk $end
$var reg 1 & reg_write $end
$var reg 2 ' r1[1:0] $end
$var reg 2 ( r2[1:0] $end
$var reg 2 ) op[1:0] $end
$var reg 2 * rd[1:0] $end
$scope module register1 $end
$var reg 2 + r1[1:0] $end
$var reg 2 , r2[1:0] $end
$var reg 2 - op[1:0] $end
$var reg 1 . dist $end
$var reg 1 / clk $end
$var reg 8 0 wr[7:0] $end
$var reg 1 1 reg_write $end
$var reg 2 2 rd[1:0] $end
$var reg 8 3 rd1[7:0] $end
$var reg 8 4 rd2[7:0] $end
$var reg 8 5 regout1[7:0] $end
$var reg 8 6 regout2[7:0] $end
$var reg 8 7 regout3[7:0] $end
$var reg 8 8 regout4[7:0] $end
$var reg 1 9 regenable1 $end
$var reg 1 : regenable2 $end
$var reg 1 ; regenable3 $end
$var reg 1 < regenable4 $end
$scope module reg1 $end
$var reg 8 = i[7:0] $end
$var reg 1 > clock $end
$var reg 1 ? enable $end
$var reg 8 @ o[7:0] $end
$var reg 8 A temp[7:0] $end
$upscope $end
$scope module reg2 $end
$var reg 8 B i[7:0] $end
$var reg 1 C clock $end
$var reg 1 D enable $end
$var reg 8 E o[7:0] $end
$var reg 8 F temp[7:0] $end
$upscope $end
$scope module reg3 $end
$var reg 8 G i[7:0] $end
$var reg 1 H clock $end
$var reg 1 I enable $end
$var reg 8 J o[7:0] $end
$var reg 8 K temp[7:0] $end
$upscope $end
$scope module reg4 $end
$var reg 8 L i[7:0] $end
$var reg 1 M clock $end
$var reg 1 N enable $end
$var reg 8 O o[7:0] $end
$var reg 8 P temp[7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000 !
bUUUUUUUU "
bUUUUUUUU #
0$
0%
0&
b00 '
b00 (
b01 )
b00 *
b00 +
b00 ,
b01 -
0.
0/
b00000000 0
01
b00 2
bUUUUUUUU 3
bUUUUUUUU 4
bUUUUUUUU 5
bUUUUUUUU 6
bUUUUUUUU 7
bUUUUUUUU 8
09
0:
0;
0<
b00000000 =
0>
0?
bUUUUUUUU @
b00000000 A
b00000000 B
0C
0D
bUUUUUUUU E
b00000000 F
b00000000 G
0H
0I
bUUUUUUUU J
b00000000 K
b00000000 L
0M
0N
bUUUUUUUU O
b00000000 P
#1000000
b11111111 !
1%
1&
b00 )
b00 -
1/
b11111111 0
11
bUUUUUUUU 3
bUUUUUUUU 4
b00000000 5
b00000000 6
b00000000 7
b00000000 8
19
b11111111 =
1>
1?
b00000000 @
b11111111 B
1C
b00000000 E
b11111111 G
1H
b00000000 J
b11111111 L
1M
b00000000 O
#2000000
b00000000 !
0%
0&
b01 )
b01 -
0/
b00000000 0
01
bUUUUUUUU 3
bUUUUUUUU 4
b00000000 =
0>
b00000000 B
0C
b00000000 G
0H
b00000000 L
0M
#3000000
b11111111 !
b00000000 "
b00000000 #
1%
1&
b00 )
b00 -
1/
b11111111 0
11
b00000000 3
b00000000 4
b11111111 5
b11111111 =
1>
b11111111 @
b11111111 A
b11111111 B
1C
b11111111 G
1H
b11111111 L
1M
#4000000
b00000000 !
0%
0&
b01 )
b01 -
0/
b00000000 0
01
b00000000 3
b00000000 4
b00000000 =
0>
b00000000 B
0C
b00000000 G
0H
b00000000 L
0M
#5000000
b11111111 "
1%
b01 (
b01 ,
1/
b11111111 3
b00000000 4
b00000000 5
09
1>
0?
b00000000 @
b00000000 A
1C
1H
1M
#6000000
