Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Wed Dec 14 23:08:43 2022
| Host             : DESKTOP-DMH8K7T running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 22.242 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 21.756                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     0.759 |      289 |       --- |             --- |
|   LUT as Logic |     0.604 |       65 |     20800 |            0.31 |
|   Register     |     0.138 |       83 |     41600 |            0.20 |
|   CARRY4       |     0.010 |        5 |      8150 |            0.06 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |     0.002 |        1 |     32600 |           <0.01 |
|   Others       |     0.000 |      129 |       --- |             --- |
| Signals        |     0.923 |       98 |       --- |             --- |
| I/O            |    20.074 |       14 |       106 |           13.21 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    22.242 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.035 |       1.694 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.789 |       0.735 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     5.679 |       5.678 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                                    |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| main                        |    21.756 |
|   JumpDelay                 |     0.068 |
|     jumpPressDelay          |     0.042 |
|     jumpPressDelayNot       |     0.004 |
|     jumpPressDelayNot2      |     0.023 |
|   SegmentMultiplexer        |     0.291 |
|   difficultySelectionModule |     1.174 |
|     clkDff1                 |     0.018 |
|       clkDivComp            |     0.018 |
|     easyDifficulty          |     0.565 |
|       clkDff1               |     0.020 |
|       clkDff10              |     0.019 |
|       clkDff11              |     0.022 |
|       clkDff12              |     0.019 |
|       clkDff13              |     0.022 |
|       clkDff14              |     0.019 |
|       clkDff15              |     0.022 |
|       clkDff16              |     0.026 |
|       clkDff17              |     0.019 |
|       clkDff18              |     0.032 |
|       clkDff19              |     0.032 |
|       clkDff2               |     0.022 |
|       clkDff20              |     0.022 |
|       clkDff21              |     0.019 |
|       clkDff22              |     0.019 |
|       clkDff23              |     0.026 |
|       clkDff24              |     0.019 |
|       clkDff25              |     0.022 |
|       clkDff26              |     0.019 |
|       clkDff3               |     0.023 |
|       clkDff4               |     0.019 |
|       clkDff5               |     0.022 |
|       clkDff6               |     0.020 |
|       clkDff7               |     0.022 |
|       clkDff8               |     0.019 |
|       clkDff9               |     0.022 |
|     hardDifficulty          |     0.591 |
|       clkDff1               |     0.019 |
|       clkDff10              |     0.023 |
|       clkDff11              |     0.022 |
|       clkDff12              |     0.023 |
|       clkDff13              |     0.022 |
|       clkDff14              |     0.020 |
|       clkDff15              |     0.025 |
|       clkDff16              |     0.022 |
|       clkDff17              |     0.019 |
|       clkDff18              |     0.022 |
|       clkDff19              |     0.022 |
|       clkDff2               |     0.022 |
|       clkDff20              |     0.024 |
|       clkDff21              |     0.019 |
|       clkDff22              |     0.022 |
|       clkDff23              |     0.023 |
|       clkDff24              |     0.022 |
|       clkDff25              |     0.028 |
|       clkDff26              |     0.038 |
|       clkDff3               |     0.024 |
|       clkDff4               |     0.022 |
|       clkDff5               |     0.022 |
|       clkDff6               |     0.019 |
|       clkDff7               |     0.022 |
|       clkDff8               |     0.023 |
|       clkDff9               |     0.022 |
|   levelCycler               |     0.095 |
|     ssegRegitster           |     0.095 |
|       reg0                  |     0.045 |
|       reg1                  |     0.040 |
|       reg2                  |     0.010 |
|       reg3                  |     0.001 |
|   playerCollision           |     0.007 |
|     rockOutCollisionDelay   |     0.007 |
|   rockDelay1                |     0.008 |
|     reg0                    |     0.008 |
|   rockDelay2                |     0.015 |
|     reg0                    |     0.015 |
+-----------------------------+-----------+


