Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj mips.prj -o mips.exe mips_tb_0 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\alu.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\bridge.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\cp0.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\cpu.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\ctrl.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\grf.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\hazard.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\hilo.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\macro.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\mips.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\mips_tb_0.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\mips_tb_1.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\npc.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\split.v" into library work
Analyzing Verilog file "D:\Documents\Code\codebase\BUAA\2024fa\co\verilog\p7\TC.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module hazard
Compiling module ffenr(INIT=32'b011000000000000)
Compiling module grf
Compiling module mux3
Compiling module npc
Compiling module alu
Compiling module hilo
Compiling module cp0
Compiling module mux2
Compiling module ffenrc
Compiling module ffenr
Compiling module ffenrc(WIDTH=5)
Compiling module ffenrc(WIDTH=1)
Compiling module ffrc
Compiling module ffrc(WIDTH=5)
Compiling module ffrc(WIDTH=1)
Compiling module ffr
Compiling module split
Compiling module ctrl
Compiling module ctrl(TYPE=2)
Compiling module ctrl(TYPE=3)
Compiling module ctrl(TYPE=4)
Compiling module cpu
Compiling module bridge
Compiling module TC
Compiling module mips
Compiling module mips_tb_0
Time Resolution for simulation is 1ps.
Compiled 27 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 33292 KB
Fuse CPU Usage: 468 ms
