;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV @117, <-20
	DJN -1, @-20
	SLT 12, 22
	SLT 12, 22
	SLT 12, 22
	JMZ -130, 0
	DJN -130, 8
	ADD 270, 1
	DAT #0, <-704
	DAT #0, <-704
	SUB 0, -704
	CMP 700, 0
	DJN 270, 7
	SLT 270, 0
	SUB 270, 0
	DJN 12, 22
	SUB @27, 0
	SUB @121, 103
	ADD 100, 90
	ADD @121, 103
	CMP 800, @1
	DJN 0, <1
	DJN -1, @-20
	SUB 800, @1
	SUB 800, @1
	SUB 800, @1
	DAT #800, <1
	SPL 0, #2
	SPL 0, #2
	SPL 0, #2
	ADD 0, 900
	DJN 12, 22
	CMP 0, @1
	DJN 12, 22
	SUB 100, 90
	DJN 0, <2
	DJN 0, <2
	DJN 0, <2
	DJN 0, <2
	DJN 0, <2
	ADD 210, 39
	MOV -1, <-20
	SPL 0, #2
	SPL 40, #2
	SUB 800, @1
	SUB 800, @1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV @117, <-20
