#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 15 13:28:20 2023
# Process ID: 28764
# Current directory: E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10912 E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.xpr
# Log file: E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/vivado.log
# Journal file: E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData\vivado.jou
# Running On: DESKTOP-1R60T2C, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 34261 MB
#-----------------------------------------------------------
start_gui
open_project {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/gusta/Documents/Universitetet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}
Reading block design file <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd>...
Adding component instance block -- xilinx.com:module_ref:FloatMultiplikation:1.0 - FloatMultiplikation_0
Adding component instance block -- xilinx.com:module_ref:FloatMultiRange:1.0 - FloatMultiRange_0
Adding component instance block -- xilinx.com:module_ref:Sumering:1.0 - Sumering_0
Adding component instance block -- xilinx.com:module_ref:Kalddethvadduharlysttil:1.0 - Kalddethvadduharlyst_0
Adding component instance block -- xilinx.com:module_ref:FloatToInt:1.0 - FloatToInt_0
Successfully read diagram <GyroData> from block design file <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd>
update_module_reference GyroData_FloatMultiplikation_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatMultiplikation_0_0 to use current project options
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference GyroData_FloatMultiRange_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatMultiRange_0_0 to use current project options
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference GyroData_Sumering_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_Sumering_0_0 to use current project options
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference GyroData_Kalddethvadduharlyst_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_Kalddethvadduharlyst_0_0 to use current project options
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference GyroData_FloatToInt_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_FloatToInt_0_0 to use current project options
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
delete_bd_objs [get_bd_nets FloatMultiRange_0_Data_Output]
startgroup
make_bd_pins_external  [get_bd_pins FloatMultiRange_0/Data_Output]
endgroup
connect_bd_net [get_bd_pins FloatMultiplikation_0/Data_input] [get_bd_pins FloatMultiRange_0/Data_Output]
delete_bd_objs [get_bd_nets Sumering_0_data_Output]
startgroup
make_bd_pins_external  [get_bd_pins Sumering_0/data_Output]
endgroup
connect_bd_net [get_bd_pins Kalddethvadduharlyst_0/data_input] [get_bd_pins Sumering_0/data_Output]
regenerate_bd_layout
save_bd_design
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
update_module_reference GyroData_Sumering_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_Sumering_0_0 to use current project options
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
delete_bd_objs [get_bd_nets Sumering_0_test_inter] [get_bd_ports test_inter_0]
save_bd_design
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
regenerate_bd_layout
set_property top GyroData_wrapper [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\new\Sumering.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.gen\sources_1\bd\GyroData\hdl\GyroData_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
generate_target Simulation [get_files {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}]
WARNING: [Vivado 12-818] No files matched 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_ip_user_files -of_objects [get_files {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt'
WARNING: [Vivado 12-818] No files matched 'lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
export_simulation -of_objects [get_files {{E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}}] -directory {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/sim_scripts} -ip_user_files_dir {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files} -ipstatic_source_dir {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/modelsim} {questa=E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/questa} {riviera=E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/riviera} {activehdl=E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GyroData_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GyroData_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiplikation_0_0/sim/GyroData_FloatMultiplikation_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiplikation_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatMultiRange_0_0/sim/GyroData_FloatMultiRange_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatMultiRange_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Sumering_0_0/sim/GyroData_Sumering_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Sumering_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_Kalddethvadduharlyst_0_0/sim/GyroData_Kalddethvadduharlyst_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_Kalddethvadduharlyst_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/ip/GyroData_FloatToInt_0_0/sim/GyroData_FloatToInt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_FloatToInt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/sim/GyroData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.gen/sources_1/bd/GyroData/hdl/GyroData_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GyroData_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj GyroData_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiplikation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiplikation'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatMultiRange.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatMultiRange'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Sumering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sumering'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Kalddethvadduharlysttil.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kalddethvadduharlysttil'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/FloatToInt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FloatToInt'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiRange [floatmultirange_default]
Compiling module xil_defaultlib.GyroData_FloatMultiRange_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiplikation [floatmultiplikation_default]
Compiling module xil_defaultlib.GyroData_FloatMultiplikation_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatToInt [floattoint_default]
Compiling module xil_defaultlib.GyroData_FloatToInt_0_0
Compiling architecture behavioral of entity xil_defaultlib.Kalddethvadduharlysttil [kalddethvadduharlysttil_default]
Compiling module xil_defaultlib.GyroData_Kalddethvadduharlyst_0_...
Compiling architecture behavioral of entity xil_defaultlib.Sumering [sumering_default]
Compiling module xil_defaultlib.GyroData_Sumering_0_0
Compiling module xil_defaultlib.GyroData
Compiling module xil_defaultlib.GyroData_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot GyroData_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GyroData_wrapper_behav -key {Behavioral:sim_1:Functional:GyroData_wrapper} -tclbatch {GyroData_wrapper.tcl} -protoinst "protoinst_files/GyroData.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
Time resolution is 1 ps
source GyroData_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GyroData_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2067.738 ; gain = 28.402
add_force {/GyroData_wrapper/Clk_0} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/GyroData_wrapper/Data_input_0} -radix hex {4656F800 0ns}
add_force {/GyroData_wrapper/Data_ready_in_0} -radix hex {1 0ns}
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'GyroData_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GyroData_wrapper_vlog.prj"
"xvhdl --incr --relax -prj GyroData_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/new/Sumering.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sumering'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2118.047 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'GyroData_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot GyroData_wrapper_behav xil_defaultlib.GyroData_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiRange [floatmultirange_default]
Compiling module xil_defaultlib.GyroData_FloatMultiRange_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatMultiplikation [floatmultiplikation_default]
Compiling module xil_defaultlib.GyroData_FloatMultiplikation_0_0
Compiling architecture behavioral of entity xil_defaultlib.FloatToInt [floattoint_default]
Compiling module xil_defaultlib.GyroData_FloatToInt_0_0
Compiling architecture behavioral of entity xil_defaultlib.Kalddethvadduharlysttil [kalddethvadduharlysttil_default]
Compiling module xil_defaultlib.GyroData_Kalddethvadduharlyst_0_...
Compiling architecture behavioral of entity xil_defaultlib.Sumering [sumering_default]
Compiling module xil_defaultlib.GyroData_Sumering_0_0
Compiling module xil_defaultlib.GyroData
Compiling module xil_defaultlib.GyroData_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot GyroData_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/GyroData.protoinst
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2119.152 ; gain = 1.105
add_force {/GyroData_wrapper/Clk_0} -radix bin {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/GyroData_wrapper/Data_input_0} -radix hex {4656f800 0ns}
add_force {/GyroData_wrapper/Data_ready_in_0} -radix hex {1 0ns}
run 10 ns
open_bd_design {E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd}
run 10 ns
run 10 ns
run 10 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
run 10000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference GyroData_Sumering_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'Clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/GyroData.bd'
INFO: [IP_Flow 19-3420] Updated GyroData_Sumering_0_0 to use current project options
Wrote  : <E:\Universitet\P4\Projekt\DataProcessingModule\Nyt lort\GyroData\GyroData.srcs\sources_1\bd\GyroData\GyroData.bd> 
Wrote  : <E:/Universitet/P4/Projekt/DataProcessingModule/Nyt lort/GyroData/GyroData.srcs/sources_1/bd/GyroData/ui/bd_561c9539.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 15 15:46:53 2023...
