{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666102528156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666102528156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 22:15:28 2022 " "Processing started: Tue Oct 18 22:15:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666102528156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666102528156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mcu -c mcu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666102528156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666102528687 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RX rx rs232.v(3) " "Verilog HDL Declaration information at rs232.v(3): object \"RX\" differs only in case from object \"rx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666102528734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TX tx rs232.v(4) " "Verilog HDL Declaration information at rs232.v(4): object \"TX\" differs only in case from object \"tx\" in the same scope" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1666102528734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232.v 1 1 " "Found 1 design units, including 1 entities, in source file rs232.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232 " "Found entity 1: rs232" {  } { { "rs232.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_code " "Found entity 1: TX_code" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_code.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX_code " "Found entity 1: RX_code" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "aes_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_sbox.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_key_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_key_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_mem " "Found entity 1: aes_key_mem" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_sbox " "Found entity 1: aes_inv_sbox" {  } { { "aes_inv_sbox.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_inv_sbox.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_encipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_encipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encipher_block " "Found entity 1: aes_encipher_block" {  } { { "aes_encipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_encipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_decipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_decipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_decipher_block " "Found entity 1: aes_decipher_block" {  } { { "aes_decipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_data_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_data_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_data_tb " "Found entity 1: aes_data_tb" {  } { { "aes_data_tb.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_data_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_core.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_core " "Found entity 1: aes_core" {  } { { "aes_core.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcu.v 1 1 " "Found 1 design units, including 1 entities, in source file mcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu " "Found entity 1: mcu" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102528764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102528764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mcu " "Elaborating entity \"mcu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666102528821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232 rs232:f_rs232 " "Elaborating entity \"rs232\" for hierarchy \"rs232:f_rs232\"" {  } { { "mcu.v" "f_rs232" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102528823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX_code rs232:f_rs232\|RX_code:rx " "Elaborating entity \"RX_code\" for hierarchy \"rs232:f_rs232\|RX_code:rx\"" {  } { { "rs232.v" "rx" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102528824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RX_code.v(53) " "Verilog HDL assignment warning at RX_code.v(53): truncated value with size 32 to match size of target (12)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102528829 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RX_code.v(73) " "Verilog HDL assignment warning at RX_code.v(73): truncated value with size 32 to match size of target (12)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102528830 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 RX_code.v(91) " "Verilog HDL assignment warning at RX_code.v(91): truncated value with size 32 to match size of target (21)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102528831 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(101) " "Verilog HDL assignment warning at RX_code.v(101): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102528831 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 RX_code.v(111) " "Verilog HDL assignment warning at RX_code.v(111): truncated value with size 32 to match size of target (5)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102528832 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[0\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[0\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529179 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[1\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[1\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[2\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[2\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[3\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[3\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[4\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[4\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[5\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[5\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[6\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[6\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[7\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[7\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[8\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[8\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529180 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[9\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[9\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529181 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[10\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[10\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529181 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[11\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[11\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529181 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[12\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[12\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529181 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[13\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[13\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529181 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[14\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[14\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529181 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[15\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[15\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529182 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[16\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[16\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529182 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[17\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[17\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529182 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[18\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[18\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529182 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[19\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[19\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529182 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[20\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[20\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529183 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[21\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[21\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529183 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[22\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[22\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529183 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[23\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[23\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529183 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[24\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[24\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529183 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[25\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[25\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529183 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[26\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[26\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529183 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[27\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[27\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[28\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[28\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[29\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[29\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[30\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[30\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram_data_in\[31\] RX_code.v(157) " "Inferred latch for \"ram_data_in\[31\]\" at RX_code.v(157)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 157 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] RX_code.v(156) " "Inferred latch for \"addr\[0\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] RX_code.v(156) " "Inferred latch for \"addr\[1\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] RX_code.v(156) " "Inferred latch for \"addr\[2\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] RX_code.v(156) " "Inferred latch for \"addr\[3\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529184 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] RX_code.v(156) " "Inferred latch for \"addr\[4\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529185 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] RX_code.v(156) " "Inferred latch for \"addr\[5\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529185 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] RX_code.v(156) " "Inferred latch for \"addr\[6\]\" at RX_code.v(156)" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1666102529185 "|mcu|rs232:f_rs232|RX_code:rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_core rs232:f_rs232\|RX_code:rx\|aes_core:aes " "Elaborating entity \"aes_core\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\"" {  } { { "RX_code.v" "aes" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102530020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_encipher_block rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_encipher_block:enc_block " "Elaborating entity \"aes_encipher_block\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_encipher_block:enc_block\"" {  } { { "aes_core.v" "enc_block" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102530025 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_encipher_block.v(282) " "Verilog HDL Case Statement information at aes_encipher_block.v(282): all case item expressions in this case statement are onehot" {  } { { "aes_encipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_encipher_block.v" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666102530034 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_encipher_block:enc_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_decipher_block rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block " "Elaborating entity \"aes_decipher_block\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\"" {  } { { "aes_core.v" "dec_block" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102530036 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "aes_decipher_block.v(320) " "Verilog HDL Case Statement information at aes_decipher_block.v(320): all case item expressions in this case statement are onehot" {  } { { "aes_decipher_block.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 320 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1666102530047 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_decipher_block:dec_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_inv_sbox rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst " "Elaborating entity \"aes_inv_sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_decipher_block:dec_block\|aes_inv_sbox:inv_sbox_inst\"" {  } { { "aes_decipher_block.v" "inv_sbox_inst" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_decipher_block.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102530050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_mem rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_key_mem:keymem " "Elaborating entity \"aes_key_mem\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_key_mem:keymem\"" {  } { { "aes_core.v" "keymem" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102530056 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(382) " "Verilog HDL assignment warning at aes_key_mem.v(382): truncated value with size 32 to match size of target (4)" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102530096 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_key_mem:keymem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 aes_key_mem.v(384) " "Verilog HDL assignment warning at aes_key_mem.v(384): truncated value with size 32 to match size of target (4)" {  } { { "aes_key_mem.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_key_mem.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102530096 "|mcu|rs232:f_rs232|RX_code:rx|aes_core:aes|aes_key_mem:keymem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_sbox:sbox_inst " "Elaborating entity \"aes_sbox\" for hierarchy \"rs232:f_rs232\|RX_code:rx\|aes_core:aes\|aes_sbox:sbox_inst\"" {  } { { "aes_core.v" "sbox_inst" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/aes_core.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102530098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX_code rs232:f_rs232\|TX_code:tx " "Elaborating entity \"TX_code\" for hierarchy \"rs232:f_rs232\|TX_code:tx\"" {  } { { "rs232.v" "tx" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/rs232.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102530104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 TX_code.v(43) " "Verilog HDL assignment warning at TX_code.v(43): truncated value with size 32 to match size of target (12)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102530105 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX_code.v(56) " "Verilog HDL assignment warning at TX_code.v(56): truncated value with size 32 to match size of target (4)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102530105 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 TX_code.v(66) " "Verilog HDL assignment warning at TX_code.v(66): truncated value with size 32 to match size of target (3)" {  } { { "TX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/TX_code.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666102530106 "|mcu|rs232:f_rs232|TX_code:tx"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "rs232:f_rs232\|RX_code:rx\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"rs232:f_rs232\|RX_code:rx\|Mod0\"" {  } { { "RX_code.v" "Mod0" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 457 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666102556573 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1666102556573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0\"" {  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 457 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666102556640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0 " "Instantiated megafunction \"rs232:f_rs232\|RX_code:rx\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102556641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102556641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102556641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666102556641 ""}  } { { "RX_code.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/RX_code.v" 457 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1666102556641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_e8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_e8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_e8m " "Found entity 1: lpm_divide_e8m" {  } { { "db/lpm_divide_e8m.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/lpm_divide_e8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102556711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102556711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102556724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102556724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/alt_u_div_03f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102556742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102556742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102556809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102556809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666102556874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666102556874 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1666102558881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666102568823 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "286 " "286 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666102608370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg " "Generated suppressed messages file E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/output_files/mcu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666102608750 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666102609673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666102609673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[1\] " "No output dependent on input pin \"BTN\[1\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666102611831 "|mcu|BTN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BTN\[2\] " "No output dependent on input pin \"BTN\[2\]\"" {  } { { "mcu.v" "" { Text "E:/user/just/Documents/GitHub/rs232_AES/rs232_de0_2/mcu.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666102611831 "|mcu|BTN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666102611831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16849 " "Implemented 16849 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666102611831 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666102611831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16843 " "Implemented 16843 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666102611831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666102611831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666102611902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 22:16:51 2022 " "Processing ended: Tue Oct 18 22:16:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666102611902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666102611902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666102611902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666102611902 ""}
