read_verilog ../top_mux.v
proc
memory
dump -o file.il
write_rtlil rtlil.il
design -reset
read_rtlil rtlil.il
dump -n -o file1.il
stat
select -assert-count 1 t:$shiftx
select -assert-count 1 t:$mux
select -assert-count 12 t:$eq
select -assert-count 2 t:$pmux
