0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/vibho/project_1_half_adder/project_1_half_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/vibho/project_1_half_adder/project_1_half_adder.srcs/sources_1/new/adder.v,1550614139,verilog,,,,adder,,,,,,,,
