{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737918623413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737918623413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 20:10:23 2025 " "Processing started: Sun Jan 26 20:10:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737918623413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918623413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PINOUT -c PINOUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off PINOUT -c PINOUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918623413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737918623742 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737918623742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pinout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pinout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PINOUT-rtl " "Found design unit 1: PINOUT-rtl" {  } { { "PINOUT.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629222 ""} { "Info" "ISGN_ENTITY_NAME" "1 PINOUT " "Found entity 1: PINOUT" {  } { { "PINOUT.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/PINOUT.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/packages/std_definitions.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/smon/source/vhdl_projects/packages/std_definitions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 std_definitions " "Found design unit 1: std_definitions" {  } { { "../../packages/std_definitions.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/packages/std_definitions.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/packages/commands_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/smon/source/vhdl_projects/packages/commands_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commands " "Found design unit 1: commands" {  } { { "../../packages/Commands_p.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/packages/Commands_p.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/tilt_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/tilt_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt-behav " "Found design unit 1: tilt-behav" {  } { { "../../entities/tilt_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_ea.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629226 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt " "Found entity 1: tilt" {  } { { "../../entities/tilt_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/tilt_axis_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilt_axis-behav " "Found design unit 1: tilt_axis-behav" {  } { { "../../entities/tilt_axis_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629228 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilt_axis " "Found entity 1: tilt_axis" {  } { { "../../entities/tilt_axis_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/sync_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/sync_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync-behav " "Found design unit 1: sync-behav" {  } { { "../../entities/sync_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sync_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629229 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync " "Found entity 1: sync" {  } { { "../../entities/sync_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sync_ea.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/strb_generator_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/strb_generator_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 strb_generator-behav " "Found design unit 1: strb_generator-behav" {  } { { "../../entities/strb_generator_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629230 ""} { "Info" "ISGN_ENTITY_NAME" "1 strb_generator " "Found entity 1: strb_generator" {  } { { "../../entities/strb_generator_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/servo_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/servo_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-behav " "Found design unit 1: servo-behav" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629231 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/sample_hold_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/sample_hold_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sample_hold-behav " "Found design unit 1: sample_hold-behav" {  } { { "../../entities/sample_hold_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sample_hold_ea.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629233 ""} { "Info" "ISGN_ENTITY_NAME" "1 sample_hold " "Found entity 1: sample_hold" {  } { { "../../entities/sample_hold_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/sample_hold_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/pwm_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/pwm_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-behav " "Found design unit 1: pwm-behav" {  } { { "../../entities/pwm_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629234 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../../entities/pwm_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/moving_average_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/moving_average_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moving_average_filter-behav " "Found design unit 1: moving_average_filter-behav" {  } { { "../../entities/moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/moving_average_ea.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629235 ""} { "Info" "ISGN_ENTITY_NAME" "1 moving_average_filter " "Found entity 1: moving_average_filter" {  } { { "../../entities/moving_average_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/moving_average_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/delta_adc_ea.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/delta_adc_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 delta_adc-debug " "Found design unit 1: delta_adc-debug" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629237 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 delta_adc-behav " "Found design unit 2: delta_adc-behav" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629237 ""} { "Info" "ISGN_ENTITY_NAME" "1 delta_adc " "Found entity 1: delta_adc" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/debouncer_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/debouncer_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behav " "Found design unit 1: debouncer-behav" {  } { { "../../entities/debouncer_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/debouncer_ea.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629238 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../../entities/debouncer_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/debouncer_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/counter_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/counter_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behav " "Found design unit 1: counter-behav" {  } { { "../../entities/counter_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/counter_ea.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629240 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../entities/counter_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/counter_ea.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/cmd_rom_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmd_rom-behav " "Found design unit 1: cmd_rom-behav" {  } { { "../../entities/cmd_rom_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629241 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Found entity 1: cmd_rom" {  } { { "../../entities/cmd_rom_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/cmd_proc_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmd_proc-behav " "Found design unit 1: cmd_proc-behav" {  } { { "../../entities/cmd_proc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629242 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmd_proc " "Found entity 1: cmd_proc" {  } { { "../../entities/cmd_proc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/clean_btn_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/clean_btn_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clean_btn-behav " "Found design unit 1: clean_btn-behav" {  } { { "../../entities/clean_btn_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629244 ""} { "Info" "ISGN_ENTITY_NAME" "1 clean_btn " "Found entity 1: clean_btn" {  } { { "../../entities/clean_btn_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/btn2strb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/btn2strb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn2strb-behav " "Found design unit 1: btn2strb-behav" {  } { { "../../entities/btn2strb.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn2strb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629245 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn2strb " "Found entity 1: btn2strb" {  } { { "../../entities/btn2strb.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn2strb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_ctrl-behav " "Found design unit 1: btn_ctrl-behav" {  } { { "../../entities/btn_ctrl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629246 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_ctrl " "Found entity 1: btn_ctrl" {  } { { "../../entities/btn_ctrl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/bin2bcd_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/bin2bcd_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2bcd-behav " "Found design unit 1: bin2bcd-behav" {  } { { "../../entities/bin2bcd_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bin2bcd_ea.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629248 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../../entities/bin2bcd_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bin2bcd_ea.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg-behav " "Found design unit 1: bcd_to_7seg-behav" {  } { { "../../entities/bcd_to_7seg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629249 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg " "Found entity 1: bcd_to_7seg" {  } { { "../../entities/bcd_to_7seg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/bcd_to_7seg_ea.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/entities/accu_reg_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/entities/accu_reg_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accu_reg-behav " "Found design unit 1: accu_reg-behav" {  } { { "../../entities/accu_reg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/accu_reg_ea.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629250 ""} { "Info" "ISGN_ENTITY_NAME" "1 accu_reg " "Found entity 1: accu_reg" {  } { { "../../entities/accu_reg_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/accu_reg_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/smon/source/vhdl_projects/ex_11/tl_ea.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/smon/source/vhdl_projects/ex_11/tl_ea.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tl-behav " "Found design unit 1: tl-behav" {  } { { "../tl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629252 ""} { "Info" "ISGN_ENTITY_NAME" "1 tl " "Found entity 1: tl" {  } { { "../tl_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737918629252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918629252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PINOUT " "Elaborating entity \"PINOUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737918629287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tl tl:tl_ent A:behav " "Elaborating entity \"tl\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\"" {  } { { "pinout.vhd" "tl_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo tl:tl_ent\|servo:servo_x_ent A:behav " "Elaborating entity \"servo\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|servo:servo_x_ent\"" {  } { { "../tl_ea.vhd" "servo_x_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent A:behav " "Elaborating entity \"pwm\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent\"" {  } { { "../../entities/servo_ea.vhd" "pwm_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|servo:servo_x_ent\|pwm:pwm_ent\|counter:cnt_ent\"" {  } { { "../../entities/pwm_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "btn_ctrl tl:tl_ent\|btn_ctrl:btn_ctrl_ent A:behav " "Elaborating entity \"btn_ctrl\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\"" {  } { { "../tl_ea.vhd" "btn_ctrl_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clean_btn tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent A:behav " "Elaborating entity \"clean_btn\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\"" {  } { { "../../entities/btn_ctrl_ea.vhd" "inc_clean_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/btn_ctrl_ea.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sync tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|sync:sync_ent A:behav " "Elaborating entity \"sync\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|sync:sync_ent\"" {  } { { "../../entities/clean_btn_ea.vhd" "sync_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent A:behav " "Elaborating entity \"debouncer\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\"" {  } { { "../../entities/clean_btn_ea.vhd" "debouncer_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/clean_btn_ea.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent\"" {  } { { "../../entities/debouncer_ea.vhd" "strb_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/debouncer_ea.vhd" 64 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn_ctrl:btn_ctrl_ent\|clean_btn:inc_clean_ent\|debouncer:debouncer_ent\|strb_generator:strb_ent\|counter:cnt_ent\"" {  } { { "../../entities/strb_generator_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tilt_axis tl:tl_ent\|tilt_axis:tilt_x A:behav " "Elaborating entity \"tilt_axis\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\"" {  } { { "../tl_ea.vhd" "tilt_x" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 112 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "delta_adc tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent A:debug " "Elaborating entity \"delta_adc\" using architecture \"A:debug\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "adc_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629310 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sampling_strb delta_adc_ea.vhd(33) " "VHDL Signal Declaration warning at delta_adc_ea.vhd(33): used explicit default value for signal \"sampling_strb\" because signal was never assigned a value" {  } { { "../../entities/delta_adc_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1737918629310 "|PINOUT|tl:tl_ent|tilt_axis:tilt_x|delta_adc:adc_ent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pwm tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent A:behav " "Elaborating entity \"pwm\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent\"" {  } { { "../../entities/delta_adc_ea.vhd" "pwm_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/delta_adc_ea.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|delta_adc:adc_ent\|pwm:pwm_ent\|counter:cnt_ent\"" {  } { { "../../entities/pwm_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/pwm_ea.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "moving_average_filter tl:tl_ent\|tilt_axis:tilt_x\|moving_average_filter:mov_avg_ent A:behav " "Elaborating entity \"moving_average_filter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|moving_average_filter:mov_avg_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "mov_avg_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 74 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sample_hold tl:tl_ent\|tilt_axis:tilt_x\|sample_hold:sample_hold_ent A:behav " "Elaborating entity \"sample_hold\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|sample_hold:sample_hold_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "sample_hold_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 89 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tilt tl:tl_ent\|tilt_axis:tilt_x\|tilt:tilt_ent A:behav " "Elaborating entity \"tilt\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|tilt:tilt_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "tilt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 98 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin2bcd tl:tl_ent\|tilt_axis:tilt_x\|bin2bcd:bin2bcd_ent A:behav " "Elaborating entity \"bin2bcd\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|bin2bcd:bin2bcd_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "bin2bcd_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 108 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bcd_to_7seg tl:tl_ent\|tilt_axis:tilt_x\|bcd_to_7seg:seg_ones_ent A:behav " "Elaborating entity \"bcd_to_7seg\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|tilt_axis:tilt_x\|bcd_to_7seg:seg_ones_ent\"" {  } { { "../../entities/tilt_axis_ea.vhd" "seg_ones_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/tilt_axis_ea.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "btn2strb tl:tl_ent\|btn2strb:btn2strb A:behav " "Elaborating entity \"btn2strb\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|btn2strb:btn2strb\"" {  } { { "../tl_ea.vhd" "btn2strb" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 146 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cmd_proc tl:tl_ent\|cmd_proc:cmd_proc_ent A:behav " "Elaborating entity \"cmd_proc\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\"" {  } { { "../tl_ea.vhd" "cmd_proc_ent" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/tl_ea.vhd" 154 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "accu_reg tl:tl_ent\|cmd_proc:cmd_proc_ent\|accu_reg:accu_reg_dr_ent A:behav " "Elaborating entity \"accu_reg\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|accu_reg:accu_reg_dr_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "accu_reg_dr_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 85 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:step_strb_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:step_strb_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "step_strb_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 111 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "strb_generator tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent A:behav " "Elaborating entity \"strb_generator\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "micro_step_strb_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counter tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent\|counter:cnt_ent A:behav " "Elaborating entity \"counter\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|strb_generator:micro_step_strb_ent\|counter:cnt_ent\"" {  } { { "../../entities/strb_generator_ea.vhd" "cnt_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/strb_generator_ea.vhd" 31 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cmd_rom tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent A:behav " "Elaborating entity \"cmd_rom\" using architecture \"A:behav\" for hierarchy \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent\"" {  } { { "../../entities/cmd_proc_ea.vhd" "rom_ent" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_proc_ea.vhd" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918629371 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent\|ROMMEM " "RAM logic \"tl:tl_ent\|cmd_proc:cmd_proc_ent\|cmd_rom:rom_ent\|ROMMEM\" is uninferred due to inappropriate RAM size" {  } { { "../../entities/cmd_rom_ea.vhd" "ROMMEM" { Text "C:/Users/Smon/source/vhdl_projects/entities/cmd_rom_ea.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1737918629687 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1737918629687 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "3 64 0 1 1 " "3 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "61 63 " "Addresses ranging from 61 to 63 are not initialized" {  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1737918629688 ""}  } { { "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/db/PINOUT.ram0_cmd_rom_565410ab.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1737918629688 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO\[9\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO\[26\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO\[35\]\" and its non-tri-state driver." {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737918629888 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1737918629888 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1737918629888 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1737918629888 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[9\]~synth " "Node \"GPIO\[9\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[26\]~synth " "Node \"GPIO\[26\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630059 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[35\]~synth " "Node \"GPIO\[35\]~synth\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630059 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737918630059 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1737918630060 "|PINOUT|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1737918630060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737918630116 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[13\] High " "Register tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[13\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[19\] High " "Register tl:tl_ent\|servo:servo_z_ent\|on_cnt_val\[19\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[19\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[19\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[18\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[18\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[17\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[17\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[16\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[16\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[14\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[14\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[13\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[13\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[9\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[9\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[8\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[8\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[7\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[7\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[5\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[5\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[4\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[4\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[3\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[3\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[2\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[2\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[0\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[0\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[1\] High " "Register tl:tl_ent\|servo:servo_y_ent\|on_cnt_val\[1\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[19\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[19\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[18\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[18\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[17\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[17\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[16\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[16\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[14\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[14\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[13\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[13\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[9\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[9\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[8\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[8\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[7\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[7\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[5\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[5\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[4\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[4\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[3\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[3\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[2\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[2\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[0\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[0\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[1\] High " "Register tl:tl_ent\|servo:servo_x_ent\|on_cnt_val\[1\] will power up to High" {  } { { "../../entities/servo_ea.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/entities/servo_ea.vhd" 42 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1737918630203 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1737918630203 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737918630285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737918630391 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737918630391 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "pinout.vhd" "" { Text "C:/Users/Smon/source/vhdl_projects/ex_11/quartus/pinout.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1737918630441 "|PINOUT|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1737918630441 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "555 " "Implemented 555 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737918630443 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737918630443 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737918630443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "459 " "Implemented 459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737918630443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737918630443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 136 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 136 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4919 " "Peak virtual memory: 4919 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737918630458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 20:10:30 2025 " "Processing ended: Sun Jan 26 20:10:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737918630458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737918630458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737918630458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737918630458 ""}
