============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:21:17 pm
  Module:                 carry_select_adder_661010_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) B[12]
       Endpoint: (R) S[22]

                   Capture    Launch  
      Path Delay:+    2090         -  
      Drv Adjust:+       0         0  
         Arrival:=    2090            
                                      
   Required Time:=    2090            
       Data Path:-    2090            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             2090            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  B[12]                                                   -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g269/X                                                  -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2  9.1    78   345     345    (-,-) 
  CSA_BLOCKS[2].RCA_C1/F1A/g56/Y                          -       A->Y  R     sky130_fd_sc_hd__clkinv_1      2 11.2    72    89     434    (-,-) 
  CSA_BLOCKS[2].RCA_C1/F1A/g54__4319/Y                    -       B->Y  F     sky130_fd_sc_hd__nand2_2       2 10.4    55    73     507    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g150__3680/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    62     569    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[1].FA/g148__5526/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    54     623    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g118__7098/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    58     681    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[2].FA/g116__5122/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    45    55     736    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g118__6161/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    52    58     794    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[3].FA/g116__7482/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    46    55     849    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g119__7410/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    59     908    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[4].FA/g117__2346/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    55     963    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g120__4319/Y -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58    1020    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[5].FA/g118__5107/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    46    56    1076    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g92__2802/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    59    1135    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[6].FA/g90__3680/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  7.8    44    55    1189    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g84__1881/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    58    1248    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[7].FA/g82__7098/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    46    56    1303    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g84__9945/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    59    1362    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[8].FA/g82__6161/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       2  8.2    46    56    1418    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g84__5477/Y  -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    54    59    1476    (-,-) 
  CSA_BLOCKS[2].RCA_C1/full_adder_loop[9].FA/g82__7410/Y  -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  9.6    50    60    1536    (-,-) 
  g815__4319/Y                                            -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 19.4    82    81    1617    (-,-) 
  g808__1666/Y                                            -       B->Y  F     sky130_fd_sc_hd__nand2_8      22 88.4   125   126    1744    (-,-) 
  g803__6161/Y                                            -       B->Y  R     sky130_fd_sc_hd__nor2_1        1  6.1   135   152    1896    (-,-) 
  g792__1617/X                                            -       B1->X R     sky130_fd_sc_hd__a21o_4        1 51.3   149   194    2090    (-,-) 
  S[22]                                                   <<<     -     R     (port)                         -    -     -     0    2090    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

