@W: MT529 :"/home/arkuma/probation/traffic_controller/tlc.v":56:0:56:5|Found inferred clock tlc|clk which controls 22 sequential elements including reg_prsnt_st[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
