// Seed: 3600478936
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri0 void id_3,
    input uwire id_4
);
  bit   id_6 = id_4;
  logic id_7;
  ;
  logic id_8;
  assign id_6 = id_4;
  logic id_9, id_10;
  generate
    parameter id_11 = 1;
    initial id_6 <= id_11;
  endgenerate
  union packed {
    logic id_12;
    logic id_13;
    logic id_14;
  } id_15;
  assign id_9 = 1;
  logic id_16 = id_9;
  logic id_17 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output wire id_2,
    output wire id_3,
    input supply1 id_4,
    input uwire id_5
    , id_10,
    input wand id_6,
    output tri0 id_7,
    input supply0 id_8
);
  tri id_11 = -1'd0 + 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_8,
      id_6
  );
endmodule
