
;; Function UserPixelSetFunction (UserPixelSetFunction, funcdef_no=868, decl_uid=12909, cgraph_uid=872, symbol_order=878)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


UserPixelSetFunction

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={4d,2u} r1={4d,2u} r2={4d,2u} r3={4d,2u} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,4u,1e} r103={1d,1u} r104={2d} r105={2d} r106={2d} r117={1d,1u} 
;;    total ref usage 213{192d,20u,1e} in 10{8 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 185, 186, 187, 188, 189, 190
;;  reg->defs[] map:	0[0,3] 1[4,7] 2[8,11] 3[12,15] 7[16,16] 12[17,20] 13[21,21] 14[22,24] 15[25,26] 16[27,29] 17[30,32] 18[33,35] 19[36,38] 20[39,41] 21[42,44] 22[45,47] 23[48,50] 24[51,53] 25[54,56] 26[57,59] 27[60,62] 28[63,65] 29[66,68] 30[69,71] 31[72,74] 48[75,76] 49[77,78] 50[79,80] 51[81,82] 52[83,84] 53[85,86] 54[87,88] 55[89,90] 56[91,92] 57[93,94] 58[95,96] 59[97,98] 60[99,100] 61[101,102] 62[103,104] 63[105,106] 64[107,108] 65[109,110] 66[111,112] 67[113,114] 68[115,116] 69[117,118] 70[119,120] 71[121,122] 72[123,124] 73[125,126] 74[127,128] 75[129,130] 76[131,132] 77[133,134] 78[135,136] 79[137,138] 80[139,140] 81[141,142] 82[143,144] 83[145,146] 84[147,148] 85[149,150] 86[151,152] 87[153,154] 88[155,156] 89[157,158] 90[159,160] 91[161,162] 92[163,164] 93[165,166] 94[167,168] 95[169,170] 96[171,172] 97[173,174] 98[175,176] 99[177,178] 100[179,180] 101[181,182] 102[183,183] 103[184,184] 104[185,186] 105[187,188] 106[189,190] 117[191,191] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d11(2){ }d15(3){ }d16(7){ }d21(13){ }d24(14){ }d29(16){ }d32(17){ }d35(18){ }d38(19){ }d41(20){ }d44(21){ }d47(22){ }d50(23){ }d53(24){ }d56(25){ }d59(26){ }d62(27){ }d65(28){ }d68(29){ }d71(30){ }d74(31){ }d183(102){ }d184(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[7],2[11],3[15],7[16],13[21],14[24],16[29],17[32],18[35],19[38],20[41],21[44],22[47],23[50],24[53],25[56],26[59],27[62],28[65],29[68],30[71],31[74],102[183],103[184]
;; rd  kill	(71) 0[0,1,2,3],1[4,5,6,7],2[8,9,10,11],3[12,13,14,15],7[16],13[21],14[22,23,24],16[27,28,29],17[30,31,32],18[33,34,35],19[36,37,38],20[39,40,41],21[42,43,44],22[45,46,47],23[48,49,50],24[51,52,53],25[54,55,56],26[57,58,59],27[60,61,62],28[63,64,65],29[66,67,68],30[69,70,71],31[72,73,74],102[183],103[184]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[3],1[7],2[11],7[16],13[21],102[183],103[184]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d16(bb 0 insn -1) }u1(13){ d21(bb 0 insn -1) }u2(102){ d183(bb 0 insn -1) }u3(103){ d184(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 117
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 117
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 0[3],1[7],2[11],7[16],13[21],102[183],103[184]
;; rd  gen 	(2) 0[0],117[191]
;; rd  kill	(8) 0[0,1,2,3],14[22,23,24],117[191]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[16],13[21],102[183],103[184]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }
;;   reg 103 { d184(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u18(7){ d16(bb 0 insn -1) }u19(13){ d21(bb 0 insn -1) }u20(102){ d183(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[16],13[21],102[183],103[184]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d16(bb 0 insn -1) }
;;   reg 13 { d21(bb 0 insn -1) }
;;   reg 102 { d183(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 18 to worklist
  Adding insn 13 to worklist
  Adding insn 4 to worklist
Finished finding needed instructions:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 102 sfp) in insn 4:
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 0 r0) in insn 13:
Processing use of (reg 1 r1) in insn 13:
Processing use of (reg 2 r2) in insn 13:
  Adding insn 10 to worklist
Processing use of (reg 3 r3) in insn 13:
  Adding insn 9 to worklist
Processing use of (reg 3 r3) in insn 10:
Processing use of (reg 13 sp) in insn 18:
Processing use of (reg 0 r0) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 1 r1) in insn 18:
  Adding insn 16 to worklist
Processing use of (reg 117) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 102 sfp) in insn 15:
starting the processing of deferred insns
ending the processing of deferred insns


UserPixelSetFunction

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={4d,2u} r1={4d,2u} r2={4d,2u} r3={4d,2u} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,4u,1e} r103={1d,1u} r104={2d} r105={2d} r106={2d} r117={1d,1u} 
;;    total ref usage 213{192d,20u,1e} in 10{8 regular + 2 call} insns.
(note 6 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 6 5 2 (set (mem/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [2 c+0 S4 A32])
        (reg:SI 2 r2 [ c ])) "../System/lcd.c":168:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ c ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../System/lcd.c":169:2 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 3 r3)
        (const_int 1 [0x1])) "../System/lcd.c":169:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 13 2 (set (reg:SI 2 r2)
        (reg:SI 3 r3)) "../System/lcd.c":169:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 1 [0x1])
        (nil)))
(call_insn 13 10 14 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":169:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 14 13 15 2 (debug_marker) "../System/lcd.c":170:2 -1
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 117)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd.c":170:2 7 {*arm_addsi3}
     (nil))
(insn 16 15 17 2 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd.c":170:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 17 16 18 2 (set (reg:SI 0 r0)
        (reg/f:SI 117)) "../System/lcd.c":170:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(call_insn 18 17 0 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":170:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))

;; Function _HW_FillFrame_ (_HW_FillFrame_, funcdef_no=869, decl_uid=12915, cgraph_uid=873, symbol_order=879)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 9 n_edges 10 count 9 (    1)


_HW_FillFrame_

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,7u} r1={6d,3u} r2={5d,2u} r3={5d,2u} r7={1d,8u} r12={6d} r13={1d,11u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={6d,2u} r101={3d} r102={1d,8u} r103={1d,8u,1e} r104={3d} r105={3d} r106={3d} r118={2d,6u} r119={2d,6u} r120={1d,2u} r121={1d,2u} r122={1d,2u} r124={2d,6u} r125={2d,6u} r126={1d,5u} r127={1d,5u} r128={1d,2u} r129={1d,1u} 
;;    total ref usage 389{294d,94u,1e} in 73{70 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 270, 271, 272, 273, 274, 275, 276, 277, 278
;;  reg->defs[] map:	0[0,7] 1[8,13] 2[14,18] 3[19,23] 7[24,24] 12[25,30] 13[31,31] 14[32,35] 15[36,38] 16[39,42] 17[43,46] 18[47,50] 19[51,54] 20[55,58] 21[59,62] 22[63,66] 23[67,70] 24[71,74] 25[75,78] 26[79,82] 27[83,86] 28[87,90] 29[91,94] 30[95,98] 31[99,102] 48[103,105] 49[106,108] 50[109,111] 51[112,114] 52[115,117] 53[118,120] 54[121,123] 55[124,126] 56[127,129] 57[130,132] 58[133,135] 59[136,138] 60[139,141] 61[142,144] 62[145,147] 63[148,150] 64[151,153] 65[154,156] 66[157,159] 67[160,162] 68[163,165] 69[166,168] 70[169,171] 71[172,174] 72[175,177] 73[178,180] 74[181,183] 75[184,186] 76[187,189] 77[190,192] 78[193,195] 79[196,198] 80[199,201] 81[202,204] 82[205,207] 83[208,210] 84[211,213] 85[214,216] 86[217,219] 87[220,222] 88[223,225] 89[226,228] 90[229,231] 91[232,234] 92[235,237] 93[238,240] 94[241,243] 95[244,246] 96[247,249] 97[250,252] 98[253,255] 99[256,258] 100[259,264] 101[265,267] 102[268,268] 103[269,269] 104[270,272] 105[273,275] 106[276,278] 118[279,280] 119[281,282] 120[283,283] 121[284,284] 122[285,285] 124[286,287] 125[288,289] 126[290,290] 127[291,291] 128[292,292] 129[293,293] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d7(0){ }d13(1){ }d18(2){ }d23(3){ }d24(7){ }d31(13){ }d35(14){ }d42(16){ }d46(17){ }d50(18){ }d54(19){ }d58(20){ }d62(21){ }d66(22){ }d70(23){ }d74(24){ }d78(25){ }d82(26){ }d86(27){ }d90(28){ }d94(29){ }d98(30){ }d102(31){ }d268(102){ }d269(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[7],1[13],2[18],3[23],7[24],13[31],14[35],16[42],17[46],18[50],19[54],20[58],21[62],22[66],23[70],24[74],25[78],26[82],27[86],28[90],29[94],30[98],31[102],102[268],103[269]
;; rd  kill	(96) 0[0,1,2,3,4,5,6,7],1[8,9,10,11,12,13],2[14,15,16,17,18],3[19,20,21,22,23],7[24],13[31],14[32,33,34,35],16[39,40,41,42],17[43,44,45,46],18[47,48,49,50],19[51,52,53,54],20[55,56,57,58],21[59,60,61,62],22[63,64,65,66],23[67,68,69,70],24[71,72,73,74],25[75,76,77,78],26[79,80,81,82],27[83,84,85,86],28[87,88,89,90],29[91,92,93,94],30[95,96,97,98],31[99,100,101,102],102[268],103[269]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[7],1[13],2[18],3[23],7[24],13[31],102[268],103[269]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d24(bb 0 insn -1) }u1(13){ d31(bb 0 insn -1) }u2(102){ d268(bb 0 insn -1) }u3(103){ d269(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 124 125 126 127 128
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 124 125 126 127 128
;; live  kill	
;; rd  in  	(8) 0[7],1[13],2[18],3[23],7[24],13[31],102[268],103[269]
;; rd  gen 	(6) 100[264],124[287],125[289],126[290],127[291],128[292]
;; rd  kill	(13) 100[259,260,261,262,263,264],124[286,287],125[288,289],126[290],127[291],128[292]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; rd  out 	(9) 7[24],13[31],102[268],103[269],124[287],125[289],126[290],127[291],128[292]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(7){ d24(bb 0 insn -1) }u14(13){ d31(bb 0 insn -1) }u15(102){ d268(bb 0 insn -1) }u16(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 118
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; live  gen 	 118
;; live  kill	
;; rd  in  	(9) 7[24],13[31],102[268],103[269],124[287],125[289],126[290],127[291],128[292]
;; rd  gen 	(1) 118[280]
;; rd  kill	(2) 118[279,280]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; rd  out 	(9) 7[24],13[31],102[268],103[269],118[280],124[287],125[289],127[291],128[292]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u20(7){ d24(bb 0 insn -1) }u21(13){ d31(bb 0 insn -1) }u22(102){ d268(bb 0 insn -1) }u23(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 126
;; lr  def 	 118 124
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 124 125 126 127 128
;; live  gen 	 118 124
;; live  kill	
;; rd  in  	(9) 7[24],13[31],102[268],103[269],124[287],125[289],126[290],127[291],128[292]
;; rd  gen 	(2) 118[279],124[286]
;; rd  kill	(4) 118[279,280],124[286,287]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; rd  out 	(9) 7[24],13[31],102[268],103[269],118[279],124[286],125[289],127[291],128[292]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 3 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u29(7){ d24(bb 0 insn -1) }u30(13){ d31(bb 0 insn -1) }u31(102){ d268(bb 0 insn -1) }u32(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(11) 7[24],13[31],102[268],103[269],118[279,280],124[286,287],125[289],127[291],128[292]
;; rd  gen 	(1) 100[263]
;; rd  kill	(6) 100[259,260,261,262,263,264]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; rd  out 	(11) 7[24],13[31],102[268],103[269],118[279,280],124[286,287],125[289],127[291],128[292]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 5 )->[6]->( 8 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u38(7){ d24(bb 0 insn -1) }u39(13){ d31(bb 0 insn -1) }u40(102){ d268(bb 0 insn -1) }u41(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127
;; lr  def 	 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  gen 	 119
;; live  kill	
;; rd  in  	(11) 7[24],13[31],102[268],103[269],118[279,280],124[286,287],125[289],127[291],128[292]
;; rd  gen 	(1) 119[282]
;; rd  kill	(2) 119[281,282]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; rd  out 	(11) 7[24],13[31],102[268],103[269],118[279,280],119[282],124[286,287],125[289],128[292]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 5 )->[7]->( 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u45(7){ d24(bb 0 insn -1) }u46(13){ d31(bb 0 insn -1) }u47(102){ d268(bb 0 insn -1) }u48(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 125 127
;; lr  def 	 119 125
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 124 125 127 128
;; live  gen 	 119 125
;; live  kill	
;; rd  in  	(11) 7[24],13[31],102[268],103[269],118[279,280],124[286,287],125[289],127[291],128[292]
;; rd  gen 	(2) 119[281],125[288]
;; rd  kill	(4) 119[281,282],125[288,289]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; rd  out 	(11) 7[24],13[31],102[268],103[269],118[279,280],119[281],124[286,287],125[288],128[292]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 6 7 )->[8]->( 1 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u54(7){ d24(bb 0 insn -1) }u55(13){ d31(bb 0 insn -1) }u56(102){ d268(bb 0 insn -1) }u57(103){ d269(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 120 121 122 129
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 118 119 124 125 128
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 120 121 122 129
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; rd  in  	(13) 7[24],13[31],102[268],103[269],118[279,280],119[281,282],124[286,287],125[288,289],128[292]
;; rd  gen 	(5) 0[0],120[283],121[284],122[285],129[293]
;; rd  kill	(16) 0[0,1,2,3,4,5,6,7],14[32,33,34,35],120[283],121[284],122[285],129[293]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[24],13[31],102[268],103[269]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }
;;   reg 103 { d269(bb 0 insn -1) }

( 8 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u91(0){ d0(bb 8 insn 96) }u92(7){ d24(bb 0 insn -1) }u93(13){ d31(bb 0 insn -1) }u94(102){ d268(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[24],13[31],102[268],103[269]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 8 insn 96) }
;;   reg 7 { d24(bb 0 insn -1) }
;;   reg 13 { d31(bb 0 insn -1) }
;;   reg 102 { d268(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 35 to worklist
  Adding insn 97 to worklist
  Adding insn 83 to worklist
  Adding insn 78 to worklist
  Adding insn 64 to worklist
Finished finding needed instructions:
  Adding insn 96 to worklist
Processing use of (reg 13 sp) in insn 64:
Processing use of (reg 0 r0) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 13 sp) in insn 78:
Processing use of (reg 0 r0) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 1 r1) in insn 78:
  Adding insn 76 to worklist
Processing use of (reg 2 r2) in insn 78:
  Adding insn 75 to worklist
Processing use of (reg 3 r3) in insn 78:
  Adding insn 74 to worklist
Processing use of (reg 119 [ h ]) in insn 74:
  Adding insn 38 to worklist
  Adding insn 45 to worklist
Processing use of (reg 125 [ y1 ]) in insn 45:
  Adding insn 3 to worklist
Processing use of (reg 127 [ y2 ]) in insn 45:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 125 [ y1 ]) in insn 38:
Processing use of (reg 127 [ y2 ]) in insn 38:
Processing use of (reg 118 [ w ]) in insn 75:
  Adding insn 18 to worklist
  Adding insn 25 to worklist
Processing use of (reg 124 [ x1 ]) in insn 25:
  Adding insn 2 to worklist
Processing use of (reg 126 [ x2 ]) in insn 25:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 124 [ x1 ]) in insn 18:
Processing use of (reg 126 [ x2 ]) in insn 18:
Processing use of (reg 125 [ y1 ]) in insn 76:
  Adding insn 9 to worklist
Processing use of (reg 127 [ y2 ]) in insn 9:
Processing use of (reg 124 [ x1 ]) in insn 77:
  Adding insn 8 to worklist
Processing use of (reg 126 [ x2 ]) in insn 8:
Processing use of (reg 13 sp) in insn 83:
Processing use of (reg 0 r0) in insn 83:
  Adding insn 82 to worklist
Processing use of (reg 1 r1) in insn 83:
  Adding insn 81 to worklist
Processing use of (reg 122 [ pixel_count ]) in insn 81:
  Adding insn 71 to worklist
Processing use of (reg 120 [ max_count ]) in insn 71:
  Adding insn 65 to worklist
Processing use of (reg 121 [ pixel_count ]) in insn 71:
  Adding insn 68 to worklist
Processing use of (reg 118 [ w ]) in insn 68:
Processing use of (reg 119 [ h ]) in insn 68:
Processing use of (reg 0 r0) in insn 65:
Processing use of (reg 129 [ c ]) in insn 82:
  Adding insn 80 to worklist
Processing use of (subreg (reg 128 [ c ]) 0) in insn 80:
  Adding insn 6 to worklist
Processing use of (reg 103 afp) in insn 6:
Processing use of (reg 0 r0) in insn 97:
Processing use of (reg 100 cc) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 125 [ y1 ]) in insn 34:
Processing use of (reg 127 [ y2 ]) in insn 34:
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 124 [ x1 ]) in insn 14:
Processing use of (reg 126 [ x2 ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


_HW_FillFrame_

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={8d,7u} r1={6d,3u} r2={5d,2u} r3={5d,2u} r7={1d,8u} r12={6d} r13={1d,11u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={6d,2u} r101={3d} r102={1d,8u} r103={1d,8u,1e} r104={3d} r105={3d} r106={3d} r118={2d,6u} r119={2d,6u} r120={1d,2u} r121={1d,2u} r122={1d,2u} r124={2d,6u} r125={2d,6u} r126={1d,5u} r127={1d,5u} r128={1d,2u} r129={1d,1u} 
;;    total ref usage 389{294d,94u,1e} in 73{70 regular + 3 call} insns.
(note 10 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 10 3 2 (set (reg/v:SI 124 [ x1 ])
        (reg:SI 0 r0 [ x1 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x1 ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 125 [ y1 ])
        (reg:SI 1 r1 [ y1 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y1 ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 126 [ x2 ])
        (reg:SI 2 r2 [ x2 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ x2 ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 127 [ y2 ])
        (reg:SI 3 r3 [ y2 ])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ y2 ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 128 [ c ])
        (mem/c:SI (reg/f:SI 103 afp) [2 c+0 S4 A64])) "../System/lcd.c":176:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 103 afp) [2 c+0 S4 A64])
        (nil)))
(note 7 6 12 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 12 7 13 2 (debug_marker) "../System/lcd.c":177:2 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../System/lcd.c":178:2 -1
     (nil))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 126 [ x2 ])
            (reg/v:SI 124 [ x1 ]))) "../System/lcd.c":178:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) "../System/lcd.c":178:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 22)
(note 16 15 17 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 17 16 18 3 (debug_marker) "../System/lcd.c":178:15 -1
     (nil))
(insn 18 17 19 3 (set (reg/v:SI 118 [ w ])
        (minus:SI (reg/v:SI 126 [ x2 ])
            (reg/v:SI 124 [ x1 ]))) "../System/lcd.c":178:17 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 126 [ x2 ])
        (nil)))
(debug_insn 19 18 22 3 (var_location:SI w (reg/v:SI 118 [ w ])) "../System/lcd.c":178:17 -1
     (nil))
      ; pc falls through to BB 5
(code_label 22 19 23 4 5 (nil) [1 uses])
(note 23 22 24 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 24 23 25 4 (debug_marker) "../System/lcd.c":181:3 -1
     (nil))
(insn 25 24 26 4 (set (reg/v:SI 118 [ w ])
        (minus:SI (reg/v:SI 124 [ x1 ])
            (reg/v:SI 126 [ x2 ]))) "../System/lcd.c":181:5 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 124 [ x1 ])
        (nil)))
(debug_insn 26 25 27 4 (var_location:SI w (reg/v:SI 118 [ w ])) "../System/lcd.c":181:5 -1
     (nil))
(debug_insn 27 26 28 4 (debug_marker) "../System/lcd.c":182:3 -1
     (nil))
(debug_insn 28 27 8 4 (var_location:SI x1 (reg/v:SI 126 [ x2 ])) "../System/lcd.c":182:6 -1
     (nil))
(insn 8 28 29 4 (set (reg/v:SI 124 [ x1 ])
        (reg/v:SI 126 [ x2 ])) "../System/lcd.c":181:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 126 [ x2 ])
        (nil)))
(code_label 29 8 30 5 6 (nil) [0 uses])
(note 30 29 31 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 31 30 32 5 (var_location:SI w (reg/v:SI 118 [ w ])) -1
     (nil))
(debug_insn 32 31 33 5 (var_location:SI x1 (reg/v:SI 124 [ x1 ])) -1
     (nil))
(debug_insn 33 32 34 5 (debug_marker) "../System/lcd.c":184:2 -1
     (nil))
(insn 34 33 35 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 127 [ y2 ])
            (reg/v:SI 125 [ y1 ]))) "../System/lcd.c":184:5 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 36 5 (set (pc)
        (if_then_else (le (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 42)
            (pc))) "../System/lcd.c":184:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 42)
(note 36 35 37 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 37 36 38 6 (debug_marker) "../System/lcd.c":184:15 -1
     (nil))
(insn 38 37 39 6 (set (reg/v:SI 119 [ h ])
        (minus:SI (reg/v:SI 127 [ y2 ])
            (reg/v:SI 125 [ y1 ]))) "../System/lcd.c":184:17 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 127 [ y2 ])
        (nil)))
(debug_insn 39 38 42 6 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/lcd.c":184:17 -1
     (nil))
      ; pc falls through to BB 8
(code_label 42 39 43 7 7 (nil) [1 uses])
(note 43 42 44 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 44 43 45 7 (debug_marker) "../System/lcd.c":187:3 -1
     (nil))
(insn 45 44 46 7 (set (reg/v:SI 119 [ h ])
        (minus:SI (reg/v:SI 125 [ y1 ])
            (reg/v:SI 127 [ y2 ]))) "../System/lcd.c":187:5 45 {*arm_subsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 125 [ y1 ])
        (nil)))
(debug_insn 46 45 47 7 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/lcd.c":187:5 -1
     (nil))
(debug_insn 47 46 48 7 (debug_marker) "../System/lcd.c":188:3 -1
     (nil))
(debug_insn 48 47 9 7 (var_location:SI y1 (reg/v:SI 127 [ y2 ])) "../System/lcd.c":188:6 -1
     (nil))
(insn 9 48 49 7 (set (reg/v:SI 125 [ y1 ])
        (reg/v:SI 127 [ y2 ])) "../System/lcd.c":187:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 127 [ y2 ])
        (nil)))
(code_label 49 9 50 8 8 (nil) [0 uses])
(note 50 49 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(debug_insn 51 50 52 8 (var_location:SI h (reg/v:SI 119 [ h ])) -1
     (nil))
(debug_insn 52 51 53 8 (var_location:SI y1 (reg/v:SI 125 [ y1 ])) -1
     (nil))
(debug_insn 53 52 56 8 (debug_marker) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 56 53 57 8 (var_location:SI x (reg/v:SI 124 [ x1 ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 57 56 58 8 (var_location:SI y (reg/v:SI 125 [ y1 ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 58 57 59 8 (var_location:SI w (reg/v:SI 118 [ w ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 59 58 60 8 (var_location:SI h (reg/v:SI 119 [ h ])) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 60 59 61 8 (var_location:HI c (subreg:HI (reg/v:SI 128 [ c ]) 0)) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 61 60 62 8 (debug_marker:BLK) "../System/lcd.c":69:6 -1
     (nil))
(debug_insn 62 61 63 8 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 63 62 64 8 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 64 63 65 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 65 64 66 8 (set (reg/v:SI 120 [ max_count ])
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 66 65 67 8 (var_location:SI max_count (reg/v:SI 120 [ max_count ])) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 67 66 68 8 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 68 67 69 8 (set (reg/v:SI 121 [ pixel_count ])
        (mult:SI (reg/v:SI 119 [ h ])
            (reg/v:SI 118 [ w ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 69 68 70 8 (var_location:SI pixel_count (reg/v:SI 121 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 70 69 71 8 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 71 70 72 8 (parallel [
            (set (reg/v:SI 122 [ pixel_count ])
                (umin:SI (reg/v:SI 120 [ max_count ])
                    (reg/v:SI 121 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg/v:SI 121 [ pixel_count ])
        (expr_list:REG_DEAD (reg/v:SI 120 [ max_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 72 71 73 8 (var_location:SI pixel_count (reg/v:SI 122 [ pixel_count ])) -1
     (nil))
(debug_insn 73 72 74 8 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 74 73 75 8 (set (reg:SI 3 r3)
        (reg/v:SI 119 [ h ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ h ])
        (nil)))
(insn 75 74 76 8 (set (reg:SI 2 r2)
        (reg/v:SI 118 [ w ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ w ])
        (nil)))
(insn 76 75 77 8 (set (reg:SI 1 r1)
        (reg/v:SI 125 [ y1 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 125 [ y1 ])
        (nil)))
(insn 77 76 78 8 (set (reg:SI 0 r0)
        (reg/v:SI 124 [ x1 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ x1 ])
        (nil)))
(call_insn 78 77 79 8 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 79 78 80 8 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 80 79 81 8 (set (reg:SI 129 [ c ])
        (zero_extend:SI (subreg:HI (reg/v:SI 128 [ c ]) 0))) "../System/lcd.c":79:2 1005 {*thumb2_zero_extendhisi2_v6}
     (expr_list:REG_DEAD (reg/v:SI 128 [ c ])
        (nil)))
(insn 81 80 82 8 (set (reg:SI 1 r1)
        (reg/v:SI 122 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 122 [ pixel_count ])
        (nil)))
(insn 82 81 83 8 (set (reg:SI 0 r0)
        (reg:SI 129 [ c ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ c ])
        (nil)))
(call_insn 83 82 84 8 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":79:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 84 83 85 8 (var_location:SI x (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 85 84 86 8 (var_location:SI y (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 86 85 87 8 (var_location:SI w (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 87 86 88 8 (var_location:SI h (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 88 87 89 8 (var_location:HI c (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 89 88 90 8 (var_location:SI pixel_count (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 90 89 91 8 (var_location:SI max_count (clobber (const_int 0 [0]))) "../System/lcd.c":191:2 -1
     (nil))
(debug_insn 91 90 96 8 (debug_marker) "../System/lcd.c":193:2 -1
     (nil))
(insn 96 91 97 8 (set (reg/i:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":194:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 97 96 0 8 (use (reg/i:SI 0 r0)) "../System/lcd.c":194:1 -1
     (nil))

;; Function LCD_DisplayBuffer (LCD_DisplayBuffer, funcdef_no=862, decl_uid=11870, cgraph_uid=866, symbol_order=872)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LCD_DisplayBuffer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={4d,2u} r1={4d,2u} r2={3d,2u} r3={3d,2u} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,2u} r103={1d,2u} r104={2d} r105={2d} r106={2d} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 215{193d,22u,0e} in 10{8 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 183, 184, 185, 186, 187, 188
;;  reg->defs[] map:	0[0,3] 1[4,7] 2[8,10] 3[11,13] 7[14,14] 12[15,18] 13[19,19] 14[20,22] 15[23,24] 16[25,27] 17[28,30] 18[31,33] 19[34,36] 20[37,39] 21[40,42] 22[43,45] 23[46,48] 24[49,51] 25[52,54] 26[55,57] 27[58,60] 28[61,63] 29[64,66] 30[67,69] 31[70,72] 48[73,74] 49[75,76] 50[77,78] 51[79,80] 52[81,82] 53[83,84] 54[85,86] 55[87,88] 56[89,90] 57[91,92] 58[93,94] 59[95,96] 60[97,98] 61[99,100] 62[101,102] 63[103,104] 64[105,106] 65[107,108] 66[109,110] 67[111,112] 68[113,114] 69[115,116] 70[117,118] 71[119,120] 72[121,122] 73[123,124] 74[125,126] 75[127,128] 76[129,130] 77[131,132] 78[133,134] 79[135,136] 80[137,138] 81[139,140] 82[141,142] 83[143,144] 84[145,146] 85[147,148] 86[149,150] 87[151,152] 88[153,154] 89[155,156] 90[157,158] 91[159,160] 92[161,162] 93[163,164] 94[165,166] 95[167,168] 96[169,170] 97[171,172] 98[173,174] 99[175,176] 100[177,178] 101[179,180] 102[181,181] 103[182,182] 104[183,184] 105[185,186] 106[187,188] 121[189,189] 122[190,190] 123[191,191] 124[192,192] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d3(0){ }d7(1){ }d10(2){ }d13(3){ }d14(7){ }d19(13){ }d22(14){ }d27(16){ }d30(17){ }d33(18){ }d36(19){ }d39(20){ }d42(21){ }d45(22){ }d48(23){ }d51(24){ }d54(25){ }d57(26){ }d60(27){ }d63(28){ }d66(29){ }d69(30){ }d72(31){ }d181(102){ }d182(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[3],1[7],2[10],3[13],7[14],13[19],14[22],16[27],17[30],18[33],19[36],20[39],21[42],22[45],23[48],24[51],25[54],26[57],27[60],28[63],29[66],30[69],31[72],102[181],103[182]
;; rd  kill	(69) 0[0,1,2,3],1[4,5,6,7],2[8,9,10],3[11,12,13],7[14],13[19],14[20,21,22],16[25,26,27],17[28,29,30],18[31,32,33],19[34,35,36],20[37,38,39],21[40,41,42],22[43,44,45],23[46,47,48],24[49,50,51],25[52,53,54],26[55,56,57],27[58,59,60],28[61,62,63],29[64,65,66],30[67,68,69],31[70,71,72],102[181],103[182]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[3],1[7],2[10],3[13],7[14],13[19],102[181],103[182]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d14(bb 0 insn -1) }u1(13){ d19(bb 0 insn -1) }u2(102){ d181(bb 0 insn -1) }u3(103){ d182(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 121 122 123 124
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 121 122 123 124
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(8) 0[3],1[7],2[10],3[13],7[14],13[19],102[181],103[182]
;; rd  gen 	(5) 0[0],121[189],122[190],123[191],124[192]
;; rd  kill	(8) 0[0,1,2,3],121[189],122[190],123[191],124[192]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[14],13[19],102[181],103[182]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d14(bb 0 insn -1) }
;;   reg 13 { d19(bb 0 insn -1) }
;;   reg 102 { d181(bb 0 insn -1) }
;;   reg 103 { d182(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u19(7){ d14(bb 0 insn -1) }u20(13){ d19(bb 0 insn -1) }u21(102){ d181(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[14],13[19],102[181],103[182]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d14(bb 0 insn -1) }
;;   reg 13 { d19(bb 0 insn -1) }
;;   reg 102 { d181(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 20 to worklist
  Adding insn 15 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 15:
Processing use of (reg 0 r0) in insn 15:
Processing use of (reg 1 r1) in insn 15:
Processing use of (reg 2 r2) in insn 15:
Processing use of (reg 3 r3) in insn 15:
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 1 r1) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 124) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 121 [ w ]) in insn 17:
  Adding insn 4 to worklist
Processing use of (reg 122 [ h ]) in insn 17:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 123 [ data ]) in insn 19:
  Adding insn 6 to worklist
Processing use of (reg 103 afp) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


LCD_DisplayBuffer

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={4d,2u} r1={4d,2u} r2={3d,2u} r3={3d,2u} r7={1d,2u} r12={4d} r13={1d,4u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={2d} r101={2d} r102={1d,2u} r103={1d,2u} r104={2d} r105={2d} r106={2d} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} 
;;    total ref usage 215{193d,22u,0e} in 10{8 regular + 2 call} insns.
(note 8 0 4 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 4 8 5 2 (set (reg/v:SI 121 [ w ])
        (reg:SI 2 r2 [ w ])) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 5 4 6 2 (set (reg/v:SI 122 [ h ])
        (reg:SI 3 r3 [ h ])) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 7 2 (set (reg/v/f:SI 123 [ data ])
        (mem/f/c:SI (reg/f:SI 103 afp) [4 data+0 S4 A64])) "../System/lcd.c":39:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 7 15 2 (debug_marker) "../System/lcd.c":40:8 -1
     (nil))
(call_insn 15 10 16 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":40:8 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd.c":41:8 -1
     (nil))
(insn 17 16 18 2 (set (reg:SI 124)
        (mult:SI (reg/v:SI 122 [ h ])
            (reg/v:SI 121 [ w ]))) "../System/lcd.c":41:32 56 {*mul}
     (expr_list:REG_DEAD (reg/v:SI 122 [ h ])
        (expr_list:REG_DEAD (reg/v:SI 121 [ w ])
            (nil))))
(insn 18 17 19 2 (set (reg:SI 1 r1)
        (reg:SI 124)) "../System/lcd.c":41:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124)
        (nil)))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (reg/v/f:SI 123 [ data ])) "../System/lcd.c":41:8 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ data ])
        (nil)))
(call_insn/j 20 19 0 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":41:8 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))

;; Function LCD_FillRect (LCD_FillRect, funcdef_no=864, decl_uid=11878, cgraph_uid=868, symbol_order=874)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LCD_FillRect

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={6d,3u} r2={5d,2u} r3={5d,2u} r7={1d,2u} r12={6d} r13={1d,5u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,2u} r103={1d,2u} r104={3d} r105={3d} r106={3d} r113={1d,2u} r114={1d,2u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,2u} r120={1d,1u} 
;;    total ref usage 320{284d,36u,0e} in 26{23 regular + 3 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 267, 268, 269, 270, 271, 272, 273, 274, 275
;;  reg->defs[] map:	0[0,6] 1[7,12] 2[13,17] 3[18,22] 7[23,23] 12[24,29] 13[30,30] 14[31,34] 15[35,37] 16[38,41] 17[42,45] 18[46,49] 19[50,53] 20[54,57] 21[58,61] 22[62,65] 23[66,69] 24[70,73] 25[74,77] 26[78,81] 27[82,85] 28[86,89] 29[90,93] 30[94,97] 31[98,101] 48[102,104] 49[105,107] 50[108,110] 51[111,113] 52[114,116] 53[117,119] 54[120,122] 55[123,125] 56[126,128] 57[129,131] 58[132,134] 59[135,137] 60[138,140] 61[141,143] 62[144,146] 63[147,149] 64[150,152] 65[153,155] 66[156,158] 67[159,161] 68[162,164] 69[165,167] 70[168,170] 71[171,173] 72[174,176] 73[177,179] 74[180,182] 75[183,185] 76[186,188] 77[189,191] 78[192,194] 79[195,197] 80[198,200] 81[201,203] 82[204,206] 83[207,209] 84[210,212] 85[213,215] 86[216,218] 87[219,221] 88[222,224] 89[225,227] 90[228,230] 91[231,233] 92[234,236] 93[237,239] 94[240,242] 95[243,245] 96[246,248] 97[249,251] 98[252,254] 99[255,257] 100[258,261] 101[262,264] 102[265,265] 103[266,266] 104[267,269] 105[270,272] 106[273,275] 113[276,276] 114[277,277] 115[278,278] 116[279,279] 117[280,280] 118[281,281] 119[282,282] 120[283,283] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d6(0){ }d12(1){ }d17(2){ }d22(3){ }d23(7){ }d30(13){ }d34(14){ }d41(16){ }d45(17){ }d49(18){ }d53(19){ }d57(20){ }d61(21){ }d65(22){ }d69(23){ }d73(24){ }d77(25){ }d81(26){ }d85(27){ }d89(28){ }d93(29){ }d97(30){ }d101(31){ }d265(102){ }d266(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[6],1[12],2[17],3[22],7[23],13[30],14[34],16[41],17[45],18[49],19[53],20[57],21[61],22[65],23[69],24[73],25[77],26[81],27[85],28[89],29[93],30[97],31[101],102[265],103[266]
;; rd  kill	(95) 0[0,1,2,3,4,5,6],1[7,8,9,10,11,12],2[13,14,15,16,17],3[18,19,20,21,22],7[23],13[30],14[31,32,33,34],16[38,39,40,41],17[42,43,44,45],18[46,47,48,49],19[50,51,52,53],20[54,55,56,57],21[58,59,60,61],22[62,63,64,65],23[66,67,68,69],24[70,71,72,73],25[74,75,76,77],26[78,79,80,81],27[82,83,84,85],28[86,87,88,89],29[90,91,92,93],30[94,95,96,97],31[98,99,100,101],102[265],103[266]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(8) 0[6],1[12],2[17],3[22],7[23],13[30],102[265],103[266]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d23(bb 0 insn -1) }u1(13){ d30(bb 0 insn -1) }u2(102){ d265(bb 0 insn -1) }u3(103){ d266(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119 120
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 113 114 115 116 117 118 119 120
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; rd  in  	(8) 0[6],1[12],2[17],3[22],7[23],13[30],102[265],103[266]
;; rd  gen 	(9) 0[0],113[276],114[277],115[278],116[279],117[280],118[281],119[282],120[283]
;; rd  kill	(15) 0[0,1,2,3,4,5,6],113[276],114[277],115[278],116[279],117[280],118[281],119[282],120[283]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[23],13[30],102[265],103[266]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d23(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d265(bb 0 insn -1) }
;;   reg 103 { d266(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u33(7){ d23(bb 0 insn -1) }u34(13){ d30(bb 0 insn -1) }u35(102){ d265(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[23],13[30],102[265],103[266]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d23(bb 0 insn -1) }
;;   reg 13 { d30(bb 0 insn -1) }
;;   reg 102 { d265(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 30 to worklist
  Adding insn 26 to worklist
  Adding insn 12 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 12:
Processing use of (reg 0 r0) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 0 r0) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 1 r1) in insn 26:
  Adding insn 24 to worklist
Processing use of (reg 2 r2) in insn 26:
  Adding insn 23 to worklist
Processing use of (reg 3 r3) in insn 26:
  Adding insn 22 to worklist
Processing use of (reg 119 [ h ]) in insn 22:
  Adding insn 5 to worklist
Processing use of (reg 3 r3) in insn 5:
Processing use of (reg 118 [ w ]) in insn 23:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
Processing use of (reg 117 [ y ]) in insn 24:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 116 [ x ]) in insn 25:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 30:
Processing use of (reg 0 r0) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 1 r1) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 115 [ pixel_count ]) in insn 28:
  Adding insn 19 to worklist
Processing use of (reg 113 [ max_count ]) in insn 19:
  Adding insn 13 to worklist
Processing use of (reg 114 [ pixel_count ]) in insn 19:
  Adding insn 16 to worklist
Processing use of (reg 118 [ w ]) in insn 16:
Processing use of (reg 119 [ h ]) in insn 16:
Processing use of (reg 0 r0) in insn 13:
Processing use of (reg 120 [ c ]) in insn 29:
  Adding insn 6 to worklist
Processing use of (reg 103 afp) in insn 6:
starting the processing of deferred insns
ending the processing of deferred insns


LCD_FillRect

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={7d,5u} r1={6d,3u} r2={5d,2u} r3={5d,2u} r7={1d,2u} r12={6d} r13={1d,5u} r14={4d} r15={3d} r16={4d} r17={4d} r18={4d} r19={4d} r20={4d} r21={4d} r22={4d} r23={4d} r24={4d} r25={4d} r26={4d} r27={4d} r28={4d} r29={4d} r30={4d} r31={4d} r48={3d} r49={3d} r50={3d} r51={3d} r52={3d} r53={3d} r54={3d} r55={3d} r56={3d} r57={3d} r58={3d} r59={3d} r60={3d} r61={3d} r62={3d} r63={3d} r64={3d} r65={3d} r66={3d} r67={3d} r68={3d} r69={3d} r70={3d} r71={3d} r72={3d} r73={3d} r74={3d} r75={3d} r76={3d} r77={3d} r78={3d} r79={3d} r80={3d} r81={3d} r82={3d} r83={3d} r84={3d} r85={3d} r86={3d} r87={3d} r88={3d} r89={3d} r90={3d} r91={3d} r92={3d} r93={3d} r94={3d} r95={3d} r96={3d} r97={3d} r98={3d} r99={3d} r100={4d} r101={3d} r102={1d,2u} r103={1d,2u} r104={3d} r105={3d} r106={3d} r113={1d,2u} r114={1d,2u} r115={1d,2u} r116={1d,1u} r117={1d,1u} r118={1d,2u} r119={1d,2u} r120={1d,1u} 
;;    total ref usage 320{284d,36u,0e} in 26{23 regular + 3 call} insns.
(note 8 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 8 3 2 (set (reg/v:SI 116 [ x ])
        (reg:SI 0 r0 [ x ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ x ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 117 [ y ])
        (reg:SI 1 r1 [ y ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ y ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 118 [ w ])
        (reg:SI 2 r2 [ w ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ w ])
        (nil)))
(insn 5 4 6 2 (set (reg/v:SI 119 [ h ])
        (reg:SI 3 r3 [ h ])) "../System/lcd.c":70:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 3 r3 [ h ])
        (nil)))
(insn 6 5 7 2 (set (reg/v:SI 120 [ c ])
        (zero_extend:SI (mem/c:HI (reg/f:SI 103 afp) [1 c+0 S2 A64]))) "../System/lcd.c":70:1 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(note 7 6 10 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 10 7 11 2 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 12 11 13 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 13 12 14 2 (set (reg/v:SI 113 [ max_count ])
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 14 13 15 2 (var_location:SI max_count (reg/v:SI 113 [ max_count ])) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 16 15 17 2 (set (reg/v:SI 114 [ pixel_count ])
        (mult:SI (reg/v:SI 119 [ h ])
            (reg/v:SI 118 [ w ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 17 16 18 2 (var_location:SI pixel_count (reg/v:SI 114 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 19 18 20 2 (parallel [
            (set (reg/v:SI 115 [ pixel_count ])
                (umin:SI (reg/v:SI 113 [ max_count ])
                    (reg/v:SI 114 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg/v:SI 114 [ pixel_count ])
        (expr_list:REG_DEAD (reg/v:SI 113 [ max_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 20 19 21 2 (var_location:SI pixel_count (reg/v:SI 115 [ pixel_count ])) -1
     (nil))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 3 r3)
        (reg/v:SI 119 [ h ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 119 [ h ])
        (nil)))
(insn 23 22 24 2 (set (reg:SI 2 r2)
        (reg/v:SI 118 [ w ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 118 [ w ])
        (nil)))
(insn 24 23 25 2 (set (reg:SI 1 r1)
        (reg/v:SI 117 [ y ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ y ])
        (nil)))
(insn 25 24 26 2 (set (reg:SI 0 r0)
        (reg/v:SI 116 [ x ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ x ])
        (nil)))
(call_insn 26 25 27 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 27 26 28 2 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 28 27 29 2 (set (reg:SI 1 r1)
        (reg/v:SI 115 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 115 [ pixel_count ])
        (nil)))
(insn 29 28 30 2 (set (reg:SI 0 r0)
        (reg/v:SI 120 [ c ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 120 [ c ])
        (nil)))
(call_insn/j 30 29 0 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":79:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))

;; Function LCD_Init (LCD_Init, funcdef_no=865, decl_uid=11871, cgraph_uid=869, symbol_order=875)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LCD_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={20d,11u} r1={15d,4u} r2={13d,1u} r3={13d,1u} r7={1d,2u} r12={22d} r13={1d,13u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={12d} r101={11d} r102={1d,2u} r103={1d,1u} r104={11d} r105={11d} r106={11d} r113={1d,3u} r114={1d,3u} r115={1d,2u} r116={1d,2u} r117={1d,2u} r118={1d,2u} r119={1d,2u} 
;;    total ref usage 988{937d,51u,0e} in 67{56 regular + 11 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929
;;  reg->defs[] map:	0[0,19] 1[20,34] 2[35,47] 3[48,60] 7[61,61] 12[62,83] 13[84,84] 14[85,96] 15[97,107] 16[108,119] 17[120,131] 18[132,143] 19[144,155] 20[156,167] 21[168,179] 22[180,191] 23[192,203] 24[204,215] 25[216,227] 26[228,239] 27[240,251] 28[252,263] 29[264,275] 30[276,287] 31[288,299] 48[300,310] 49[311,321] 50[322,332] 51[333,343] 52[344,354] 53[355,365] 54[366,376] 55[377,387] 56[388,398] 57[399,409] 58[410,420] 59[421,431] 60[432,442] 61[443,453] 62[454,464] 63[465,475] 64[476,486] 65[487,497] 66[498,508] 67[509,519] 68[520,530] 69[531,541] 70[542,552] 71[553,563] 72[564,574] 73[575,585] 74[586,596] 75[597,607] 76[608,618] 77[619,629] 78[630,640] 79[641,651] 80[652,662] 81[663,673] 82[674,684] 83[685,695] 84[696,706] 85[707,717] 86[718,728] 87[729,739] 88[740,750] 89[751,761] 90[762,772] 91[773,783] 92[784,794] 93[795,805] 94[806,816] 95[817,827] 96[828,838] 97[839,849] 98[850,860] 99[861,871] 100[872,883] 101[884,894] 102[895,895] 103[896,896] 104[897,907] 105[908,918] 106[919,929] 113[930,930] 114[931,931] 115[932,932] 116[933,933] 117[934,934] 118[935,935] 119[936,936] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d19(0){ }d34(1){ }d47(2){ }d60(3){ }d61(7){ }d84(13){ }d96(14){ }d119(16){ }d131(17){ }d143(18){ }d155(19){ }d167(20){ }d179(21){ }d191(22){ }d203(23){ }d215(24){ }d227(25){ }d239(26){ }d251(27){ }d263(28){ }d275(29){ }d287(30){ }d299(31){ }d895(102){ }d896(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[19],1[34],2[47],3[60],7[61],13[84],14[96],16[119],17[131],18[143],19[155],20[167],21[179],22[191],23[203],24[215],25[227],26[239],27[251],28[263],29[275],30[287],31[299],102[895],103[896]
;; rd  kill	(269) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19],1[20,21,22,23,24,25,26,27,28,29,30,31,32,33,34],2[35,36,37,38,39,40,41,42,43,44,45,46,47],3[48,49,50,51,52,53,54,55,56,57,58,59,60],7[61],13[84],14[85,86,87,88,89,90,91,92,93,94,95,96],16[108,109,110,111,112,113,114,115,116,117,118,119],17[120,121,122,123,124,125,126,127,128,129,130,131],18[132,133,134,135,136,137,138,139,140,141,142,143],19[144,145,146,147,148,149,150,151,152,153,154,155],20[156,157,158,159,160,161,162,163,164,165,166,167],21[168,169,170,171,172,173,174,175,176,177,178,179],22[180,181,182,183,184,185,186,187,188,189,190,191],23[192,193,194,195,196,197,198,199,200,201,202,203],24[204,205,206,207,208,209,210,211,212,213,214,215],25[216,217,218,219,220,221,222,223,224,225,226,227],26[228,229,230,231,232,233,234,235,236,237,238,239],27[240,241,242,243,244,245,246,247,248,249,250,251],28[252,253,254,255,256,257,258,259,260,261,262,263],29[264,265,266,267,268,269,270,271,272,273,274,275],30[276,277,278,279,280,281,282,283,284,285,286,287],31[288,289,290,291,292,293,294,295,296,297,298,299],102[895],103[896]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[61],13[84],102[895],103[896]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d61(bb 0 insn -1) }u1(13){ d84(bb 0 insn -1) }u2(102){ d895(bb 0 insn -1) }u3(103){ d896(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 113 114 115 116 117 118 119
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; rd  in  	(4) 7[61],13[84],102[895],103[896]
;; rd  gen 	(7) 113[930],114[931],115[932],116[933],117[934],118[935],119[936]
;; rd  kill	(7) 113[930],114[931],115[932],116[933],117[934],118[935],119[936]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[61],13[84],102[895],103[896]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d61(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 102 { d895(bb 0 insn -1) }
;;   reg 103 { d896(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u48(7){ d61(bb 0 insn -1) }u49(13){ d84(bb 0 insn -1) }u50(102){ d895(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[61],13[84],102[895],103[896]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d61(bb 0 insn -1) }
;;   reg 13 { d84(bb 0 insn -1) }
;;   reg 102 { d895(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 73 to worklist
  Adding insn 71 to worklist
  Adding insn 62 to worklist
  Adding insn 58 to worklist
  Adding insn 44 to worklist
  Adding insn 34 to worklist
  Adding insn 31 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 20 to worklist
  Adding insn 17 to worklist
  Adding insn 13 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
Processing use of (reg 118) in insn 10:
  Adding insn 8 to worklist
Processing use of (reg 119) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 13 sp) in insn 13:
Processing use of (reg 0 r0) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 118) in insn 17:
Processing use of (reg 119) in insn 17:
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 13 sp) in insn 24:
Processing use of (reg 0 r0) in insn 24:
  Adding insn 23 to worklist
Processing use of (reg 1 r1) in insn 24:
  Adding insn 22 to worklist
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 13 sp) in insn 31:
Processing use of (reg 0 r0) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 13 sp) in insn 34:
Processing use of (reg 0 r0) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 13 sp) in insn 44:
Processing use of (reg 0 r0) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 13 sp) in insn 58:
Processing use of (reg 0 r0) in insn 58:
  Adding insn 57 to worklist
Processing use of (reg 1 r1) in insn 58:
  Adding insn 56 to worklist
Processing use of (reg 2 r2) in insn 58:
  Adding insn 55 to worklist
Processing use of (reg 3 r3) in insn 58:
  Adding insn 54 to worklist
Processing use of (reg 114 [ _9 ]) in insn 54:
  Adding insn 35 to worklist
Processing use of (reg 0 r0) in insn 35:
Processing use of (reg 113 [ _8 ]) in insn 55:
  Adding insn 32 to worklist
Processing use of (reg 0 r0) in insn 32:
Processing use of (reg 1 r1) in insn 57:
Processing use of (reg 13 sp) in insn 62:
Processing use of (reg 0 r0) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 1 r1) in insn 62:
  Adding insn 60 to worklist
Processing use of (reg 117 [ pixel_count ]) in insn 60:
  Adding insn 51 to worklist
Processing use of (reg 115 [ max_count ]) in insn 51:
  Adding insn 45 to worklist
Processing use of (reg 116 [ pixel_count ]) in insn 51:
  Adding insn 48 to worklist
Processing use of (reg 113 [ _8 ]) in insn 48:
Processing use of (reg 114 [ _9 ]) in insn 48:
Processing use of (reg 0 r0) in insn 45:
Processing use of (reg 13 sp) in insn 71:
Processing use of (reg 13 sp) in insn 73:
starting the processing of deferred insns
ending the processing of deferred insns


LCD_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={20d,11u} r1={15d,4u} r2={13d,1u} r3={13d,1u} r7={1d,2u} r12={22d} r13={1d,13u} r14={12d} r15={11d} r16={12d} r17={12d} r18={12d} r19={12d} r20={12d} r21={12d} r22={12d} r23={12d} r24={12d} r25={12d} r26={12d} r27={12d} r28={12d} r29={12d} r30={12d} r31={12d} r48={11d} r49={11d} r50={11d} r51={11d} r52={11d} r53={11d} r54={11d} r55={11d} r56={11d} r57={11d} r58={11d} r59={11d} r60={11d} r61={11d} r62={11d} r63={11d} r64={11d} r65={11d} r66={11d} r67={11d} r68={11d} r69={11d} r70={11d} r71={11d} r72={11d} r73={11d} r74={11d} r75={11d} r76={11d} r77={11d} r78={11d} r79={11d} r80={11d} r81={11d} r82={11d} r83={11d} r84={11d} r85={11d} r86={11d} r87={11d} r88={11d} r89={11d} r90={11d} r91={11d} r92={11d} r93={11d} r94={11d} r95={11d} r96={11d} r97={11d} r98={11d} r99={11d} r100={12d} r101={11d} r102={1d,2u} r103={1d,1u} r104={11d} r105={11d} r106={11d} r113={1d,3u} r114={1d,3u} r115={1d,2u} r116={1d,2u} r117={1d,2u} r118={1d,2u} r119={1d,2u} 
;;    total ref usage 988{937d,51u,0e} in 67{56 regular + 11 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd.c":95:2 -1
     (nil))
(debug_insn 6 5 7 2 (debug_marker:BLK) "../System/lcd.c":49:13 -1
     (nil))
(debug_insn 7 6 8 2 (debug_marker) "../System/lcd.c":51:2 -1
     (nil))
(insn 8 7 9 2 (set (reg/f:SI 118)
        (const_int 1207962624 [0x48000c00])) "../System/lcd.c":51:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (reg:SI 119)
        (const_int 8 [0x8])) "../System/lcd.c":51:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 9 11 2 (set (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 40 [0x28])) [7 MEM[(struct GPIO_TypeDef *)1207962624B].BRR+0 S4 A64])
        (reg:SI 119)) "../System/lcd.c":51:2 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd.c":52:2 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 0 r0)
        (const_int 120 [0x78])) "../System/lcd.c":52:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 13 12 14 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":52:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 14 13 17 2 (debug_marker) "../System/lcd.c":53:2 -1
     (nil))
(insn 17 14 18 2 (set (mem/v:SI (plus:SI (reg/f:SI 118)
                (const_int 24 [0x18])) [7 MEM[(struct GPIO_TypeDef *)1207962624B].BSRR+0 S4 A64])
        (reg:SI 119)) "../System/lcd.c":53:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 119)
        (expr_list:REG_DEAD (reg/f:SI 118)
            (nil))))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd.c":54:2 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (const_int 120 [0x78])) "../System/lcd.c":54:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 20 19 21 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":54:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 21 20 22 2 (debug_marker) "../System/lcd.c":98:2 -1
     (nil))
(insn 22 21 23 2 (set (reg:SI 1 r1)
        (const_int 3 [0x3])) "../System/lcd.c":98:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 23 22 24 2 (set (reg:SI 0 r0)
        (const_int 85 [0x55])) "../System/lcd.c":98:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 24 23 25 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_Init") [flags 0x41]  <function_decl 0000000006c72700 ILI9341_Init>) [0 ILI9341_Init S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":98:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_Init") [flags 0x41]  <function_decl 0000000006c72700 ILI9341_Init>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 25 24 26 2 (debug_marker) "../System/lcd.c":99:2 -1
     (nil))
(call_insn 26 25 27 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_DisplayOn") [flags 0x41]  <function_decl 0000000006c72900 ILI9341_DisplayOn>) [0 ILI9341_DisplayOn S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":99:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_DisplayOn") [flags 0x41]  <function_decl 0000000006c72900 ILI9341_DisplayOn>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 27 26 28 2 (debug_marker) "../System/lcd.c":101:2 -1
     (nil))
(debug_insn 28 27 29 2 (debug_marker:BLK) "../System/lcd.c":118:6 -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/lcd.c":120:5 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 31 30 32 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 32 31 33 2 (set (reg:SI 113 [ _8 ])
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 33 32 34 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 34 33 35 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 35 34 36 2 (set (reg:SI 114 [ _9 ])
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 36 35 37 2 (var_location:SI x (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 37 36 38 2 (var_location:SI y (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 38 37 39 2 (var_location:SI w (reg:SI 113 [ _8 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 39 38 40 2 (var_location:SI h (reg:SI 114 [ _9 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 40 39 41 2 (var_location:HI c (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 41 40 42 2 (debug_marker:BLK) "../System/lcd.c":69:6 -1
     (nil))
(debug_insn 42 41 43 2 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 44 43 45 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 45 44 46 2 (set (reg/v:SI 115 [ max_count ])
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 46 45 47 2 (var_location:SI max_count (reg/v:SI 115 [ max_count ])) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 47 46 48 2 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 48 47 49 2 (set (reg/v:SI 116 [ pixel_count ])
        (mult:SI (reg:SI 114 [ _9 ])
            (reg:SI 113 [ _8 ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 49 48 50 2 (var_location:SI pixel_count (reg/v:SI 116 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 50 49 51 2 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 51 50 52 2 (parallel [
            (set (reg/v:SI 117 [ pixel_count ])
                (umin:SI (reg/v:SI 115 [ max_count ])
                    (reg/v:SI 116 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg/v:SI 116 [ pixel_count ])
        (expr_list:REG_DEAD (reg/v:SI 115 [ max_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 52 51 53 2 (var_location:SI pixel_count (reg/v:SI 117 [ pixel_count ])) -1
     (nil))
(debug_insn 53 52 54 2 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 54 53 55 2 (set (reg:SI 3 r3)
        (reg:SI 114 [ _9 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _9 ])
        (nil)))
(insn 55 54 56 2 (set (reg:SI 2 r2)
        (reg:SI 113 [ _8 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _8 ])
        (nil)))
(insn 56 55 57 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 57 56 58 2 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 58 57 59 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 59 58 60 2 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 60 59 61 2 (set (reg:SI 1 r1)
        (reg/v:SI 117 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ pixel_count ])
        (nil)))
(insn 61 60 62 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 62 61 63 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":79:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 63 62 64 2 (var_location:SI x (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 64 63 65 2 (var_location:SI y (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 65 64 66 2 (var_location:SI w (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 66 65 67 2 (var_location:SI h (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 67 66 68 2 (var_location:HI c (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 68 67 69 2 (var_location:SI max_count (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 69 68 70 2 (var_location:SI pixel_count (clobber (const_int 0 [0]))) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 70 69 71 2 (debug_marker) "../System/lcd.c":105:2 -1
     (nil))
(call_insn 71 70 72 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_WaitTransfer") [flags 0x41]  <function_decl 0000000006c72800 ILI9341_WaitTransfer>) [0 ILI9341_WaitTransfer S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":105:2 290 {*call_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_WaitTransfer") [flags 0x41]  <function_decl 0000000006c72800 ILI9341_WaitTransfer>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))
(debug_insn 72 71 73 2 (debug_marker) "../System/lcd.c":108:2 -1
     (nil))
(call_insn/j 73 72 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("LCD_BKLT_init") [flags 0x41]  <function_decl 0000000006e51700 LCD_BKLT_init>) [0 LCD_BKLT_init S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":108:2 292 {*sibcall_insn}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("LCD_BKLT_init") [flags 0x41]  <function_decl 0000000006e51700 LCD_BKLT_init>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (nil)))

;; Function LCD_ClearScreen (LCD_ClearScreen, funcdef_no=866, decl_uid=11872, cgraph_uid=870, symbol_order=876)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LCD_ClearScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,8u} r1={8d,3u} r2={7d,1u} r3={7d,1u} r7={1d,2u} r12={10d} r13={1d,7u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={6d} r101={5d} r102={1d,2u} r103={1d,1u} r104={5d} r105={5d} r106={5d} r113={1d,3u} r114={1d,3u} r115={1d,2u} r116={1d,2u} r117={1d,2u} 
;;    total ref usage 482{445d,37u,0e} in 34{29 regular + 5 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439
;;  reg->defs[] map:	0[0,10] 1[11,18] 2[19,25] 3[26,32] 7[33,33] 12[34,43] 13[44,44] 14[45,50] 15[51,55] 16[56,61] 17[62,67] 18[68,73] 19[74,79] 20[80,85] 21[86,91] 22[92,97] 23[98,103] 24[104,109] 25[110,115] 26[116,121] 27[122,127] 28[128,133] 29[134,139] 30[140,145] 31[146,151] 48[152,156] 49[157,161] 50[162,166] 51[167,171] 52[172,176] 53[177,181] 54[182,186] 55[187,191] 56[192,196] 57[197,201] 58[202,206] 59[207,211] 60[212,216] 61[217,221] 62[222,226] 63[227,231] 64[232,236] 65[237,241] 66[242,246] 67[247,251] 68[252,256] 69[257,261] 70[262,266] 71[267,271] 72[272,276] 73[277,281] 74[282,286] 75[287,291] 76[292,296] 77[297,301] 78[302,306] 79[307,311] 80[312,316] 81[317,321] 82[322,326] 83[327,331] 84[332,336] 85[337,341] 86[342,346] 87[347,351] 88[352,356] 89[357,361] 90[362,366] 91[367,371] 92[372,376] 93[377,381] 94[382,386] 95[387,391] 96[392,396] 97[397,401] 98[402,406] 99[407,411] 100[412,417] 101[418,422] 102[423,423] 103[424,424] 104[425,429] 105[430,434] 106[435,439] 113[440,440] 114[441,441] 115[442,442] 116[443,443] 117[444,444] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d10(0){ }d18(1){ }d25(2){ }d32(3){ }d33(7){ }d44(13){ }d50(14){ }d61(16){ }d67(17){ }d73(18){ }d79(19){ }d85(20){ }d91(21){ }d97(22){ }d103(23){ }d109(24){ }d115(25){ }d121(26){ }d127(27){ }d133(28){ }d139(29){ }d145(30){ }d151(31){ }d423(102){ }d424(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[10],1[18],2[25],3[32],7[33],13[44],14[50],16[61],17[67],18[73],19[79],20[85],21[91],22[97],23[103],24[109],25[115],26[121],27[127],28[133],29[139],30[145],31[151],102[423],103[424]
;; rd  kill	(139) 0[0,1,2,3,4,5,6,7,8,9,10],1[11,12,13,14,15,16,17,18],2[19,20,21,22,23,24,25],3[26,27,28,29,30,31,32],7[33],13[44],14[45,46,47,48,49,50],16[56,57,58,59,60,61],17[62,63,64,65,66,67],18[68,69,70,71,72,73],19[74,75,76,77,78,79],20[80,81,82,83,84,85],21[86,87,88,89,90,91],22[92,93,94,95,96,97],23[98,99,100,101,102,103],24[104,105,106,107,108,109],25[110,111,112,113,114,115],26[116,117,118,119,120,121],27[122,123,124,125,126,127],28[128,129,130,131,132,133],29[134,135,136,137,138,139],30[140,141,142,143,144,145],31[146,147,148,149,150,151],102[423],103[424]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[33],13[44],102[423],103[424]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d33(bb 0 insn -1) }u1(13){ d44(bb 0 insn -1) }u2(102){ d423(bb 0 insn -1) }u3(103){ d424(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 113 114 115 116 117
;; live  kill	 12 [ip] 14 [lr] 100 [cc]
;; rd  in  	(4) 7[33],13[44],102[423],103[424]
;; rd  gen 	(6) 0[1],113[440],114[441],115[442],116[443],117[444]
;; rd  kill	(16) 0[0,1,2,3,4,5,6,7,8,9,10],113[440],114[441],115[442],116[443],117[444]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[33],13[44],102[423],103[424]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d33(bb 0 insn -1) }
;;   reg 13 { d44(bb 0 insn -1) }
;;   reg 102 { d423(bb 0 insn -1) }
;;   reg 103 { d424(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u34(7){ d33(bb 0 insn -1) }u35(13){ d44(bb 0 insn -1) }u36(102){ d423(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[33],13[44],102[423],103[424]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d33(bb 0 insn -1) }
;;   reg 13 { d44(bb 0 insn -1) }
;;   reg 102 { d423(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 38 to worklist
  Adding insn 34 to worklist
  Adding insn 20 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 7:
Processing use of (reg 0 r0) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 13 sp) in insn 10:
Processing use of (reg 0 r0) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 13 sp) in insn 20:
Processing use of (reg 0 r0) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 13 sp) in insn 34:
Processing use of (reg 0 r0) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 1 r1) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 2 r2) in insn 34:
  Adding insn 31 to worklist
Processing use of (reg 3 r3) in insn 34:
  Adding insn 30 to worklist
Processing use of (reg 114 [ _2 ]) in insn 30:
  Adding insn 11 to worklist
Processing use of (reg 0 r0) in insn 11:
Processing use of (reg 113 [ _1 ]) in insn 31:
  Adding insn 8 to worklist
Processing use of (reg 0 r0) in insn 8:
Processing use of (reg 1 r1) in insn 33:
Processing use of (reg 13 sp) in insn 38:
Processing use of (reg 0 r0) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 1 r1) in insn 38:
  Adding insn 36 to worklist
Processing use of (reg 117 [ pixel_count ]) in insn 36:
  Adding insn 27 to worklist
Processing use of (reg 115 [ max_count ]) in insn 27:
  Adding insn 21 to worklist
Processing use of (reg 116 [ pixel_count ]) in insn 27:
  Adding insn 24 to worklist
Processing use of (reg 113 [ _1 ]) in insn 24:
Processing use of (reg 114 [ _2 ]) in insn 24:
Processing use of (reg 0 r0) in insn 21:
starting the processing of deferred insns
ending the processing of deferred insns


LCD_ClearScreen

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,8u} r1={8d,3u} r2={7d,1u} r3={7d,1u} r7={1d,2u} r12={10d} r13={1d,7u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={6d} r101={5d} r102={1d,2u} r103={1d,1u} r104={5d} r105={5d} r106={5d} r113={1d,3u} r114={1d,3u} r115={1d,2u} r116={1d,2u} r117={1d,2u} 
;;    total ref usage 482{445d,37u,0e} in 34{29 regular + 5 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd.c":120:5 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 7 6 8 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":120:5 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 11 10 12 2 (set (reg:SI 114 [ _2 ])
        (reg:SI 0 r0)) "../System/lcd.c":120:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 12 11 13 2 (var_location:SI x (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 13 12 14 2 (var_location:SI y (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 14 13 15 2 (var_location:SI w (reg:SI 113 [ _1 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 15 14 16 2 (var_location:SI h (reg:SI 114 [ _2 ])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:HI c (const_int 0 [0])) "../System/lcd.c":120:5 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker:BLK) "../System/lcd.c":69:6 -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd.c":71:2 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 0 r0)
        (const_int 2 [0x2])) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 20 19 21 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":71:25 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 21 20 22 2 (set (reg/v:SI 115 [ max_count ])
        (reg:SI 0 r0)) "../System/lcd.c":71:25 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(debug_insn 22 21 23 2 (var_location:SI max_count (reg/v:SI 115 [ max_count ])) "../System/lcd.c":71:25 -1
     (nil))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd.c":72:2 -1
     (nil))
(insn 24 23 25 2 (set (reg/v:SI 116 [ pixel_count ])
        (mult:SI (reg:SI 114 [ _2 ])
            (reg:SI 113 [ _1 ]))) "../System/lcd.c":72:11 56 {*mul}
     (nil))
(debug_insn 25 24 26 2 (var_location:SI pixel_count (reg/v:SI 116 [ pixel_count ])) "../System/lcd.c":72:11 -1
     (nil))
(debug_insn 26 25 27 2 (debug_marker) "../System/lcd.c":74:2 -1
     (nil))
(insn 27 26 28 2 (parallel [
            (set (reg/v:SI 117 [ pixel_count ])
                (umin:SI (reg/v:SI 115 [ max_count ])
                    (reg/v:SI 116 [ pixel_count ])))
            (clobber (reg:CC 100 cc))
        ]) 973 {*thumb2_uminsi3}
     (expr_list:REG_DEAD (reg/v:SI 116 [ pixel_count ])
        (expr_list:REG_DEAD (reg/v:SI 115 [ max_count ])
            (expr_list:REG_UNUSED (reg:CC 100 cc)
                (nil)))))
(debug_insn 28 27 29 2 (var_location:SI pixel_count (reg/v:SI 117 [ pixel_count ])) -1
     (nil))
(debug_insn 29 28 30 2 (debug_marker) "../System/lcd.c":78:2 -1
     (nil))
(insn 30 29 31 2 (set (reg:SI 3 r3)
        (reg:SI 114 [ _2 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 31 30 32 2 (set (reg:SI 2 r2)
        (reg:SI 113 [ _1 ])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 32 31 33 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 33 32 34 2 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd.c":78:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 34 33 35 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":78:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 35 34 36 2 (debug_marker) "../System/lcd.c":79:2 -1
     (nil))
(insn 36 35 37 2 (set (reg:SI 1 r1)
        (reg/v:SI 117 [ pixel_count ])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 117 [ pixel_count ])
        (nil)))
(insn 37 36 38 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":79:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 38 37 0 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>) [0 ILI9341_SendRepeatedData S4 A32])
                    (const_int 0 [0])))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":79:2 293 {*sibcall_value_insn}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendRepeatedData") [flags 0x41]  <function_decl 0000000006c72300 ILI9341_SendRepeatedData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))

;; Function LCD_demo_simple (LCD_demo_simple, funcdef_no=867, decl_uid=11879, cgraph_uid=871, symbol_order=877)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 6 (  1.2)


LCD_demo_simple

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={5d,3u} r2={4d,1u} r3={4d,1u} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,6u,1e} r103={1d,3u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r115={1d,1u} r117={1d,1u} 
;;    total ref usage 230{198d,31u,1e} in 26{24 regular + 2 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 19, 20, 21, 22, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 188, 189, 190, 191, 192, 193
;;  reg->defs[] map:	0[0,4] 1[5,9] 2[10,13] 3[14,17] 7[18,18] 12[19,22] 13[23,23] 14[24,26] 15[27,28] 16[29,31] 17[32,34] 18[35,37] 19[38,40] 20[41,43] 21[44,46] 22[47,49] 23[50,52] 24[53,55] 25[56,58] 26[59,61] 27[62,64] 28[65,67] 29[68,70] 30[71,73] 31[74,76] 48[77,78] 49[79,80] 50[81,82] 51[83,84] 52[85,86] 53[87,88] 54[89,90] 55[91,92] 56[93,94] 57[95,96] 58[97,98] 59[99,100] 60[101,102] 61[103,104] 62[105,106] 63[107,108] 64[109,110] 65[111,112] 66[113,114] 67[115,116] 68[117,118] 69[119,120] 70[121,122] 71[123,124] 72[125,126] 73[127,128] 74[129,130] 75[131,132] 76[133,134] 77[135,136] 78[137,138] 79[139,140] 80[141,142] 81[143,144] 82[145,146] 83[147,148] 84[149,150] 85[151,152] 86[153,154] 87[155,156] 88[157,158] 89[159,160] 90[161,162] 91[163,164] 92[165,166] 93[167,168] 94[169,170] 95[171,172] 96[173,174] 97[175,176] 98[177,178] 99[179,180] 100[181,183] 101[184,185] 102[186,186] 103[187,187] 104[188,189] 105[190,191] 106[192,193] 113[194,195] 115[196,196] 117[197,197] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d4(0){ }d9(1){ }d13(2){ }d17(3){ }d18(7){ }d23(13){ }d26(14){ }d31(16){ }d34(17){ }d37(18){ }d40(19){ }d43(20){ }d46(21){ }d49(22){ }d52(23){ }d55(24){ }d58(25){ }d61(26){ }d64(27){ }d67(28){ }d70(29){ }d73(30){ }d76(31){ }d186(102){ }d187(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[4],1[9],2[13],3[17],7[18],13[23],14[26],16[31],17[34],18[37],19[40],20[43],21[46],22[49],23[52],24[55],25[58],26[61],27[64],28[67],29[70],30[73],31[76],102[186],103[187]
;; rd  kill	(73) 0[0,1,2,3,4],1[5,6,7,8,9],2[10,11,12,13],3[14,15,16,17],7[18],13[23],14[24,25,26],16[29,30,31],17[32,33,34],18[35,36,37],19[38,39,40],20[41,42,43],21[44,45,46],22[47,48,49],23[50,51,52],24[53,54,55],25[56,57,58],26[59,60,61],27[62,63,64],28[65,66,67],29[68,69,70],30[71,72,73],31[74,75,76],102[186],103[187]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[18],13[23],102[186],103[187]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d18(bb 0 insn -1) }u1(13){ d23(bb 0 insn -1) }u2(102){ d186(bb 0 insn -1) }u3(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 115 117
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 113 115 117
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[18],13[23],102[186],103[187]
;; rd  gen 	(3) 113[195],115[196],117[197]
;; rd  kill	(7) 14[24,25,26],113[194,195],115[196],117[197]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; rd  out 	(6) 7[18],13[23],102[186],103[187],113[195],117[197]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 2 3 )->[3]->( 3 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u13(7){ d18(bb 0 insn -1) }u14(13){ d23(bb 0 insn -1) }u15(102){ d186(bb 0 insn -1) }u16(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 113
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(9) 0[2],7[18],13[23],100[181],102[186],103[187],113[194,195],117[197]
;; rd  gen 	(3) 0[2],100[181],113[194]
;; rd  kill	(13) 0[0,1,2,3,4],14[24,25,26],100[181,182,183],113[194,195]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117
;; rd  out 	(6) 7[18],13[23],102[186],103[187],113[194],117[197]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 3 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u25(7){ d18(bb 0 insn -1) }u26(13){ d23(bb 0 insn -1) }u27(102){ d186(bb 0 insn -1) }u28(103){ d187(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[18],13[23],102[186],103[187],113[194],117[197]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[18],13[23],102[186],103[187]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }
;;   reg 103 { d187(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u29(7){ d18(bb 0 insn -1) }u30(13){ d23(bb 0 insn -1) }u31(102){ d186(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[18],13[23],102[186],103[187]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d18(bb 0 insn -1) }
;;   reg 13 { d23(bb 0 insn -1) }
;;   reg 102 { d186(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 15 to worklist
  Adding insn 9 to worklist
  Adding insn 33 to worklist
  Adding insn 26 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 0 r0) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 1 r1) in insn 26:
  Adding insn 41 to worklist
Processing use of (reg 117) in insn 25:
  Adding insn 38 to worklist
Processing use of (reg 102 sfp) in insn 38:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 113 [ ivtmp_1 ]) in insn 32:
  Adding insn 30 to worklist
Processing use of (reg 113 [ ivtmp_1 ]) in insn 30:
  Adding insn 3 to worklist
Processing use of (reg 102 sfp) in insn 9:
Processing use of (subreg (reg 115) 0) in insn 9:
  Adding insn 7 to worklist
Processing use of (reg 13 sp) in insn 15:
Processing use of (reg 0 r0) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 1 r1) in insn 15:
  Adding insn 13 to worklist
Processing use of (reg 2 r2) in insn 15:
  Adding insn 12 to worklist
Processing use of (reg 3 r3) in insn 15:
  Adding insn 11 to worklist
Processing use of (reg 1 r1) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


LCD_demo_simple

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={5d,2u} r1={5d,3u} r2={4d,1u} r3={4d,1u} r7={1d,4u} r12={4d} r13={1d,6u} r14={3d} r15={2d} r16={3d} r17={3d} r18={3d} r19={3d} r20={3d} r21={3d} r22={3d} r23={3d} r24={3d} r25={3d} r26={3d} r27={3d} r28={3d} r29={3d} r30={3d} r31={3d} r48={2d} r49={2d} r50={2d} r51={2d} r52={2d} r53={2d} r54={2d} r55={2d} r56={2d} r57={2d} r58={2d} r59={2d} r60={2d} r61={2d} r62={2d} r63={2d} r64={2d} r65={2d} r66={2d} r67={2d} r68={2d} r69={2d} r70={2d} r71={2d} r72={2d} r73={2d} r74={2d} r75={2d} r76={2d} r77={2d} r78={2d} r79={2d} r80={2d} r81={2d} r82={2d} r83={2d} r84={2d} r85={2d} r86={2d} r87={2d} r88={2d} r89={2d} r90={2d} r91={2d} r92={2d} r93={2d} r94={2d} r95={2d} r96={2d} r97={2d} r98={2d} r99={2d} r100={3d,1u} r101={2d} r102={1d,6u,1e} r103={1d,3u} r104={2d} r105={2d} r106={2d} r113={2d,2u} r115={1d,1u} r117={1d,1u} 
;;    total ref usage 230{198d,31u,1e} in 26{24 regular + 2 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 2 7 2 (debug_marker) "../System/lcd.c":138:2 -1
     (nil))
(insn 7 6 9 2 (set (reg:SI 115)
        (const_int 63488 [0xf800])) "../System/lcd.c":138:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 7 10 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 color+0 S2 A16])
        (subreg:HI (reg:SI 115) 0)) "../System/lcd.c":138:11 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 115)
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../System/lcd.c":142:2 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 3 r3)
        (const_int 240 [0xf0])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 12 11 13 2 (set (reg:SI 2 r2)
        (const_int 320 [0x140])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:SI 1 r1)
        (const_int 0 [0])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 0 r0)
        (reg:SI 1 r1)) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(call_insn 15 14 16 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>) [0 ILI9341_SetDisplayWindow S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":142:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SetDisplayWindow") [flags 0x41]  <function_decl 0000000006c72600 ILI9341_SetDisplayWindow>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 16 15 17 2 (debug_marker) "../System/lcd.c":145:2 -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../System/lcd.c":145:7 -1
     (nil))
(debug_insn 18 17 19 2 (var_location:SI i (const_int 0 [0])) -1
     (nil))
(debug_insn 19 18 3 2 (debug_marker) "../System/lcd.c":145:21 -1
     (nil))
(insn 3 19 38 2 (set (reg:SI 113 [ ivtmp_1 ])
        (const_int 76800 [0x12c00])) "../System/lcd.c":142:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 3 31 2 (set (reg/f:SI 117)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) 7 {*arm_addsi3}
     (nil))
(code_label 31 38 20 3 21 (nil) [1 uses])
(note 20 31 21 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 22 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 22 21 41 3 (debug_marker) "../System/lcd.c":148:3 -1
     (nil))
(insn 41 22 25 3 (set (reg:SI 1 r1)
        (const_int 1 [0x1])) "../System/lcd.c":148:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 25 41 26 3 (set (reg:SI 0 r0)
        (reg/f:SI 117)) "../System/lcd.c":148:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))
        (nil)))
(call_insn 26 25 27 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>) [0 ILI9341_SendData S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":148:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_SendData") [flags 0x41]  <function_decl 0000000006c72200 ILI9341_SendData>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 27 26 28 3 (debug_marker) "../System/lcd.c":145:32 -1
     (nil))
(debug_insn 28 27 29 3 (var_location:SI i (clobber (const_int 0 [0]))) -1
     (nil))
(debug_insn 29 28 30 3 (debug_marker) "../System/lcd.c":145:21 -1
     (nil))
(insn 30 29 32 3 (set (reg:SI 113 [ ivtmp_1 ])
        (plus:SI (reg:SI 113 [ ivtmp_1 ])
            (const_int -1 [0xffffffffffffffff]))) "../System/lcd.c":145:2 7 {*arm_addsi3}
     (nil))
(insn 32 30 33 3 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 113 [ ivtmp_1 ])
            (const_int 0 [0]))) "../System/lcd.c":145:2 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 3 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 31)
            (pc))) "../System/lcd.c":145:2 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 1062895956 (nil)))
 -> 31)
(note 34 33 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

;; Function LCD_uGUI_init (LCD_uGUI_init, funcdef_no=870, decl_uid=11881, cgraph_uid=874, symbol_order=880)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LCD_uGUI_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={17d,10u} r1={11d,2u} r2={10d,1u} r3={10d,1u} r7={1d,2u} r12={16d} r13={1d,10u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={1d,2u} r103={1d,1u} r104={8d} r105={8d} r106={8d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 726{691d,35u,0e} in 32{24 regular + 8 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684
;;  reg->defs[] map:	0[0,16] 1[17,27] 2[28,37] 3[38,47] 7[48,48] 12[49,64] 13[65,65] 14[66,74] 15[75,82] 16[83,91] 17[92,100] 18[101,109] 19[110,118] 20[119,127] 21[128,136] 22[137,145] 23[146,154] 24[155,163] 25[164,172] 26[173,181] 27[182,190] 28[191,199] 29[200,208] 30[209,217] 31[218,226] 48[227,234] 49[235,242] 50[243,250] 51[251,258] 52[259,266] 53[267,274] 54[275,282] 55[283,290] 56[291,298] 57[299,306] 58[307,314] 59[315,322] 60[323,330] 61[331,338] 62[339,346] 63[347,354] 64[355,362] 65[363,370] 66[371,378] 67[379,386] 68[387,394] 69[395,402] 70[403,410] 71[411,418] 72[419,426] 73[427,434] 74[435,442] 75[443,450] 76[451,458] 77[459,466] 78[467,474] 79[475,482] 80[483,490] 81[491,498] 82[499,506] 83[507,514] 84[515,522] 85[523,530] 86[531,538] 87[539,546] 88[547,554] 89[555,562] 90[563,570] 91[571,578] 92[579,586] 93[587,594] 94[595,602] 95[603,610] 96[611,618] 97[619,626] 98[627,634] 99[635,642] 100[643,650] 101[651,658] 102[659,659] 103[660,660] 104[661,668] 105[669,676] 106[677,684] 113[685,685] 115[686,686] 117[687,687] 118[688,688] 119[689,689] 120[690,690] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d16(0){ }d27(1){ }d37(2){ }d47(3){ }d48(7){ }d65(13){ }d74(14){ }d91(16){ }d100(17){ }d109(18){ }d118(19){ }d127(20){ }d136(21){ }d145(22){ }d154(23){ }d163(24){ }d172(25){ }d181(26){ }d190(27){ }d199(28){ }d208(29){ }d217(30){ }d226(31){ }d659(102){ }d660(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[16],1[27],2[37],3[47],7[48],13[65],14[74],16[91],17[100],18[109],19[118],20[127],21[136],22[145],23[154],24[163],25[172],26[181],27[190],28[199],29[208],30[217],31[226],102[659],103[660]
;; rd  kill	(205) 0[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16],1[17,18,19,20,21,22,23,24,25,26,27],2[28,29,30,31,32,33,34,35,36,37],3[38,39,40,41,42,43,44,45,46,47],7[48],13[65],14[66,67,68,69,70,71,72,73,74],16[83,84,85,86,87,88,89,90,91],17[92,93,94,95,96,97,98,99,100],18[101,102,103,104,105,106,107,108,109],19[110,111,112,113,114,115,116,117,118],20[119,120,121,122,123,124,125,126,127],21[128,129,130,131,132,133,134,135,136],22[137,138,139,140,141,142,143,144,145],23[146,147,148,149,150,151,152,153,154],24[155,156,157,158,159,160,161,162,163],25[164,165,166,167,168,169,170,171,172],26[173,174,175,176,177,178,179,180,181],27[182,183,184,185,186,187,188,189,190],28[191,192,193,194,195,196,197,198,199],29[200,201,202,203,204,205,206,207,208],30[209,210,211,212,213,214,215,216,217],31[218,219,220,221,222,223,224,225,226],102[659],103[660]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[48],13[65],102[659],103[660]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d48(bb 0 insn -1) }u1(13){ d65(bb 0 insn -1) }u2(102){ d659(bb 0 insn -1) }u3(103){ d660(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 115 117 118 119 120
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 113 115 117 118 119 120
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[48],13[65],102[659],103[660]
;; rd  gen 	(6) 113[685],115[686],117[687],118[688],119[689],120[690]
;; rd  kill	(6) 113[685],115[686],117[687],118[688],119[689],120[690]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[48],13[65],102[659],103[660]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d65(bb 0 insn -1) }
;;   reg 102 { d659(bb 0 insn -1) }
;;   reg 103 { d660(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u32(7){ d48(bb 0 insn -1) }u33(13){ d65(bb 0 insn -1) }u34(102){ d659(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[48],13[65],102[659],103[660]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d48(bb 0 insn -1) }
;;   reg 13 { d65(bb 0 insn -1) }
;;   reg 102 { d659(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 36 to worklist
  Adding insn 33 to worklist
  Adding insn 28 to worklist
  Adding insn 25 to worklist
  Adding insn 22 to worklist
  Adding insn 18 to worklist
  Adding insn 10 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 7:
Processing use of (reg 0 r0) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 13 sp) in insn 10:
Processing use of (reg 0 r0) in insn 10:
  Adding insn 9 to worklist
Processing use of (reg 13 sp) in insn 18:
Processing use of (reg 0 r0) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 1 r1) in insn 18:
  Adding insn 16 to worklist
Processing use of (reg 2 r2) in insn 18:
  Adding insn 15 to worklist
Processing use of (reg 3 r3) in insn 18:
  Adding insn 14 to worklist
Processing use of (reg 115 [ _3 ]) in insn 14:
  Adding insn 11 to worklist
Processing use of (reg 0 r0) in insn 11:
Processing use of (reg 113 [ _1 ]) in insn 15:
  Adding insn 8 to worklist
Processing use of (reg 0 r0) in insn 8:
Processing use of (reg 117) in insn 16:
  Adding insn 12 to worklist
Processing use of (reg 118) in insn 17:
  Adding insn 13 to worklist
Processing use of (reg 13 sp) in insn 22:
Processing use of (reg 0 r0) in insn 22:
  Adding insn 21 to worklist
Processing use of (reg 119) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 13 sp) in insn 25:
Processing use of (reg 0 r0) in insn 25:
  Adding insn 24 to worklist
Processing use of (reg 13 sp) in insn 28:
Processing use of (reg 0 r0) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 13 sp) in insn 33:
Processing use of (reg 0 r0) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 1 r1) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 120) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 13 sp) in insn 36:
Processing use of (reg 0 r0) in insn 36:
  Adding insn 35 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LCD_uGUI_init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={17d,10u} r1={11d,2u} r2={10d,1u} r3={10d,1u} r7={1d,2u} r12={16d} r13={1d,10u} r14={9d} r15={8d} r16={9d} r17={9d} r18={9d} r19={9d} r20={9d} r21={9d} r22={9d} r23={9d} r24={9d} r25={9d} r26={9d} r27={9d} r28={9d} r29={9d} r30={9d} r31={9d} r48={8d} r49={8d} r50={8d} r51={8d} r52={8d} r53={8d} r54={8d} r55={8d} r56={8d} r57={8d} r58={8d} r59={8d} r60={8d} r61={8d} r62={8d} r63={8d} r64={8d} r65={8d} r66={8d} r67={8d} r68={8d} r69={8d} r70={8d} r71={8d} r72={8d} r73={8d} r74={8d} r75={8d} r76={8d} r77={8d} r78={8d} r79={8d} r80={8d} r81={8d} r82={8d} r83={8d} r84={8d} r85={8d} r86={8d} r87={8d} r88={8d} r89={8d} r90={8d} r91={8d} r92={8d} r93={8d} r94={8d} r95={8d} r96={8d} r97={8d} r98={8d} r99={8d} r100={8d} r101={8d} r102={1d,2u} r103={1d,1u} r104={8d} r105={8d} r106={8d} r113={1d,1u} r115={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} 
;;    total ref usage 726{691d,35u,0e} in 32{24 regular + 8 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd.c":206:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":206:38 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 7 6 8 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":206:38 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 8 7 9 2 (set (reg:SI 113 [ _1 ])
        (reg:SI 0 r0)) "../System/lcd.c":206:38 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 9 8 10 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":206:67 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 10 9 11 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>) [0 ILI9341_GetParam S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":206:67 291 {*call_value_symbol}
     (expr_list:REG_CALL_DECL (symbol_ref:SI ("ILI9341_GetParam") [flags 0x41]  <function_decl 0000000006c72f00 ILI9341_GetParam>)
        (nil))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))
(insn 11 10 12 2 (set (reg:SI 115 [ _3 ])
        (reg:SI 0 r0)) "../System/lcd.c":206:67 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 12 11 13 2 (set (reg/f:SI 117)
        (symbol_ref:SI ("UserPixelSetFunction") [flags 0x3]  <function_decl 000000000702df00 UserPixelSetFunction>)) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 118)
        (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 14 13 15 2 (set (reg:SI 3 r3)
        (reg:SI 115 [ _3 ])) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 15 14 16 2 (set (reg:SI 2 r2)
        (reg:SI 113 [ _1 ])) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 16 15 17 2 (set (reg:SI 1 r1)
        (reg/f:SI 117)) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (symbol_ref:SI ("UserPixelSetFunction") [flags 0x3]  <function_decl 000000000702df00 UserPixelSetFunction>)
            (nil))))
(insn 17 16 18 2 (set (reg:SI 0 r0)
        (reg/f:SI 118)) "../System/lcd.c":206:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (symbol_ref:SI ("*.LANCHOR0") [flags 0x182])
            (nil))))
(call_insn 18 17 19 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("UG_Init") [flags 0x41]  <function_decl 0000000006e51d00 UG_Init>) [0 UG_Init S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":206:2 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_UNUSED (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_Init") [flags 0x41]  <function_decl 0000000006e51d00 UG_Init>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 19 18 20 2 (debug_marker) "../System/lcd.c":209:2 -1
     (nil))
(insn 20 19 21 2 (set (reg/f:SI 119)
        (symbol_ref:SI ("FONT_8X12") [flags 0xc0]  <var_decl 0000000006db8630 FONT_8X12>)) "../System/lcd.c":209:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 21 20 22 2 (set (reg:SI 0 r0)
        (reg/f:SI 119)) "../System/lcd.c":209:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_EQUAL (symbol_ref:SI ("FONT_8X12") [flags 0xc0]  <var_decl 0000000006db8630 FONT_8X12>)
            (nil))))
(call_insn 22 21 23 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>) [0 UG_FontSelect S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":209:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 23 22 24 2 (debug_marker) "../System/lcd.c":210:2 -1
     (nil))
(insn 24 23 25 2 (set (reg:SI 0 r0)
        (const_int 65535 [0xffff])) "../System/lcd.c":210:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 25 24 26 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":210:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 26 25 27 2 (debug_marker) "../System/lcd.c":211:2 -1
     (nil))
(insn 27 26 28 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":211:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 28 27 29 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetBackcolor") [flags 0x41]  <function_decl 0000000006cb5200 UG_SetBackcolor>) [0 UG_SetBackcolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":211:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetBackcolor") [flags 0x41]  <function_decl 0000000006cb5200 UG_SetBackcolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 29 28 30 2 (debug_marker) "../System/lcd.c":214:2 -1
     (nil))
(insn 30 29 31 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("_HW_FillFrame_") [flags 0x3]  <function_decl 0000000007031000 _HW_FillFrame_>)) "../System/lcd.c":214:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 2 (set (reg:SI 1 r1)
        (reg/f:SI 120)) "../System/lcd.c":214:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (symbol_ref:SI ("_HW_FillFrame_") [flags 0x3]  <function_decl 0000000007031000 _HW_FillFrame_>)
            (nil))))
(insn 32 31 33 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":214:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 33 32 34 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DriverRegister") [flags 0x41]  <function_decl 0000000006cb5b00 UG_DriverRegister>) [0 UG_DriverRegister S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":214:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_DEAD (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DriverRegister") [flags 0x41]  <function_decl 0000000006cb5b00 UG_DriverRegister>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 34 33 35 2 (debug_marker) "../System/lcd.c":215:2 -1
     (nil))
(insn 35 34 36 2 (set (reg:SI 0 r0)
        (const_int 1 [0x1])) "../System/lcd.c":215:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 36 35 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_DriverEnable") [flags 0x41]  <function_decl 0000000006cb5c00 UG_DriverEnable>) [0 UG_DriverEnable S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":215:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_DriverEnable") [flags 0x41]  <function_decl 0000000006cb5c00 UG_DriverEnable>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:QI (use (reg:SI 0 r0))
            (nil))))

;; Function LCD_uGUI_demo_Misko3 (LCD_uGUI_demo_Misko3, funcdef_no=871, decl_uid=11883, cgraph_uid=875, symbol_order=881)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


LCD_uGUI_demo_Misko3

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={35d,17u} r1={25d,7u} r2={25d,7u} r3={18d} r7={1d,2u} r12={34d} r13={1d,19u} r14={18d} r15={17d} r16={18d} r17={18d} r18={18d} r19={18d} r20={18d} r21={18d} r22={18d} r23={18d} r24={18d} r25={18d} r26={18d} r27={18d} r28={18d} r29={18d} r30={18d} r31={18d} r48={17d} r49={17d} r50={17d} r51={17d} r52={17d} r53={17d} r54={17d} r55={17d} r56={17d} r57={17d} r58={17d} r59={17d} r60={17d} r61={17d} r62={17d} r63={17d} r64={17d} r65={17d} r66={17d} r67={17d} r68={17d} r69={17d} r70={17d} r71={17d} r72={17d} r73={17d} r74={17d} r75={17d} r76={17d} r77={17d} r78={17d} r79={17d} r80={17d} r81={17d} r82={17d} r83={17d} r84={17d} r85={17d} r86={17d} r87={17d} r88={17d} r89={17d} r90={17d} r91={17d} r92={17d} r93={17d} r94={17d} r95={17d} r96={17d} r97={17d} r98={17d} r99={17d} r100={17d} r101={17d} r102={1d,2u} r103={1d,1u} r104={17d} r105={17d} r106={17d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 1506{1442d,64u,0e} in 77{60 regular + 17 call} insns.
;; Reaching defs:
;;  sparse invalidated 	0, 12
;;  dense invalidated 	35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432
;;  reg->defs[] map:	0[0,34] 1[35,59] 2[60,84] 3[85,102] 7[103,103] 12[104,137] 13[138,138] 14[139,156] 15[157,173] 16[174,191] 17[192,209] 18[210,227] 19[228,245] 20[246,263] 21[264,281] 22[282,299] 23[300,317] 24[318,335] 25[336,353] 26[354,371] 27[372,389] 28[390,407] 29[408,425] 30[426,443] 31[444,461] 48[462,478] 49[479,495] 50[496,512] 51[513,529] 52[530,546] 53[547,563] 54[564,580] 55[581,597] 56[598,614] 57[615,631] 58[632,648] 59[649,665] 60[666,682] 61[683,699] 62[700,716] 63[717,733] 64[734,750] 65[751,767] 66[768,784] 67[785,801] 68[802,818] 69[819,835] 70[836,852] 71[853,869] 72[870,886] 73[887,903] 74[904,920] 75[921,937] 76[938,954] 77[955,971] 78[972,988] 79[989,1005] 80[1006,1022] 81[1023,1039] 82[1040,1056] 83[1057,1073] 84[1074,1090] 85[1091,1107] 86[1108,1124] 87[1125,1141] 88[1142,1158] 89[1159,1175] 90[1176,1192] 91[1193,1209] 92[1210,1226] 93[1227,1243] 94[1244,1260] 95[1261,1277] 96[1278,1294] 97[1295,1311] 98[1312,1328] 99[1329,1345] 100[1346,1362] 101[1363,1379] 102[1380,1380] 103[1381,1381] 104[1382,1398] 105[1399,1415] 106[1416,1432] 113[1433,1433] 114[1434,1434] 115[1435,1435] 116[1436,1436] 117[1437,1437] 118[1438,1438] 119[1439,1439] 120[1440,1440] 121[1441,1441] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d34(0){ }d59(1){ }d84(2){ }d102(3){ }d103(7){ }d138(13){ }d156(14){ }d191(16){ }d209(17){ }d227(18){ }d245(19){ }d263(20){ }d281(21){ }d299(22){ }d317(23){ }d335(24){ }d353(25){ }d371(26){ }d389(27){ }d407(28){ }d425(29){ }d443(30){ }d461(31){ }d1380(102){ }d1381(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[34],1[59],2[84],3[102],7[103],13[138],14[156],16[191],17[209],18[227],19[245],20[263],21[281],22[299],23[317],24[335],25[353],26[371],27[389],28[407],29[425],30[443],31[461],102[1380],103[1381]
;; rd  kill	(378) 1[35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59],2[60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84],3[85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102],7[103],13[138],14[139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156],16[174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191],17[192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209],18[210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227],19[228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245],20[246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263],21[264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281],22[282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299],23[300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317],24[318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335],25[336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353],26[354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371],27[372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389],28[390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407],29[408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425],30[426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443],31[444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461],102[1380],103[1381]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[103],13[138],102[1380],103[1381]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d103(bb 0 insn -1) }u1(13){ d138(bb 0 insn -1) }u2(102){ d1380(bb 0 insn -1) }u3(103){ d1381(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 113 114 115 116 117 118 119 120 121
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 113 114 115 116 117 118 119 120 121
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[103],13[138],102[1380],103[1381]
;; rd  gen 	(9) 113[1433],114[1434],115[1435],116[1436],117[1437],118[1438],119[1439],120[1440],121[1441]
;; rd  kill	(9) 113[1433],114[1434],115[1435],116[1436],117[1437],118[1438],119[1439],120[1440],121[1441]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[103],13[138],102[1380],103[1381]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d103(bb 0 insn -1) }
;;   reg 13 { d138(bb 0 insn -1) }
;;   reg 102 { d1380(bb 0 insn -1) }
;;   reg 103 { d1381(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u61(7){ d103(bb 0 insn -1) }u62(13){ d138(bb 0 insn -1) }u63(102){ d1380(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[103],13[138],102[1380],103[1381]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d103(bb 0 insn -1) }
;;   reg 13 { d138(bb 0 insn -1) }
;;   reg 102 { d1380(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 81 to worklist
  Adding insn 75 to worklist
  Adding insn 71 to worklist
  Adding insn 68 to worklist
  Adding insn 62 to worklist
  Adding insn 59 to worklist
  Adding insn 53 to worklist
  Adding insn 50 to worklist
  Adding insn 44 to worklist
  Adding insn 41 to worklist
  Adding insn 35 to worklist
  Adding insn 32 to worklist
  Adding insn 26 to worklist
  Adding insn 23 to worklist
  Adding insn 17 to worklist
  Adding insn 14 to worklist
  Adding insn 7 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 7:
Processing use of (reg 0 r0) in insn 7:
  Adding insn 6 to worklist
Processing use of (reg 13 sp) in insn 14:
Processing use of (reg 0 r0) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 113) in insn 13:
  Adding insn 12 to worklist
Processing use of (reg 13 sp) in insn 17:
Processing use of (reg 0 r0) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 13 sp) in insn 23:
Processing use of (reg 0 r0) in insn 23:
  Adding insn 22 to worklist
Processing use of (reg 1 r1) in insn 23:
  Adding insn 21 to worklist
Processing use of (reg 2 r2) in insn 23:
  Adding insn 20 to worklist
Processing use of (reg 114) in insn 20:
  Adding insn 19 to worklist
Processing use of (reg 13 sp) in insn 26:
Processing use of (reg 0 r0) in insn 26:
  Adding insn 25 to worklist
Processing use of (reg 13 sp) in insn 32:
Processing use of (reg 0 r0) in insn 32:
  Adding insn 31 to worklist
Processing use of (reg 1 r1) in insn 32:
  Adding insn 30 to worklist
Processing use of (reg 2 r2) in insn 32:
  Adding insn 29 to worklist
Processing use of (reg 115) in insn 29:
  Adding insn 28 to worklist
Processing use of (reg 13 sp) in insn 35:
Processing use of (reg 0 r0) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 13 sp) in insn 41:
Processing use of (reg 0 r0) in insn 41:
  Adding insn 40 to worklist
Processing use of (reg 1 r1) in insn 41:
  Adding insn 39 to worklist
Processing use of (reg 2 r2) in insn 41:
  Adding insn 38 to worklist
Processing use of (reg 116) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 13 sp) in insn 44:
Processing use of (reg 0 r0) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 13 sp) in insn 50:
Processing use of (reg 0 r0) in insn 50:
  Adding insn 49 to worklist
Processing use of (reg 1 r1) in insn 50:
  Adding insn 48 to worklist
Processing use of (reg 2 r2) in insn 50:
  Adding insn 47 to worklist
Processing use of (reg 117) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 13 sp) in insn 53:
Processing use of (reg 0 r0) in insn 53:
  Adding insn 52 to worklist
Processing use of (reg 13 sp) in insn 59:
Processing use of (reg 0 r0) in insn 59:
  Adding insn 58 to worklist
Processing use of (reg 1 r1) in insn 59:
  Adding insn 57 to worklist
Processing use of (reg 2 r2) in insn 59:
  Adding insn 56 to worklist
Processing use of (reg 118) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 13 sp) in insn 62:
Processing use of (reg 0 r0) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 13 sp) in insn 68:
Processing use of (reg 0 r0) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 1 r1) in insn 68:
  Adding insn 66 to worklist
Processing use of (reg 2 r2) in insn 68:
  Adding insn 65 to worklist
Processing use of (reg 119) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 13 sp) in insn 71:
Processing use of (reg 0 r0) in insn 71:
  Adding insn 70 to worklist
Processing use of (reg 13 sp) in insn 75:
Processing use of (reg 0 r0) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 120) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 13 sp) in insn 81:
Processing use of (reg 0 r0) in insn 81:
  Adding insn 80 to worklist
Processing use of (reg 1 r1) in insn 81:
  Adding insn 79 to worklist
Processing use of (reg 2 r2) in insn 81:
  Adding insn 78 to worklist
Processing use of (reg 121) in insn 78:
  Adding insn 77 to worklist
starting the processing of deferred insns
ending the processing of deferred insns


LCD_uGUI_demo_Misko3

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 12 [ip] 13 [sp] 14 [lr]
;;  ref usage 	r0={35d,17u} r1={25d,7u} r2={25d,7u} r3={18d} r7={1d,2u} r12={34d} r13={1d,19u} r14={18d} r15={17d} r16={18d} r17={18d} r18={18d} r19={18d} r20={18d} r21={18d} r22={18d} r23={18d} r24={18d} r25={18d} r26={18d} r27={18d} r28={18d} r29={18d} r30={18d} r31={18d} r48={17d} r49={17d} r50={17d} r51={17d} r52={17d} r53={17d} r54={17d} r55={17d} r56={17d} r57={17d} r58={17d} r59={17d} r60={17d} r61={17d} r62={17d} r63={17d} r64={17d} r65={17d} r66={17d} r67={17d} r68={17d} r69={17d} r70={17d} r71={17d} r72={17d} r73={17d} r74={17d} r75={17d} r76={17d} r77={17d} r78={17d} r79={17d} r80={17d} r81={17d} r82={17d} r83={17d} r84={17d} r85={17d} r86={17d} r87={17d} r88={17d} r89={17d} r90={17d} r91={17d} r92={17d} r93={17d} r94={17d} r95={17d} r96={17d} r97={17d} r98={17d} r99={17d} r100={17d} r101={17d} r102={1d,2u} r103={1d,1u} r104={17d} r105={17d} r106={17d} r113={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r120={1d,1u} r121={1d,1u} 
;;    total ref usage 1506{1442d,64u,0e} in 77{60 regular + 17 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd.c":229:2 -1
     (nil))
(insn 6 5 7 2 (set (reg:SI 0 r0)
        (const_int 0 [0])) "../System/lcd.c":229:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 7 6 8 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillScreen") [flags 0x41]  <function_decl 0000000006cb1000 UG_FillScreen>) [0 UG_FillScreen S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":229:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillScreen") [flags 0x41]  <function_decl 0000000006cb1000 UG_FillScreen>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 8 7 9 2 (debug_marker) "../System/lcd.c":231:2 -1
     (nil))
(debug_insn 9 8 10 2 (var_location:HI pozicija_y (const_int 135 [0x87])) "../System/lcd.c":231:11 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:HI pozicija_x (const_int 150 [0x96])) "../System/lcd.c":231:27 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../System/lcd.c":233:2 -1
     (nil))
(insn 12 11 13 2 (set (reg/f:SI 113)
        (symbol_ref:SI ("FONT_32X53") [flags 0xc0]  <var_decl 0000000006db8750 FONT_32X53>)) "../System/lcd.c":233:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 13 12 14 2 (set (reg:SI 0 r0)
        (reg/f:SI 113)) "../System/lcd.c":233:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 113)
        (expr_list:REG_EQUAL (symbol_ref:SI ("FONT_32X53") [flags 0xc0]  <var_decl 0000000006db8750 FONT_32X53>)
            (nil))))
(call_insn 14 13 15 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>) [0 UG_FontSelect S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":233:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 15 14 16 2 (debug_marker) "../System/lcd.c":234:2 -1
     (nil))
(insn 16 15 17 2 (set (reg:SI 0 r0)
        (const_int 60445 [0xec1d])) "../System/lcd.c":234:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 17 16 18 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":234:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 18 17 19 2 (debug_marker) "../System/lcd.c":235:2 -1
     (nil))
(insn 19 18 20 2 (set (reg/f:SI 114)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0000000007275900 *.LC0>)) "../System/lcd.c":235:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:SI 2 r2)
        (reg/f:SI 114)) "../System/lcd.c":235:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 114)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC0") [flags 0x82]  <var_decl 0000000007275900 *.LC0>)
            (nil))))
(insn 21 20 22 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":235:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 22 21 23 2 (set (reg:SI 0 r0)
        (const_int 60 [0x3c])) "../System/lcd.c":235:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 23 22 24 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":235:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 24 23 25 2 (debug_marker) "../System/lcd.c":237:2 -1
     (nil))
(insn 25 24 26 2 (set (reg:SI 0 r0)
        (const_int 31 [0x1f])) "../System/lcd.c":237:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 26 25 27 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":237:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 27 26 28 2 (debug_marker) "../System/lcd.c":238:2 -1
     (nil))
(insn 28 27 29 2 (set (reg/f:SI 115)
        (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0000000007275990 *.LC1>)) "../System/lcd.c":238:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 29 28 30 2 (set (reg:SI 2 r2)
        (reg/f:SI 115)) "../System/lcd.c":238:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC1") [flags 0x82]  <var_decl 0000000007275990 *.LC1>)
            (nil))))
(insn 30 29 31 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":238:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 31 30 32 2 (set (reg:SI 0 r0)
        (const_int 90 [0x5a])) "../System/lcd.c":238:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 32 31 33 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":238:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 33 32 34 2 (debug_marker) "../System/lcd.c":240:2 -1
     (nil))
(insn 34 33 35 2 (set (reg:SI 0 r0)
        (const_int 2047 [0x7ff])) "../System/lcd.c":240:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 35 34 36 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":240:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 36 35 37 2 (debug_marker) "../System/lcd.c":241:2 -1
     (nil))
(insn 37 36 38 2 (set (reg/f:SI 116)
        (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0000000007275a20 *.LC2>)) "../System/lcd.c":241:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 38 37 39 2 (set (reg:SI 2 r2)
        (reg/f:SI 116)) "../System/lcd.c":241:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 116)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC2") [flags 0x82]  <var_decl 0000000007275a20 *.LC2>)
            (nil))))
(insn 39 38 40 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":241:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 40 39 41 2 (set (reg:SI 0 r0)
        (const_int 120 [0x78])) "../System/lcd.c":241:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 41 40 42 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":241:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 42 41 43 2 (debug_marker) "../System/lcd.c":243:2 -1
     (nil))
(insn 43 42 44 2 (set (reg:SI 0 r0)
        (const_int 2016 [0x7e0])) "../System/lcd.c":243:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 44 43 45 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":243:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 45 44 46 2 (debug_marker) "../System/lcd.c":244:2 -1
     (nil))
(insn 46 45 47 2 (set (reg/f:SI 117)
        (symbol_ref/v/f:SI ("*.LC3") [flags 0x82]  <var_decl 0000000007275ab0 *.LC3>)) "../System/lcd.c":244:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 47 46 48 2 (set (reg:SI 2 r2)
        (reg/f:SI 117)) "../System/lcd.c":244:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC3") [flags 0x82]  <var_decl 0000000007275ab0 *.LC3>)
            (nil))))
(insn 48 47 49 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":244:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 49 48 50 2 (set (reg:SI 0 r0)
        (const_int 150 [0x96])) "../System/lcd.c":244:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 50 49 51 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":244:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 51 50 52 2 (debug_marker) "../System/lcd.c":246:2 -1
     (nil))
(insn 52 51 53 2 (set (reg:SI 0 r0)
        (const_int 65504 [0xffe0])) "../System/lcd.c":246:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 53 52 54 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":246:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 54 53 55 2 (debug_marker) "../System/lcd.c":247:2 -1
     (nil))
(insn 55 54 56 2 (set (reg/f:SI 118)
        (symbol_ref/v/f:SI ("*.LC4") [flags 0x82]  <var_decl 0000000007275b40 *.LC4>)) "../System/lcd.c":247:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 2 (set (reg:SI 2 r2)
        (reg/f:SI 118)) "../System/lcd.c":247:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 118)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC4") [flags 0x82]  <var_decl 0000000007275b40 *.LC4>)
            (nil))))
(insn 57 56 58 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":247:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 58 57 59 2 (set (reg:SI 0 r0)
        (const_int 180 [0xb4])) "../System/lcd.c":247:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 59 58 60 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":247:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 60 59 61 2 (debug_marker) "../System/lcd.c":249:2 -1
     (nil))
(insn 61 60 62 2 (set (reg:SI 0 r0)
        (const_int 63488 [0xf800])) "../System/lcd.c":249:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 62 61 63 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":249:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 63 62 64 2 (debug_marker) "../System/lcd.c":250:2 -1
     (nil))
(insn 64 63 65 2 (set (reg/f:SI 119)
        (symbol_ref/v/f:SI ("*.LC5") [flags 0x82]  <var_decl 0000000007275bd0 *.LC5>)) "../System/lcd.c":250:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 65 64 66 2 (set (reg:SI 2 r2)
        (reg/f:SI 119)) "../System/lcd.c":250:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 119)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC5") [flags 0x82]  <var_decl 0000000007275bd0 *.LC5>)
            (nil))))
(insn 66 65 67 2 (set (reg:SI 1 r1)
        (const_int 135 [0x87])) "../System/lcd.c":250:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 67 66 68 2 (set (reg:SI 0 r0)
        (const_int 220 [0xdc])) "../System/lcd.c":250:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 68 67 69 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":250:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))
(debug_insn 69 68 70 2 (debug_marker) "../System/lcd.c":252:2 -1
     (nil))
(insn 70 69 71 2 (set (reg:SI 0 r0)
        (const_int 65535 [0xffff])) "../System/lcd.c":252:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 71 70 72 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>) [0 UG_SetForecolor S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":252:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_SetForecolor") [flags 0x41]  <function_decl 0000000006cb5100 UG_SetForecolor>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 72 71 73 2 (debug_marker) "../System/lcd.c":253:2 -1
     (nil))
(insn 73 72 74 2 (set (reg/f:SI 120)
        (symbol_ref:SI ("FONT_16X26") [flags 0xc0]  <var_decl 0000000006db86c0 FONT_16X26>)) "../System/lcd.c":253:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 74 73 75 2 (set (reg:SI 0 r0)
        (reg/f:SI 120)) "../System/lcd.c":253:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 120)
        (expr_list:REG_EQUAL (symbol_ref:SI ("FONT_16X26") [flags 0xc0]  <var_decl 0000000006db86c0 FONT_16X26>)
            (nil))))
(call_insn 75 74 76 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>) [0 UG_FontSelect S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":253:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FontSelect") [flags 0x41]  <function_decl 0000000006e51f00 UG_FontSelect>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
(debug_insn 76 75 77 2 (debug_marker) "../System/lcd.c":254:2 -1
     (nil))
(insn 77 76 78 2 (set (reg/f:SI 121)
        (symbol_ref/v/f:SI ("*.LC6") [flags 0x82]  <var_decl 0000000007275c60 *.LC6>)) "../System/lcd.c":254:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 78 77 79 2 (set (reg:SI 2 r2)
        (reg/f:SI 121)) "../System/lcd.c":254:2 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 121)
        (expr_list:REG_EQUAL (symbol_ref/v/f:SI ("*.LC6") [flags 0x82]  <var_decl 0000000007275c60 *.LC6>)
            (nil))))
(insn 79 78 80 2 (set (reg:SI 1 r1)
        (const_int 185 [0xb9])) "../System/lcd.c":254:2 728 {*thumb2_movsi_vfp}
     (nil))
(insn 80 79 81 2 (set (reg:SI 0 r0)
        (const_int 5 [0x5])) "../System/lcd.c":254:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn/j 81 80 0 2 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>) [0 UG_PutString S4 A32])
                (const_int 0 [0]))
            (return)
            (use (const_int 0 [0]))
        ]) "../System/lcd.c":254:2 292 {*sibcall_insn}
     (expr_list:REG_DEAD (reg:SI 2 r2)
        (expr_list:REG_DEAD (reg:SI 1 r1)
            (expr_list:REG_DEAD (reg:SI 0 r0)
                (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_PutString") [flags 0x41]  <function_decl 0000000006cb1b00 UG_PutString>)
                    (nil)))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (nil))))))

;; Function LCD_TCH_demo (LCD_TCH_demo, funcdef_no=872, decl_uid=11885, cgraph_uid=876, symbol_order=882)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


LCD_TCH_demo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,6u} r1={10d,4u} r2={7d,1u} r3={7d,1u} r7={1d,4u} r12={10d} r13={1d,9u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={6d,1u} r101={5d} r102={1d,12u,2e} r103={1d,3u} r104={5d} r105={5d} r106={5d} r123={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} 
;;    total ref usage 502{450d,50u,2e} in 34{29 regular + 5 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441
;;  reg->defs[] map:	0[0,10] 1[11,20] 2[21,27] 3[28,34] 7[35,35] 12[36,45] 13[46,46] 14[47,52] 15[53,57] 16[58,63] 17[64,69] 18[70,75] 19[76,81] 20[82,87] 21[88,93] 22[94,99] 23[100,105] 24[106,111] 25[112,117] 26[118,123] 27[124,129] 28[130,135] 29[136,141] 30[142,147] 31[148,153] 48[154,158] 49[159,163] 50[164,168] 51[169,173] 52[174,178] 53[179,183] 54[184,188] 55[189,193] 56[194,198] 57[199,203] 58[204,208] 59[209,213] 60[214,218] 61[219,223] 62[224,228] 63[229,233] 64[234,238] 65[239,243] 66[244,248] 67[249,253] 68[254,258] 69[259,263] 70[264,268] 71[269,273] 72[274,278] 73[279,283] 74[284,288] 75[289,293] 76[294,298] 77[299,303] 78[304,308] 79[309,313] 80[314,318] 81[319,323] 82[324,328] 83[329,333] 84[334,338] 85[339,343] 86[344,348] 87[349,353] 88[354,358] 89[359,363] 90[364,368] 91[369,373] 92[374,378] 93[379,383] 94[384,388] 95[389,393] 96[394,398] 97[399,403] 98[404,408] 99[409,413] 100[414,419] 101[420,424] 102[425,425] 103[426,426] 104[427,431] 105[432,436] 106[437,441] 123[442,442] 126[443,443] 127[444,444] 128[445,445] 129[446,446] 130[447,447] 131[448,448] 133[449,449] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d10(0){ }d20(1){ }d27(2){ }d34(3){ }d35(7){ }d46(13){ }d52(14){ }d63(16){ }d69(17){ }d75(18){ }d81(19){ }d87(20){ }d93(21){ }d99(22){ }d105(23){ }d111(24){ }d117(25){ }d123(26){ }d129(27){ }d135(28){ }d141(29){ }d147(30){ }d153(31){ }d425(102){ }d426(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[10],1[20],2[27],3[34],7[35],13[46],14[52],16[63],17[69],18[75],19[81],20[87],21[93],22[99],23[105],24[111],25[117],26[123],27[129],28[135],29[141],30[147],31[153],102[425],103[426]
;; rd  kill	(141) 0[0,1,2,3,4,5,6,7,8,9,10],1[11,12,13,14,15,16,17,18,19,20],2[21,22,23,24,25,26,27],3[28,29,30,31,32,33,34],7[35],13[46],14[47,48,49,50,51,52],16[58,59,60,61,62,63],17[64,65,66,67,68,69],18[70,71,72,73,74,75],19[76,77,78,79,80,81],20[82,83,84,85,86,87],21[88,89,90,91,92,93],22[94,95,96,97,98,99],23[100,101,102,103,104,105],24[106,107,108,109,110,111],25[112,113,114,115,116,117],26[118,119,120,121,122,123],27[124,125,126,127,128,129],28[130,131,132,133,134,135],29[136,137,138,139,140,141],30[142,143,144,145,146,147],31[148,149,150,151,152,153],102[425],103[426]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[35],13[46],102[425],103[426]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d35(bb 0 insn -1) }u1(13){ d46(bb 0 insn -1) }u2(102){ d425(bb 0 insn -1) }u3(103){ d426(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 123 126 127 128
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 100 [cc] 123 126 127 128
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[35],13[46],102[425],103[426]
;; rd  gen 	(6) 0[8],100[414],123[442],126[443],127[444],128[445]
;; rd  kill	(27) 0[0,1,2,3,4,5,6,7,8,9,10],14[47,48,49,50,51,52],100[414,415,416,417,418,419],123[442],126[443],127[444],128[445]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[35],13[46],102[425],103[426]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d425(bb 0 insn -1) }
;;   reg 103 { d426(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u20(7){ d35(bb 0 insn -1) }u21(13){ d46(bb 0 insn -1) }u22(102){ d425(bb 0 insn -1) }u23(103){ d426(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0] 129 130 131 133
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 129 130 131 133
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[35],13[46],102[425],103[426]
;; rd  gen 	(5) 0[4],129[446],130[447],131[448],133[449]
;; rd  kill	(21) 0[0,1,2,3,4,5,6,7,8,9,10],14[47,48,49,50,51,52],129[446],130[447],131[448],133[449]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[35],13[46],102[425],103[426]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d425(bb 0 insn -1) }
;;   reg 103 { d426(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u43(7){ d35(bb 0 insn -1) }u44(13){ d46(bb 0 insn -1) }u45(102){ d425(bb 0 insn -1) }u46(103){ d426(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0]
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(4) 7[35],13[46],102[425],103[426]
;; rd  gen 	(0) 
;; rd  kill	(6) 14[47,48,49,50,51,52]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[35],13[46],102[425],103[426]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d425(bb 0 insn -1) }
;;   reg 103 { d426(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u49(7){ d35(bb 0 insn -1) }u50(13){ d46(bb 0 insn -1) }u51(102){ d425(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[35],13[46],102[425],103[426]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d35(bb 0 insn -1) }
;;   reg 13 { d46(bb 0 insn -1) }
;;   reg 102 { d425(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 17 to worklist
  Adding insn 11 to worklist
  Adding insn 8 to worklist
  Adding insn 42 to worklist
  Adding insn 36 to worklist
  Adding insn 30 to worklist
  Adding insn 47 to worklist
Finished finding needed instructions:
Processing use of (reg 13 sp) in insn 47:
Processing use of (reg 0 r0) in insn 47:
  Adding insn 46 to worklist
Processing use of (reg 13 sp) in insn 30:
Processing use of (reg 0 r0) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 1 r1) in insn 30:
  Adding insn 28 to worklist
Processing use of (reg 2 r2) in insn 30:
  Adding insn 27 to worklist
Processing use of (reg 3 r3) in insn 30:
  Adding insn 26 to worklist
Processing use of (reg 129 [ y ]) in insn 28:
  Adding insn 24 to worklist
Processing use of (reg 102 sfp) in insn 24:
Processing use of (reg 130 [ x ]) in insn 29:
  Adding insn 25 to worklist
Processing use of (reg 102 sfp) in insn 25:
Processing use of (reg 13 sp) in insn 36:
Processing use of (reg 0 r0) in insn 36:
  Adding insn 35 to worklist
Processing use of (reg 1 r1) in insn 36:
  Adding insn 34 to worklist
Processing use of (reg 131 [ x ]) in insn 34:
  Adding insn 32 to worklist
Processing use of (reg 102 sfp) in insn 32:
Processing use of (reg 13 sp) in insn 42:
Processing use of (reg 0 r0) in insn 42:
  Adding insn 41 to worklist
Processing use of (reg 1 r1) in insn 42:
  Adding insn 40 to worklist
Processing use of (reg 133 [ y ]) in insn 40:
  Adding insn 38 to worklist
Processing use of (reg 102 sfp) in insn 38:
Processing use of (reg 102 sfp) in insn 8:
Processing use of (subreg (reg 123) 0) in insn 8:
  Adding insn 6 to worklist
Processing use of (reg 102 sfp) in insn 11:
Processing use of (subreg (reg 123) 0) in insn 11:
Processing use of (reg 13 sp) in insn 17:
Processing use of (reg 0 r0) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 1 r1) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 126) in insn 15:
  Adding insn 13 to worklist
Processing use of (reg 102 sfp) in insn 13:
Processing use of (reg 127) in insn 16:
  Adding insn 14 to worklist
Processing use of (reg 102 sfp) in insn 14:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 128) in insn 20:
  Adding insn 18 to worklist
Processing use of (reg 0 r0) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


LCD_TCH_demo

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={11d,6u} r1={10d,4u} r2={7d,1u} r3={7d,1u} r7={1d,4u} r12={10d} r13={1d,9u} r14={6d} r15={5d} r16={6d} r17={6d} r18={6d} r19={6d} r20={6d} r21={6d} r22={6d} r23={6d} r24={6d} r25={6d} r26={6d} r27={6d} r28={6d} r29={6d} r30={6d} r31={6d} r48={5d} r49={5d} r50={5d} r51={5d} r52={5d} r53={5d} r54={5d} r55={5d} r56={5d} r57={5d} r58={5d} r59={5d} r60={5d} r61={5d} r62={5d} r63={5d} r64={5d} r65={5d} r66={5d} r67={5d} r68={5d} r69={5d} r70={5d} r71={5d} r72={5d} r73={5d} r74={5d} r75={5d} r76={5d} r77={5d} r78={5d} r79={5d} r80={5d} r81={5d} r82={5d} r83={5d} r84={5d} r85={5d} r86={5d} r87={5d} r88={5d} r89={5d} r90={5d} r91={5d} r92={5d} r93={5d} r94={5d} r95={5d} r96={5d} r97={5d} r98={5d} r99={5d} r100={6d,1u} r101={5d} r102={1d,12u,2e} r103={1d,3u} r104={5d} r105={5d} r106={5d} r123={1d,2u} r126={1d,1u} r127={1d,1u} r128={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,1u} r133={1d,1u} 
;;    total ref usage 502{450d,50u,2e} in 34{29 regular + 5 call} insns.
(note 3 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 5 2 6 2 (debug_marker) "../System/lcd.c":277:2 -1
     (nil))
(insn 6 5 8 2 (set (reg:SI 123)
        (const_int 0 [0])) "../System/lcd.c":277:11 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 6 11 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 x+0 S2 A32])
        (subreg:HI (reg:SI 123) 0)) "../System/lcd.c":277:11 724 {*thumb2_movhi_vfp}
     (nil))
(insn 11 8 12 2 (set (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe])) [1 y+0 S2 A16])
        (subreg:HI (reg:SI 123) 0)) "../System/lcd.c":277:18 724 {*thumb2_movhi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(debug_insn 12 11 13 2 (debug_marker) "../System/lcd.c":282:2 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 126)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -2 [0xfffffffffffffffe]))) "../System/lcd.c":282:7 7 {*arm_addsi3}
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 127)
        (plus:SI (reg/f:SI 102 sfp)
            (const_int -4 [0xfffffffffffffffc]))) "../System/lcd.c":282:7 7 {*arm_addsi3}
     (nil))
(insn 15 14 16 2 (set (reg:SI 1 r1)
        (reg/f:SI 126)) "../System/lcd.c":282:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 126)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -2 [0xfffffffffffffffe]))
            (nil))))
(insn 16 15 17 2 (set (reg:SI 0 r0)
        (reg/f:SI 127)) "../System/lcd.c":282:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 127)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc]))
            (nil))))
(call_insn 17 16 18 2 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("XPT2046_touch_get_coordinates_if_pressed") [flags 0x41]  <function_decl 0000000006e76700 XPT2046_touch_get_coordinates_if_pressed>) [0 XPT2046_touch_get_coordinates_if_pressed S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":282:7 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("XPT2046_touch_get_coordinates_if_pressed") [flags 0x41]  <function_decl 0000000006e76700 XPT2046_touch_get_coordinates_if_pressed>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(insn 18 17 20 2 (set (reg:SI 128)
        (reg:SI 0 r0)) "../System/lcd.c":282:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (nil)))
(insn 20 18 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 128)
            (const_int 0 [0]))) "../System/lcd.c":282:5 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(jump_insn 21 20 22 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 43)
            (pc))) "../System/lcd.c":282:5 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 43)
(note 22 21 23 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 23 22 24 3 (debug_marker) "../System/lcd.c":286:3 -1
     (nil))
(insn 24 23 25 3 (set (reg:SI 129 [ y ])
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [1 y+0 S2 A16]))) "../System/lcd.c":286:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 25 24 26 3 (set (reg:SI 130 [ x ])
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [1 x+0 S2 A32]))) "../System/lcd.c":286:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 26 25 27 3 (set (reg:SI 3 r3)
        (const_int 2016 [0x7e0])) "../System/lcd.c":286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 3 (set (reg:SI 2 r2)
        (const_int 2 [0x2])) "../System/lcd.c":286:3 728 {*thumb2_movsi_vfp}
     (nil))
(insn 28 27 29 3 (set (reg:SI 1 r1)
        (reg:SI 129 [ y ])) "../System/lcd.c":286:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 129 [ y ])
        (nil)))
(insn 29 28 30 3 (set (reg:SI 0 r0)
        (reg:SI 130 [ x ])) "../System/lcd.c":286:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 130 [ x ])
        (nil)))
(call_insn 30 29 31 3 (parallel [
            (call (mem:SI (symbol_ref:SI ("UG_FillCircle") [flags 0x41]  <function_decl 0000000006cb1800 UG_FillCircle>) [0 UG_FillCircle S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":286:3 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 3 r3)
        (expr_list:REG_DEAD (reg:SI 2 r2)
            (expr_list:REG_DEAD (reg:SI 1 r1)
                (expr_list:REG_DEAD (reg:SI 0 r0)
                    (expr_list:REG_CALL_DECL (symbol_ref:SI ("UG_FillCircle") [flags 0x41]  <function_decl 0000000006cb1800 UG_FillCircle>)
                        (nil))))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (expr_list:SI (use (reg:SI 2 r2))
                    (expr_list:SI (use (reg:SI 3 r3))
                        (nil)))))))
(debug_insn 31 30 32 3 (debug_marker) "../System/lcd.c":289:3 -1
     (nil))
(insn 32 31 34 3 (set (reg:SI 131 [ x ])
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -4 [0xfffffffffffffffc])) [1 x+0 S2 A32]))) "../System/lcd.c":289:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 34 32 35 3 (set (reg:SI 1 r1)
        (reg:SI 131 [ x ])) "../System/lcd.c":289:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131 [ x ])
        (nil)))
(insn 35 34 36 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC7") [flags 0x82]  <var_decl 0000000007275ea0 *.LC7>)) "../System/lcd.c":289:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 36 35 37 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>) [0 __builtin_printf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":289:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(debug_insn 37 36 38 3 (debug_marker) "../System/lcd.c":290:3 -1
     (nil))
(insn 38 37 40 3 (set (reg:SI 133 [ y ])
        (zero_extend:SI (mem/c:HI (plus:SI (reg/f:SI 102 sfp)
                    (const_int -2 [0xfffffffffffffffe])) [1 y+0 S2 A16]))) "../System/lcd.c":290:3 1005 {*thumb2_zero_extendhisi2_v6}
     (nil))
(insn 40 38 41 3 (set (reg:SI 1 r1)
        (reg:SI 133 [ y ])) "../System/lcd.c":290:3 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 133 [ y ])
        (nil)))
(insn 41 40 42 3 (set (reg:SI 0 r0)
        (symbol_ref/v/f:SI ("*.LC8") [flags 0x82]  <var_decl 0000000007275f30 *.LC8>)) "../System/lcd.c":290:3 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 42 41 43 3 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>) [0 __builtin_printf S4 A32])
                    (const_int 0 [0])))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":290:3 291 {*call_value_symbol}
     (expr_list:REG_DEAD (reg:SI 1 r1)
        (expr_list:REG_UNUSED (reg:SI 0 r0)
            (expr_list:REG_CALL_DECL (symbol_ref:SI ("printf") [flags 0x41]  <function_decl 0000000005aa0b00 printf>)
                (nil))))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (expr_list:SI (use (reg:SI 1 r1))
                (nil)))))
(code_label 43 42 44 4 33 (nil) [1 uses])
(note 44 43 45 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 45 44 46 4 (debug_marker) "../System/lcd.c":296:2 -1
     (nil))
(insn 46 45 47 4 (set (reg:SI 0 r0)
        (const_int 30 [0x1e])) "../System/lcd.c":296:2 728 {*thumb2_movsi_vfp}
     (nil))
(call_insn 47 46 0 4 (parallel [
            (call (mem:SI (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>) [0 HAL_Delay S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../System/lcd.c":296:2 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref:SI ("HAL_Delay") [flags 0x41]  <function_decl 0000000006b59e00 HAL_Delay>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:SI (use (reg:SI 0 r0))
            (nil))))
