$date
	Sat Oct 22 22:58:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#732076
b1101 !
1"
#732078
b1101 &
b1101 %
1$
#732079
0"
#732082
b101000 &
b101000 %
#732086
b10100 &
b10100 %
#732090
b1010 &
b1010 %
#732094
b101 &
b101 %
#732098
b10000 &
b10000 %
#732102
b1000 &
b1000 %
#732106
b100 &
b100 %
#732110
b10 &
b10 %
#732114
b1 &
b1 %
1#
#732118
b0 &
0#
b0 %
0$
#1660246
b10110 &
b10110 %
1$
b10110 !
1"
#1660247
0"
#1660250
b1011 &
b1011 %
#1660254
b100010 &
b100010 %
#1660258
b10001 &
b10001 %
#1660262
b110100 &
b110100 %
#1660266
b11010 &
b11010 %
#1660270
b1101 &
b1101 %
#1660274
b101000 &
b101000 %
#1660278
b10100 &
b10100 %
#1660282
b1010 &
b1010 %
#1660286
b101 &
b101 %
#1660290
b10000 &
b10000 %
#1660294
b1000 &
b1000 %
#1660298
b100 &
b100 %
#1660302
b10 &
b10 %
#1660306
b1 &
b1 %
1#
#1660310
b0 &
0#
b0 %
0$
#2693409
b10101 !
1"
#2693410
b10101 &
b10101 %
1$
#2693411
0"
#2693414
b1000000 &
b1000000 %
#2693418
b100000 &
b100000 %
#2693422
b10000 &
b10000 %
#2693426
b1000 &
b1000 %
#2693430
b100 &
b100 %
#2693434
b10 &
b10 %
#2693438
b1 &
1#
b1 %
#2693442
b0 &
b0 %
0#
0$
#4500012
