
GccApplication2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002348  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00082348  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b4  20000434  0008277c  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004e8  00082830  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008e8  00082c30  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a851  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001b5c  00000000  00000000  0002ad07  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000308  00000000  00000000  0002c863  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000260  00000000  00000000  0002cb6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00013f23  00000000  00000000  0002cdcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006fef  00000000  00000000  00040cee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00055b73  00000000  00000000  00047cdd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000b20  00000000  00000000  0009d850  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000145f  00000000  00000000  0009e370  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	e8 08 00 20 d5 04 08 00 d1 04 08 00 d1 04 08 00     ... ............
   80010:	d1 04 08 00 d1 04 08 00 d1 04 08 00 00 00 00 00     ................
	...
   8002c:	d1 04 08 00 d1 04 08 00 00 00 00 00 d1 04 08 00     ................
   8003c:	05 11 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     ................
   8004c:	d1 04 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     ................
   8005c:	d1 04 08 00 b1 11 08 00 d1 04 08 00 00 00 00 00     ................
   8006c:	d1 04 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     ................
	...
   80084:	d1 04 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     ................
   80094:	d1 04 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     ................
   800a4:	00 00 00 00 d1 04 08 00 a5 0f 08 00 e5 0f 08 00     ................
   800b4:	41 10 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     A...............
   800c4:	d1 04 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     ................
   800d4:	d1 04 08 00 d1 04 08 00 d1 04 08 00 d1 04 08 00     ................
   800e4:	d1 04 08 00 d1 04 08 00 b9 03 08 00 d1 04 08 00     ................

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00082348 	.word	0x00082348

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00082348 	.word	0x00082348
   80154:	20000438 	.word	0x20000438
   80158:	00082348 	.word	0x00082348
   8015c:	00000000 	.word	0x00000000

00080160 <adc_init>:
#include "adc.h"

IR_sensor IR;

void adc_init(){
	ADC->ADC_MR = ADC_MR_FREERUN;
   80160:	4b0d      	ldr	r3, [pc, #52]	; (80198 <adc_init+0x38>)
   80162:	2280      	movs	r2, #128	; 0x80
   80164:	605a      	str	r2, [r3, #4]
	ADC->ADC_CHER = ADC_CHDR_CH0;
   80166:	2201      	movs	r2, #1
   80168:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCR = (PMC_PCR_EN) | (37);
   8016a:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
   8016e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   80172:	4a0a      	ldr	r2, [pc, #40]	; (8019c <adc_init+0x3c>)
   80174:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= PMC_PCER1_PID37;
   80178:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   8017c:	f042 0220 	orr.w	r2, r2, #32
   80180:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	
	while(!(PMC->PMC_PCSR1 & PMC_PCSR1_PID37)){
   80184:	4b06      	ldr	r3, [pc, #24]	; (801a0 <adc_init+0x40>)
   80186:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   8018a:	f013 0f20 	tst.w	r3, #32
   8018e:	d0f9      	beq.n	80184 <adc_init+0x24>

	}
	
	ADC->ADC_CR = ADC_CR_START;
   80190:	2202      	movs	r2, #2
   80192:	4b01      	ldr	r3, [pc, #4]	; (80198 <adc_init+0x38>)
   80194:	601a      	str	r2, [r3, #0]
   80196:	4770      	bx	lr
   80198:	400c0000 	.word	0x400c0000
   8019c:	10000025 	.word	0x10000025
   801a0:	400e0600 	.word	0x400e0600

000801a4 <adc_read>:
}

uint16_t adc_read(){
	return ADC->ADC_CDR[0];
   801a4:	4b01      	ldr	r3, [pc, #4]	; (801ac <adc_read+0x8>)
   801a6:	6d18      	ldr	r0, [r3, #80]	; 0x50
   801a8:	b280      	uxth	r0, r0
   801aa:	4770      	bx	lr
   801ac:	400c0000 	.word	0x400c0000

000801b0 <can_init>:
 * \retval Success(0) or failure(1)
 */


uint8_t can_init(uint32_t can_br, uint8_t num_tx_mb, uint8_t num_rx_mb)
{
   801b0:	b4f0      	push	{r4, r5, r6, r7}
	
	//Make sure num_rx_mb and num_tx_mb is valid
	if(num_rx_mb > 8 | num_tx_mb > 8 | num_rx_mb + num_tx_mb > 8)
   801b2:	1857      	adds	r7, r2, r1
   801b4:	2f08      	cmp	r7, #8
   801b6:	bfd4      	ite	le
   801b8:	2300      	movle	r3, #0
   801ba:	2301      	movgt	r3, #1
   801bc:	2908      	cmp	r1, #8
   801be:	bf98      	it	ls
   801c0:	2a08      	cmpls	r2, #8
   801c2:	d85f      	bhi.n	80284 <can_init+0xd4>
   801c4:	460d      	mov	r5, r1
   801c6:	2b00      	cmp	r3, #0
   801c8:	d15c      	bne.n	80284 <can_init+0xd4>


	uint32_t ul_status; 
	
	//Disable can
	CAN0->CAN_MR &= ~CAN_MR_CANEN; 
   801ca:	4a2f      	ldr	r2, [pc, #188]	; (80288 <can_init+0xd8>)
   801cc:	6813      	ldr	r3, [r2, #0]
   801ce:	f023 0301 	bic.w	r3, r3, #1
   801d2:	6013      	str	r3, [r2, #0]
	//Clear status register on read
	ul_status = CAN0->CAN_SR; 
   801d4:	6913      	ldr	r3, [r2, #16]
	
	
	// Disable interrupts on CANH and CANL pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   801d6:	4b2d      	ldr	r3, [pc, #180]	; (8028c <can_init+0xdc>)
   801d8:	f44f 7440 	mov.w	r4, #768	; 0x300
   801dc:	645c      	str	r4, [r3, #68]	; 0x44
	
	//Select CAN0 RX and TX in PIOA
	uint32_t ul_sr = PIOA->PIO_ABSR;
   801de:	6f1c      	ldr	r4, [r3, #112]	; 0x70
	PIOA->PIO_ABSR = ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0) & ul_sr;
   801e0:	f024 0403 	bic.w	r4, r4, #3
   801e4:	671c      	str	r4, [r3, #112]	; 0x70
	
	// Disable the Parallel IO (PIO) of the Rx and Tx pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   801e6:	2403      	movs	r4, #3
   801e8:	605c      	str	r4, [r3, #4]
	
	// Enable pull up on CANH and CANL pin
	PIOA->PIO_PUER = (PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   801ea:	665c      	str	r4, [r3, #100]	; 0x64
	
	
	//Enable Clock for CAN0 in PMC
	PMC->PMC_PCR = PMC_PCR_EN | (0 << PMC_PCR_DIV_Pos) | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos); // DIV = 1(can clk = MCK/2), CMD = 1 (write), PID = 2B (CAN0)
   801ec:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801f0:	4c27      	ldr	r4, [pc, #156]	; (80290 <can_init+0xe0>)
   801f2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_CAN0 - 32);
   801f6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801fa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801fe:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
	
	//Set baudrate, Phase1, phase2 and propagation delay for can bus. Must match on all nodes!
	CAN0->CAN_BR = can_br; 
   80202:	6150      	str	r0, [r2, #20]
	

	/****** Start of mailbox configuration ******/

	uint32_t can_ier = 0;
   80204:	2400      	movs	r4, #0

	/* Configure receive mailboxes */
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   80206:	e019      	b.n	8023c <can_init+0x8c>
	{
		CAN0->CAN_MB[n].CAN_MAM = 0; //Accept all messages
   80208:	481f      	ldr	r0, [pc, #124]	; (80288 <can_init+0xd8>)
   8020a:	f101 0310 	add.w	r3, r1, #16
   8020e:	015b      	lsls	r3, r3, #5
   80210:	18c2      	adds	r2, r0, r3
   80212:	2600      	movs	r6, #0
   80214:	6056      	str	r6, [r2, #4]
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80216:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   8021a:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   8021e:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_RX);
   80222:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   80226:	50c6      	str	r6, [r0, r3]
		CAN0->CAN_MB[n].CAN_MCR |= CAN_MCR_MTCR;
   80228:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   8022c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80230:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c

		can_ier |= 1 << n; //Enable interrupt on rx mailbox
   80234:	2301      	movs	r3, #1
   80236:	408b      	lsls	r3, r1
   80238:	431c      	orrs	r4, r3
	for (int n = num_tx_mb; n <= num_rx_mb + num_tx_mb; n++)  //Simply one mailbox setup for all messages. You might want to apply filter for them.
   8023a:	3101      	adds	r1, #1
   8023c:	42b9      	cmp	r1, r7
   8023e:	dde3      	ble.n	80208 <can_init+0x58>
   80240:	2300      	movs	r3, #0
   80242:	e00d      	b.n	80260 <can_init+0xb0>
	}
	
	/*Configure transmit mailboxes */
	for (int n = 0; n < num_tx_mb; n++)
	{
		CAN0->CAN_MB[n].CAN_MID = CAN_MID_MIDE;
   80244:	4910      	ldr	r1, [pc, #64]	; (80288 <can_init+0xd8>)
   80246:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   8024a:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   8024e:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
		CAN0->CAN_MB[n].CAN_MMR = (CAN_MMR_MOT_MB_TX);
   80252:	f103 0210 	add.w	r2, r3, #16
   80256:	0152      	lsls	r2, r2, #5
   80258:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8025c:	5088      	str	r0, [r1, r2]
	for (int n = 0; n < num_tx_mb; n++)
   8025e:	3301      	adds	r3, #1
   80260:	42ab      	cmp	r3, r5
   80262:	dbef      	blt.n	80244 <can_init+0x94>
	}
	
	/****** End of mailbox configuraion ******/

	//Enable interrupt on receive mailboxes
	CAN0->CAN_IER = can_ier;
   80264:	4b08      	ldr	r3, [pc, #32]	; (80288 <can_init+0xd8>)
   80266:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80268:	4a0a      	ldr	r2, [pc, #40]	; (80294 <can_init+0xe4>)
   8026a:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8026e:	6051      	str	r1, [r2, #4]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80270:	2110      	movs	r1, #16
   80272:	f882 132b 	strb.w	r1, [r2, #811]	; 0x32b
	//Enable interrupt in NVIC 
	NVIC_EnableIRQ(ID_CAN0);
	NVIC_SetPriority(CAN0_IRQn, IRQ_CAN0_priority);

	//enable CAN
	CAN0->CAN_MR |= CAN_MR_CANEN;
   80276:	681a      	ldr	r2, [r3, #0]
   80278:	f042 0201 	orr.w	r2, r2, #1
   8027c:	601a      	str	r2, [r3, #0]

	return 0;
   8027e:	2000      	movs	r0, #0
}
   80280:	bcf0      	pop	{r4, r5, r6, r7}
   80282:	4770      	bx	lr
		return 1; //Too many mailboxes is configured
   80284:	2001      	movs	r0, #1
   80286:	e7fb      	b.n	80280 <can_init+0xd0>
   80288:	400b4000 	.word	0x400b4000
   8028c:	400e0e00 	.word	0x400e0e00
   80290:	1000102b 	.word	0x1000102b
   80294:	e000e100 	.word	0xe000e100

00080298 <can_init_def_tx_rx_mb>:
{
   80298:	b508      	push	{r3, lr}
	return can_init(can_br, 1, 2);
   8029a:	2202      	movs	r2, #2
   8029c:	2101      	movs	r1, #1
   8029e:	4b01      	ldr	r3, [pc, #4]	; (802a4 <can_init_def_tx_rx_mb+0xc>)
   802a0:	4798      	blx	r3
}
   802a2:	bd08      	pop	{r3, pc}
   802a4:	000801b1 	.word	0x000801b1

000802a8 <can_send>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_send(CAN_MESSAGE* can_msg, uint8_t tx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[tx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   802a8:	014b      	lsls	r3, r1, #5
   802aa:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802ae:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   802b6:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   802ba:	d036      	beq.n	8032a <can_send+0x82>
	//if(1)
	{
		//Set message ID and use CAN 2.0B protocol
		CAN0->CAN_MB[tx_mb_id].CAN_MID = CAN_MID_MIDvA(can_msg->id) | CAN_MID_MIDE ;
   802bc:	8803      	ldrh	r3, [r0, #0]
   802be:	4a1c      	ldr	r2, [pc, #112]	; (80330 <can_send+0x88>)
   802c0:	ea02 4283 	and.w	r2, r2, r3, lsl #18
   802c4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   802c8:	014b      	lsls	r3, r1, #5
   802ca:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   802ce:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   802d2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
		
		//Make sure message is not to long
		if(can_msg->data_length > 7){
   802d6:	7883      	ldrb	r3, [r0, #2]
   802d8:	2b07      	cmp	r3, #7
   802da:	d901      	bls.n	802e0 <can_send+0x38>
			can_msg->data_length = 7;
   802dc:	2307      	movs	r3, #7
   802de:	7083      	strb	r3, [r0, #2]
			//Message is to long, sending only the first 8 bytes
		}
		//Put message in can data registers
		CAN0->CAN_MB[tx_mb_id].CAN_MDL = can_msg->data[3] << 24 | can_msg->data[2] << 16 | can_msg->data[1] << 8 | can_msg->data[0];
   802e0:	7982      	ldrb	r2, [r0, #6]
   802e2:	7943      	ldrb	r3, [r0, #5]
   802e4:	041b      	lsls	r3, r3, #16
   802e6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   802ea:	7902      	ldrb	r2, [r0, #4]
   802ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   802f0:	78c2      	ldrb	r2, [r0, #3]
   802f2:	4313      	orrs	r3, r2
   802f4:	0149      	lsls	r1, r1, #5
   802f6:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   802fa:	f501 2130 	add.w	r1, r1, #720896	; 0xb0000
   802fe:	f8c1 3214 	str.w	r3, [r1, #532]	; 0x214
		CAN0->CAN_MB[tx_mb_id].CAN_MDH = can_msg->data[7] << 24 | can_msg->data[6] << 16 | can_msg->data[5] << 8 | can_msg->data[4];
   80302:	7a82      	ldrb	r2, [r0, #10]
   80304:	7a43      	ldrb	r3, [r0, #9]
   80306:	041b      	lsls	r3, r3, #16
   80308:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
   8030c:	7a02      	ldrb	r2, [r0, #8]
   8030e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   80312:	79c2      	ldrb	r2, [r0, #7]
   80314:	4313      	orrs	r3, r2
   80316:	f8c1 3218 	str.w	r3, [r1, #536]	; 0x218
		
		//Set message length and mailbox ready to send
		CAN0->CAN_MB[tx_mb_id].CAN_MCR = (can_msg->data_length << CAN_MCR_MDLC_Pos) | CAN_MCR_MTCR;
   8031a:	7883      	ldrb	r3, [r0, #2]
   8031c:	041b      	lsls	r3, r3, #16
   8031e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   80322:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		
		//printf("Message sent! \n\r");
		return 0;
   80326:	2000      	movs	r0, #0
   80328:	4770      	bx	lr
	}
	
	else //Mailbox busy
	{
		//printf("Message not sent! \n\r");
		return 1;
   8032a:	2001      	movs	r0, #1
	}
	
}
   8032c:	4770      	bx	lr
   8032e:	bf00      	nop
   80330:	1ffc0000 	.word	0x1ffc0000

00080334 <can_receive>:
 * \retval Success(0) or failure(1)
 */
uint8_t can_receive(CAN_MESSAGE* can_msg, uint8_t rx_mb_id)
{
	//Check that mailbox is ready
	if(CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MRDY)
   80334:	014b      	lsls	r3, r1, #5
   80336:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8033a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8033e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80342:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80346:	d033      	beq.n	803b0 <can_receive+0x7c>
{
   80348:	b470      	push	{r4, r5, r6}
	{
		//Get data from CAN mailbox
		uint32_t data_low = CAN0->CAN_MB[rx_mb_id].CAN_MDL;
   8034a:	014b      	lsls	r3, r1, #5
   8034c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80350:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80354:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
		uint32_t data_high = CAN0->CAN_MB[rx_mb_id].CAN_MDH;
   80358:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
		
		//Get message ID
		can_msg->id = (uint16_t)((CAN0->CAN_MB[rx_mb_id].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   8035c:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80360:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80364:	8005      	strh	r5, [r0, #0]
		
		//Get data length
		can_msg->data_length = (uint8_t)((CAN0->CAN_MB[rx_mb_id].CAN_MSR & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos);
   80366:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   8036a:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8036e:	7085      	strb	r5, [r0, #2]
		
		//Put data in CAN_MESSAGE object
		for(int i = 0; i < can_msg->data_length;i++)
   80370:	2300      	movs	r3, #0
   80372:	e003      	b.n	8037c <can_receive+0x48>
				can_msg->data[i] = (char)(data_low & 0xff);
				data_low = data_low >> 8;
			}
			else
			{
				can_msg->data[i] = (uint8_t)(data_high & 0xff);
   80374:	18c6      	adds	r6, r0, r3
   80376:	70f2      	strb	r2, [r6, #3]
				data_high = data_high >> 8;
   80378:	0a12      	lsrs	r2, r2, #8
		for(int i = 0; i < can_msg->data_length;i++)
   8037a:	3301      	adds	r3, #1
   8037c:	42ab      	cmp	r3, r5
   8037e:	da05      	bge.n	8038c <can_receive+0x58>
			if(i < 4)
   80380:	2b03      	cmp	r3, #3
   80382:	dcf7      	bgt.n	80374 <can_receive+0x40>
				can_msg->data[i] = (char)(data_low & 0xff);
   80384:	18c6      	adds	r6, r0, r3
   80386:	70f4      	strb	r4, [r6, #3]
				data_low = data_low >> 8;
   80388:	0a24      	lsrs	r4, r4, #8
   8038a:	e7f6      	b.n	8037a <can_receive+0x46>
			}
		}
		
		//Reset for new receive
		CAN0->CAN_MB[rx_mb_id].CAN_MMR = CAN_MMR_MOT_MB_RX;
   8038c:	4b09      	ldr	r3, [pc, #36]	; (803b4 <can_receive+0x80>)
   8038e:	f101 0210 	add.w	r2, r1, #16
   80392:	0152      	lsls	r2, r2, #5
   80394:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   80398:	5098      	str	r0, [r3, r2]
		CAN0->CAN_MB[rx_mb_id].CAN_MCR |= CAN_MCR_MTCR;
   8039a:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   8039e:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   803a2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   803a6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
		return 0;
   803aa:	2000      	movs	r0, #0
	}
	else //Mailbox busy
	{
		return 1;
	}
}
   803ac:	bc70      	pop	{r4, r5, r6}
   803ae:	4770      	bx	lr
		return 1;
   803b0:	2001      	movs	r0, #1
   803b2:	4770      	bx	lr
   803b4:	400b4000 	.word	0x400b4000

000803b8 <CAN0_Handler>:
 * \param void
 *
 * \retval 
 */
void CAN0_Handler( void )
{
   803b8:	b510      	push	{r4, lr}
   803ba:	b084      	sub	sp, #16
	//cli();
	//if(DEBUG_INTERRUPT)printf("CAN0 interrupt\n\r");
	char can_sr = CAN0->CAN_SR; 
   803bc:	4b22      	ldr	r3, [pc, #136]	; (80448 <CAN0_Handler+0x90>)
   803be:	691c      	ldr	r4, [r3, #16]
	
	//RX interrupt
	if(can_sr & (CAN_SR_MB1 | CAN_SR_MB2) )//Only mailbox 1 and 2 specified for receiving
   803c0:	f014 0f06 	tst.w	r4, #6
   803c4:	d021      	beq.n	8040a <CAN0_Handler+0x52>
	{
		CAN_MESSAGE message;
		if(can_sr & CAN_SR_MB1)  //Mailbox 1 event
   803c6:	f014 0f02 	tst.w	r4, #2
   803ca:	d108      	bne.n	803de <CAN0_Handler+0x26>
		{
			can_receive(&message, 1);

		}
		else if(can_sr & CAN_SR_MB2) //Mailbox 2 event
   803cc:	f014 0f04 	tst.w	r4, #4
   803d0:	d00a      	beq.n	803e8 <CAN0_Handler+0x30>
		
		{
			can_receive(&message, 2);
   803d2:	2102      	movs	r1, #2
   803d4:	a801      	add	r0, sp, #4
   803d6:	4b1d      	ldr	r3, [pc, #116]	; (8044c <CAN0_Handler+0x94>)
   803d8:	4798      	blx	r3
		}

		//if(DEBUG_INTERRUPT)printf("message id: %d\n\r", message.id);
		if(DEBUG_INTERRUPT)printf("message data length: %d\n\r", message.data_length);
		if(DEBUG_INTERRUPT)printf("\n\n\r");
		for (int i = 0; i < message.data_length; i++)
   803da:	2300      	movs	r3, #0
   803dc:	e009      	b.n	803f2 <CAN0_Handler+0x3a>
			can_receive(&message, 1);
   803de:	2101      	movs	r1, #1
   803e0:	a801      	add	r0, sp, #4
   803e2:	4b1a      	ldr	r3, [pc, #104]	; (8044c <CAN0_Handler+0x94>)
   803e4:	4798      	blx	r3
   803e6:	e7f8      	b.n	803da <CAN0_Handler+0x22>
			printf("CAN0 message arrived in non-used mailbox\n\r");
   803e8:	4819      	ldr	r0, [pc, #100]	; (80450 <CAN0_Handler+0x98>)
   803ea:	4b1a      	ldr	r3, [pc, #104]	; (80454 <CAN0_Handler+0x9c>)
   803ec:	4798      	blx	r3
   803ee:	e7f4      	b.n	803da <CAN0_Handler+0x22>
		for (int i = 0; i < message.data_length; i++)
   803f0:	3301      	adds	r3, #1
   803f2:	f89d 2006 	ldrb.w	r2, [sp, #6]
   803f6:	4293      	cmp	r3, r2
   803f8:	dbfa      	blt.n	803f0 <CAN0_Handler+0x38>
		{
			if(DEBUG_INTERRUPT)printf("%d  ", message.data[i]);
		}
		
		if(message.data[5]){
   803fa:	f89d 300c 	ldrb.w	r3, [sp, #12]
   803fe:	b98b      	cbnz	r3, 80424 <CAN0_Handler+0x6c>
			calibrate_motor_encoder();
		}
		
		playing = message.data[4];
   80400:	f89d 300b 	ldrb.w	r3, [sp, #11]
   80404:	4a14      	ldr	r2, [pc, #80]	; (80458 <CAN0_Handler+0xa0>)
   80406:	7013      	strb	r3, [r2, #0]
		
		if(playing){
   80408:	b97b      	cbnz	r3, 8042a <CAN0_Handler+0x72>
			}
		}
		
	}
	
	if(can_sr & CAN_SR_MB0)
   8040a:	f014 0f01 	tst.w	r4, #1
   8040e:	d002      	beq.n	80416 <CAN0_Handler+0x5e>
	{
		//if(DEBUG_INTERRUPT) printf("CAN0 MB0 ready to send \n\r");
		
	//Disable interrupt
		CAN0->CAN_IDR = CAN_IER_MB0;
   80410:	2201      	movs	r2, #1
   80412:	4b0d      	ldr	r3, [pc, #52]	; (80448 <CAN0_Handler+0x90>)
   80414:	609a      	str	r2, [r3, #8]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80416:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8041a:	4b10      	ldr	r3, [pc, #64]	; (8045c <CAN0_Handler+0xa4>)
   8041c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184

	}
	
	NVIC_ClearPendingIRQ(ID_CAN0);
	//sei();
}
   80420:	b004      	add	sp, #16
   80422:	bd10      	pop	{r4, pc}
			calibrate_motor_encoder();
   80424:	4b0e      	ldr	r3, [pc, #56]	; (80460 <CAN0_Handler+0xa8>)
   80426:	4798      	blx	r3
   80428:	e7ea      	b.n	80400 <CAN0_Handler+0x48>
			servo_reference = message.data[0];
   8042a:	f89d 2007 	ldrb.w	r2, [sp, #7]
   8042e:	4b0d      	ldr	r3, [pc, #52]	; (80464 <CAN0_Handler+0xac>)
   80430:	701a      	strb	r2, [r3, #0]
			change_head_angle(message.data[2]);
   80432:	f89d 0009 	ldrb.w	r0, [sp, #9]
   80436:	4b0c      	ldr	r3, [pc, #48]	; (80468 <CAN0_Handler+0xb0>)
   80438:	4798      	blx	r3
			if(message.data[3] > 100){
   8043a:	f89d 300a 	ldrb.w	r3, [sp, #10]
   8043e:	2b64      	cmp	r3, #100	; 0x64
   80440:	d9e3      	bls.n	8040a <CAN0_Handler+0x52>
				solenoid_shoot();
   80442:	4b0a      	ldr	r3, [pc, #40]	; (8046c <CAN0_Handler+0xb4>)
   80444:	4798      	blx	r3
   80446:	e7e0      	b.n	8040a <CAN0_Handler+0x52>
   80448:	400b4000 	.word	0x400b4000
   8044c:	00080335 	.word	0x00080335
   80450:	000822a0 	.word	0x000822a0
   80454:	00080dc9 	.word	0x00080dc9
   80458:	20000004 	.word	0x20000004
   8045c:	e000e100 	.word	0xe000e100
   80460:	000808d9 	.word	0x000808d9
   80464:	2000047e 	.word	0x2000047e
   80468:	00080889 	.word	0x00080889
   8046c:	00080851 	.word	0x00080851

00080470 <dac_write>:
	
	dac_write(0);
}

void dac_write(uint16_t digital_value){
	DACC->DACC_CDR = digital_value;
   80470:	4b03      	ldr	r3, [pc, #12]	; (80480 <dac_write+0x10>)
   80472:	6218      	str	r0, [r3, #32]
	
	loop_until_bit_is_set(DACC->DACC_ISR, DACC_ISR_EOC);
   80474:	4b02      	ldr	r3, [pc, #8]	; (80480 <dac_write+0x10>)
   80476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80478:	f013 0f04 	tst.w	r3, #4
   8047c:	d0fa      	beq.n	80474 <dac_write+0x4>
   8047e:	4770      	bx	lr
   80480:	400c8000 	.word	0x400c8000

00080484 <dac_init>:
void dac_init(){
   80484:	b508      	push	{r3, lr}
	DACC->DACC_MR = DACC_MR_USER_SEL_CHANNEL1;
   80486:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   8048a:	4b0d      	ldr	r3, [pc, #52]	; (804c0 <dac_init+0x3c>)
   8048c:	605a      	str	r2, [r3, #4]
	PMC->PMC_PCR = (PMC_PCR_EN) | (38);
   8048e:	f503 33c3 	add.w	r3, r3, #99840	; 0x18600
   80492:	4a0c      	ldr	r2, [pc, #48]	; (804c4 <dac_init+0x40>)
   80494:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= PMC_PCER1_PID38;
   80498:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   8049c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   804a0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	while(!(PMC->PMC_PCSR1 & PMC_PCSR1_PID38)){
   804a4:	4b08      	ldr	r3, [pc, #32]	; (804c8 <dac_init+0x44>)
   804a6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   804aa:	f013 0f40 	tst.w	r3, #64	; 0x40
   804ae:	d0f9      	beq.n	804a4 <dac_init+0x20>
	DACC->DACC_CHER = DACC_CHER_CH1;
   804b0:	2202      	movs	r2, #2
   804b2:	4b03      	ldr	r3, [pc, #12]	; (804c0 <dac_init+0x3c>)
   804b4:	611a      	str	r2, [r3, #16]
	dac_write(0);
   804b6:	2000      	movs	r0, #0
   804b8:	4b04      	ldr	r3, [pc, #16]	; (804cc <dac_init+0x48>)
   804ba:	4798      	blx	r3
   804bc:	bd08      	pop	{r3, pc}
   804be:	bf00      	nop
   804c0:	400c8000 	.word	0x400c8000
   804c4:	10000026 	.word	0x10000026
   804c8:	400e0600 	.word	0x400e0600
   804cc:	00080471 	.word	0x00080471

000804d0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   804d0:	e7fe      	b.n	804d0 <Dummy_Handler>
	...

000804d4 <Reset_Handler>:
{
   804d4:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   804d6:	4b11      	ldr	r3, [pc, #68]	; (8051c <Reset_Handler+0x48>)
   804d8:	4a11      	ldr	r2, [pc, #68]	; (80520 <Reset_Handler+0x4c>)
   804da:	429a      	cmp	r2, r3
   804dc:	d009      	beq.n	804f2 <Reset_Handler+0x1e>
   804de:	4b0f      	ldr	r3, [pc, #60]	; (8051c <Reset_Handler+0x48>)
   804e0:	4a0f      	ldr	r2, [pc, #60]	; (80520 <Reset_Handler+0x4c>)
   804e2:	e003      	b.n	804ec <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   804e4:	6811      	ldr	r1, [r2, #0]
   804e6:	6019      	str	r1, [r3, #0]
   804e8:	3304      	adds	r3, #4
   804ea:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   804ec:	490d      	ldr	r1, [pc, #52]	; (80524 <Reset_Handler+0x50>)
   804ee:	428b      	cmp	r3, r1
   804f0:	d3f8      	bcc.n	804e4 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   804f2:	4b0d      	ldr	r3, [pc, #52]	; (80528 <Reset_Handler+0x54>)
   804f4:	e002      	b.n	804fc <Reset_Handler+0x28>
                *pDest++ = 0;
   804f6:	2200      	movs	r2, #0
   804f8:	601a      	str	r2, [r3, #0]
   804fa:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   804fc:	4a0b      	ldr	r2, [pc, #44]	; (8052c <Reset_Handler+0x58>)
   804fe:	4293      	cmp	r3, r2
   80500:	d3f9      	bcc.n	804f6 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80502:	4b0b      	ldr	r3, [pc, #44]	; (80530 <Reset_Handler+0x5c>)
   80504:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80508:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8050c:	4a09      	ldr	r2, [pc, #36]	; (80534 <Reset_Handler+0x60>)
   8050e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   80510:	4b09      	ldr	r3, [pc, #36]	; (80538 <Reset_Handler+0x64>)
   80512:	4798      	blx	r3
        main();
   80514:	4b09      	ldr	r3, [pc, #36]	; (8053c <Reset_Handler+0x68>)
   80516:	4798      	blx	r3
   80518:	e7fe      	b.n	80518 <Reset_Handler+0x44>
   8051a:	bf00      	nop
   8051c:	20000000 	.word	0x20000000
   80520:	00082348 	.word	0x00082348
   80524:	20000434 	.word	0x20000434
   80528:	20000434 	.word	0x20000434
   8052c:	200004e8 	.word	0x200004e8
   80530:	00080000 	.word	0x00080000
   80534:	e000ed00 	.word	0xe000ed00
   80538:	00082131 	.word	0x00082131
   8053c:	000806b1 	.word	0x000806b1

00080540 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   80540:	f44f 6380 	mov.w	r3, #1024	; 0x400
   80544:	4a20      	ldr	r2, [pc, #128]	; (805c8 <SystemInit+0x88>)
   80546:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   80548:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8054c:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   8054e:	4b1f      	ldr	r3, [pc, #124]	; (805cc <SystemInit+0x8c>)
   80550:	6a1b      	ldr	r3, [r3, #32]
   80552:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   80556:	d107      	bne.n	80568 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   80558:	4a1d      	ldr	r2, [pc, #116]	; (805d0 <SystemInit+0x90>)
   8055a:	4b1c      	ldr	r3, [pc, #112]	; (805cc <SystemInit+0x8c>)
   8055c:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   8055e:	4b1b      	ldr	r3, [pc, #108]	; (805cc <SystemInit+0x8c>)
   80560:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80562:	f013 0f01 	tst.w	r3, #1
   80566:	d0fa      	beq.n	8055e <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   80568:	4a1a      	ldr	r2, [pc, #104]	; (805d4 <SystemInit+0x94>)
   8056a:	4b18      	ldr	r3, [pc, #96]	; (805cc <SystemInit+0x8c>)
   8056c:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   8056e:	4b17      	ldr	r3, [pc, #92]	; (805cc <SystemInit+0x8c>)
   80570:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80572:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80576:	d0fa      	beq.n	8056e <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80578:	4a14      	ldr	r2, [pc, #80]	; (805cc <SystemInit+0x8c>)
   8057a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8057c:	f023 0303 	bic.w	r3, r3, #3
   80580:	f043 0301 	orr.w	r3, r3, #1
   80584:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80586:	4b11      	ldr	r3, [pc, #68]	; (805cc <SystemInit+0x8c>)
   80588:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8058a:	f013 0f08 	tst.w	r3, #8
   8058e:	d0fa      	beq.n	80586 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80590:	4a11      	ldr	r2, [pc, #68]	; (805d8 <SystemInit+0x98>)
   80592:	4b0e      	ldr	r3, [pc, #56]	; (805cc <SystemInit+0x8c>)
   80594:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80596:	4b0d      	ldr	r3, [pc, #52]	; (805cc <SystemInit+0x8c>)
   80598:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8059a:	f013 0f02 	tst.w	r3, #2
   8059e:	d0fa      	beq.n	80596 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   805a0:	2211      	movs	r2, #17
   805a2:	4b0a      	ldr	r3, [pc, #40]	; (805cc <SystemInit+0x8c>)
   805a4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   805a6:	4b09      	ldr	r3, [pc, #36]	; (805cc <SystemInit+0x8c>)
   805a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   805aa:	f013 0f08 	tst.w	r3, #8
   805ae:	d0fa      	beq.n	805a6 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   805b0:	2212      	movs	r2, #18
   805b2:	4b06      	ldr	r3, [pc, #24]	; (805cc <SystemInit+0x8c>)
   805b4:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   805b6:	4b05      	ldr	r3, [pc, #20]	; (805cc <SystemInit+0x8c>)
   805b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   805ba:	f013 0f08 	tst.w	r3, #8
   805be:	d0fa      	beq.n	805b6 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   805c0:	4a06      	ldr	r2, [pc, #24]	; (805dc <SystemInit+0x9c>)
   805c2:	4b07      	ldr	r3, [pc, #28]	; (805e0 <SystemInit+0xa0>)
   805c4:	601a      	str	r2, [r3, #0]
   805c6:	4770      	bx	lr
   805c8:	400e0a00 	.word	0x400e0a00
   805cc:	400e0600 	.word	0x400e0600
   805d0:	00370809 	.word	0x00370809
   805d4:	01370809 	.word	0x01370809
   805d8:	200d3f01 	.word	0x200d3f01
   805dc:	0501bd00 	.word	0x0501bd00
   805e0:	20000000 	.word	0x20000000

000805e4 <fsm_playing>:
 *  Author: andreurn
 */ 

#include "fsm.h"

void fsm_playing(){
   805e4:	b508      	push	{r3, lr}
	enable_motor();
   805e6:	4b0c      	ldr	r3, [pc, #48]	; (80618 <fsm_playing+0x34>)
   805e8:	4798      	blx	r3
	change_motor_speed(0);
   805ea:	2000      	movs	r0, #0
   805ec:	4b0b      	ldr	r3, [pc, #44]	; (8061c <fsm_playing+0x38>)
   805ee:	4798      	blx	r3
	// middle position
	pwm_set_dutycycle(1.5 / 20);
   805f0:	f04f 3033 	mov.w	r0, #858993459	; 0x33333333
   805f4:	490a      	ldr	r1, [pc, #40]	; (80620 <fsm_playing+0x3c>)
   805f6:	4b0b      	ldr	r3, [pc, #44]	; (80624 <fsm_playing+0x40>)
   805f8:	4798      	blx	r3
	PID_controller_reset_error();
   805fa:	4b0b      	ldr	r3, [pc, #44]	; (80628 <fsm_playing+0x44>)
   805fc:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   805fe:	4b0b      	ldr	r3, [pc, #44]	; (8062c <fsm_playing+0x48>)
   80600:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80604:	601a      	str	r2, [r3, #0]
   80606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8060a:	601a      	str	r2, [r3, #0]
	// PID controller
	NVIC_EnableIRQ(TC0_IRQn);
	// IR sampling
	NVIC_EnableIRQ(TC1_IRQn);
	
	while(playing){
   8060c:	4b08      	ldr	r3, [pc, #32]	; (80630 <fsm_playing+0x4c>)
   8060e:	781b      	ldrb	r3, [r3, #0]
   80610:	2b00      	cmp	r3, #0
   80612:	d1fb      	bne.n	8060c <fsm_playing+0x28>
		
	}
}
   80614:	bd08      	pop	{r3, pc}
   80616:	bf00      	nop
   80618:	0008077d 	.word	0x0008077d
   8061c:	000807bd 	.word	0x000807bd
   80620:	3fb33333 	.word	0x3fb33333
   80624:	00080e51 	.word	0x00080e51
   80628:	00080a09 	.word	0x00080a09
   8062c:	e000e100 	.word	0xe000e100
   80630:	20000004 	.word	0x20000004

00080634 <fsm_waiting>:

void fsm_waiting(){
   80634:	b508      	push	{r3, lr}
	disable_motor();
   80636:	4b10      	ldr	r3, [pc, #64]	; (80678 <fsm_waiting+0x44>)
   80638:	4798      	blx	r3
	change_motor_speed(0);
   8063a:	2000      	movs	r0, #0
   8063c:	4b0f      	ldr	r3, [pc, #60]	; (8067c <fsm_waiting+0x48>)
   8063e:	4798      	blx	r3
	pwm_set_dutycycle(1.5 / 20);
   80640:	f04f 3033 	mov.w	r0, #858993459	; 0x33333333
   80644:	490e      	ldr	r1, [pc, #56]	; (80680 <fsm_waiting+0x4c>)
   80646:	4b0f      	ldr	r3, [pc, #60]	; (80684 <fsm_waiting+0x50>)
   80648:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8064a:	4b0f      	ldr	r3, [pc, #60]	; (80688 <fsm_waiting+0x54>)
   8064c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80650:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
   80654:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   80658:	f3bf 8f6f 	isb	sy
   8065c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80660:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
   80664:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   80668:	f3bf 8f6f 	isb	sy
	// PID controller
	NVIC_DisableIRQ(TC0_IRQn);
	// IR sampling
	NVIC_DisableIRQ(TC1_IRQn);
	
	while(!playing){
   8066c:	4b07      	ldr	r3, [pc, #28]	; (8068c <fsm_waiting+0x58>)
   8066e:	781b      	ldrb	r3, [r3, #0]
   80670:	2b00      	cmp	r3, #0
   80672:	d0fb      	beq.n	8066c <fsm_waiting+0x38>
		
	}
   80674:	bd08      	pop	{r3, pc}
   80676:	bf00      	nop
   80678:	0008078d 	.word	0x0008078d
   8067c:	000807bd 	.word	0x000807bd
   80680:	3fb33333 	.word	0x3fb33333
   80684:	00080e51 	.word	0x00080e51
   80688:	e000e100 	.word	0xe000e100
   8068c:	20000004 	.word	0x20000004

00080690 <test_light>:
extern uint8_t servo_reference;

uint8_t playing = 1;

void test_light ( void ){
	set_bit(PIOA->PIO_PER, 20);
   80690:	4b06      	ldr	r3, [pc, #24]	; (806ac <test_light+0x1c>)
   80692:	681a      	ldr	r2, [r3, #0]
   80694:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   80698:	601a      	str	r2, [r3, #0]
	set_bit(PIOA->PIO_OER, 20);
   8069a:	691a      	ldr	r2, [r3, #16]
   8069c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   806a0:	611a      	str	r2, [r3, #16]
	set_bit(PIOA->PIO_SODR, 20);
   806a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   806a4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
   806a8:	631a      	str	r2, [r3, #48]	; 0x30
   806aa:	4770      	bx	lr
   806ac:	400e0e00 	.word	0x400e0e00

000806b0 <main>:
}

int main(void){
   806b0:	b530      	push	{r4, r5, lr}
   806b2:	b083      	sub	sp, #12
    /* Initialize the SAM system */
	SystemInit();
   806b4:	4b1a      	ldr	r3, [pc, #104]	; (80720 <main+0x70>)
   806b6:	4798      	blx	r3
	// disable watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
   806b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   806bc:	4b19      	ldr	r3, [pc, #100]	; (80724 <main+0x74>)
   806be:	605a      	str	r2, [r3, #4]
	
	
	configure_uart();
   806c0:	4b19      	ldr	r3, [pc, #100]	; (80728 <main+0x78>)
   806c2:	4798      	blx	r3
	
	uint32_t can_br = (SMP << 24) | (BRP << 16) | (SJW << 12) | ((PROSEG - 1) << 8) | ((PS1 - 1) << 4) | (PS2 - 1);
	
	can_init_def_tx_rx_mb(can_br);
   806c4:	4819      	ldr	r0, [pc, #100]	; (8072c <main+0x7c>)
   806c6:	4b1a      	ldr	r3, [pc, #104]	; (80730 <main+0x80>)
   806c8:	4798      	blx	r3
	pwm_init();
   806ca:	4b1a      	ldr	r3, [pc, #104]	; (80734 <main+0x84>)
   806cc:	4798      	blx	r3
	dac_init();
   806ce:	4b1a      	ldr	r3, [pc, #104]	; (80738 <main+0x88>)
   806d0:	4798      	blx	r3
	adc_init();
   806d2:	4b1a      	ldr	r3, [pc, #104]	; (8073c <main+0x8c>)
   806d4:	4798      	blx	r3
	motor_init();
   806d6:	4b1a      	ldr	r3, [pc, #104]	; (80740 <main+0x90>)
   806d8:	4798      	blx	r3
	PID_controller_init(K_P, K_I , K_D, CONTROL_PERIOD, PID_MAX_OUTPUT, PID_MIN_OUTPUT);
   806da:	4c1a      	ldr	r4, [pc, #104]	; (80744 <main+0x94>)
   806dc:	4b1a      	ldr	r3, [pc, #104]	; (80748 <main+0x98>)
   806de:	9301      	str	r3, [sp, #4]
   806e0:	4b1a      	ldr	r3, [pc, #104]	; (8074c <main+0x9c>)
   806e2:	9300      	str	r3, [sp, #0]
   806e4:	4623      	mov	r3, r4
   806e6:	4a1a      	ldr	r2, [pc, #104]	; (80750 <main+0xa0>)
   806e8:	491a      	ldr	r1, [pc, #104]	; (80754 <main+0xa4>)
   806ea:	f04f 4082 	mov.w	r0, #1090519040	; 0x41000000
   806ee:	4d1a      	ldr	r5, [pc, #104]	; (80758 <main+0xa8>)
   806f0:	47a8      	blx	r5
	
	test_light();
   806f2:	4b1a      	ldr	r3, [pc, #104]	; (8075c <main+0xac>)
   806f4:	4798      	blx	r3
	
	printf("Entering loop");
   806f6:	481a      	ldr	r0, [pc, #104]	; (80760 <main+0xb0>)
   806f8:	4b1a      	ldr	r3, [pc, #104]	; (80764 <main+0xb4>)
   806fa:	4798      	blx	r3
	
	init_TCn( CONTROL_TC_CHANNEL, CONTROL_PERIOD );
   806fc:	4621      	mov	r1, r4
   806fe:	2000      	movs	r0, #0
   80700:	4c19      	ldr	r4, [pc, #100]	; (80768 <main+0xb8>)
   80702:	47a0      	blx	r4
	init_TCn( IR_TC_CHANNEL, IR_PERIOD );
   80704:	4919      	ldr	r1, [pc, #100]	; (8076c <main+0xbc>)
   80706:	2001      	movs	r0, #1
   80708:	47a0      	blx	r4
   8070a:	e001      	b.n	80710 <main+0x60>
		
		if(playing){
			fsm_playing();
		}
		else{
			fsm_waiting();
   8070c:	4b18      	ldr	r3, [pc, #96]	; (80770 <main+0xc0>)
   8070e:	4798      	blx	r3
		if(playing){
   80710:	4b18      	ldr	r3, [pc, #96]	; (80774 <main+0xc4>)
   80712:	781b      	ldrb	r3, [r3, #0]
   80714:	2b00      	cmp	r3, #0
   80716:	d0f9      	beq.n	8070c <main+0x5c>
			fsm_playing();
   80718:	4b17      	ldr	r3, [pc, #92]	; (80778 <main+0xc8>)
   8071a:	4798      	blx	r3
   8071c:	e7f8      	b.n	80710 <main+0x60>
   8071e:	bf00      	nop
   80720:	00080541 	.word	0x00080541
   80724:	400e1a50 	.word	0x400e1a50
   80728:	00081125 	.word	0x00081125
   8072c:	00143165 	.word	0x00143165
   80730:	00080299 	.word	0x00080299
   80734:	00080ded 	.word	0x00080ded
   80738:	00080485 	.word	0x00080485
   8073c:	00080161 	.word	0x00080161
   80740:	00080955 	.word	0x00080955
   80744:	3ca3d70a 	.word	0x3ca3d70a
   80748:	c57ff000 	.word	0xc57ff000
   8074c:	457ff000 	.word	0x457ff000
   80750:	3e4ccccd 	.word	0x3e4ccccd
   80754:	40a00000 	.word	0x40a00000
   80758:	00080a19 	.word	0x00080a19
   8075c:	00080691 	.word	0x00080691
   80760:	000822cc 	.word	0x000822cc
   80764:	00080dc9 	.word	0x00080dc9
   80768:	00080edd 	.word	0x00080edd
   8076c:	3d4ccccd 	.word	0x3d4ccccd
   80770:	00080635 	.word	0x00080635
   80774:	20000004 	.word	0x20000004
   80778:	000805e5 	.word	0x000805e5

0008077c <enable_motor>:
		printf("Max encorder value: %u \n\r", MAX_ENCODER_VALUE);
	}
}

void enable_motor(){
	set_bit(PIOD->PIO_SODR, 9);
   8077c:	4a02      	ldr	r2, [pc, #8]	; (80788 <enable_motor+0xc>)
   8077e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80780:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   80784:	6313      	str	r3, [r2, #48]	; 0x30
   80786:	4770      	bx	lr
   80788:	400e1400 	.word	0x400e1400

0008078c <disable_motor>:
}

void disable_motor(){
	set_bit(PIOD->PIO_CODR, 9);
   8078c:	4a02      	ldr	r2, [pc, #8]	; (80798 <disable_motor+0xc>)
   8078e:	6b53      	ldr	r3, [r2, #52]	; 0x34
   80790:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   80794:	6353      	str	r3, [r2, #52]	; 0x34
   80796:	4770      	bx	lr
   80798:	400e1400 	.word	0x400e1400

0008079c <change_motor_direction>:
}

void change_motor_direction(MOTOR_DIRECTION direction){
	if(direction == LEFT){
   8079c:	b128      	cbz	r0, 807aa <change_motor_direction+0xe>
		set_bit(PIOD->PIO_CODR, 10);
	}
	else{
		set_bit(PIOD->PIO_SODR, 10);
   8079e:	4a06      	ldr	r2, [pc, #24]	; (807b8 <change_motor_direction+0x1c>)
   807a0:	6b13      	ldr	r3, [r2, #48]	; 0x30
   807a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   807a6:	6313      	str	r3, [r2, #48]	; 0x30
   807a8:	4770      	bx	lr
		set_bit(PIOD->PIO_CODR, 10);
   807aa:	4a03      	ldr	r2, [pc, #12]	; (807b8 <change_motor_direction+0x1c>)
   807ac:	6b53      	ldr	r3, [r2, #52]	; 0x34
   807ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
   807b2:	6353      	str	r3, [r2, #52]	; 0x34
   807b4:	4770      	bx	lr
   807b6:	bf00      	nop
   807b8:	400e1400 	.word	0x400e1400

000807bc <change_motor_speed>:
	}
}

void change_motor_speed(int16_t speed){
   807bc:	b510      	push	{r4, lr}

	if(speed < 0){
   807be:	1e04      	subs	r4, r0, #0
   807c0:	db06      	blt.n	807d0 <change_motor_speed+0x14>
		change_motor_direction(RIGHT);
		dac_write(speed * -1);
	}
	else{
		change_motor_direction(LEFT);
   807c2:	2000      	movs	r0, #0
   807c4:	4b06      	ldr	r3, [pc, #24]	; (807e0 <change_motor_speed+0x24>)
   807c6:	4798      	blx	r3
		dac_write(speed);
   807c8:	b2a0      	uxth	r0, r4
   807ca:	4b06      	ldr	r3, [pc, #24]	; (807e4 <change_motor_speed+0x28>)
   807cc:	4798      	blx	r3
   807ce:	bd10      	pop	{r4, pc}
		change_motor_direction(RIGHT);
   807d0:	2001      	movs	r0, #1
   807d2:	4b03      	ldr	r3, [pc, #12]	; (807e0 <change_motor_speed+0x24>)
   807d4:	4798      	blx	r3
		dac_write(speed * -1);
   807d6:	4260      	negs	r0, r4
   807d8:	b280      	uxth	r0, r0
   807da:	4b02      	ldr	r3, [pc, #8]	; (807e4 <change_motor_speed+0x28>)
   807dc:	4798      	blx	r3
   807de:	bd10      	pop	{r4, pc}
   807e0:	0008079d 	.word	0x0008079d
   807e4:	00080471 	.word	0x00080471

000807e8 <MJ2_read>:
	
	return result;
}

char MJ2_read(){
	uint32_t inter = PIOC->PIO_PDSR;
   807e8:	4b02      	ldr	r3, [pc, #8]	; (807f4 <MJ2_read+0xc>)
   807ea:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
	
	inter >>= 1;
	
	return (char)inter;
}
   807ec:	f3c0 0047 	ubfx	r0, r0, #1, #8
   807f0:	4770      	bx	lr
   807f2:	bf00      	nop
   807f4:	400e1200 	.word	0x400e1200

000807f8 <get_motor_position>:
int16_t get_motor_position(){
   807f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	set_bit(PIOD->PIO_CODR, 0);
   807fa:	4c12      	ldr	r4, [pc, #72]	; (80844 <get_motor_position+0x4c>)
   807fc:	6b63      	ldr	r3, [r4, #52]	; 0x34
   807fe:	f043 0301 	orr.w	r3, r3, #1
   80802:	6363      	str	r3, [r4, #52]	; 0x34
	set_bit(PIOD->PIO_CODR, 2);
   80804:	6b63      	ldr	r3, [r4, #52]	; 0x34
   80806:	f043 0304 	orr.w	r3, r3, #4
   8080a:	6363      	str	r3, [r4, #52]	; 0x34
	delay_us(60);
   8080c:	203c      	movs	r0, #60	; 0x3c
   8080e:	4f0e      	ldr	r7, [pc, #56]	; (80848 <get_motor_position+0x50>)
   80810:	47b8      	blx	r7
	result |= (MJ2_read() << 8);
   80812:	4e0e      	ldr	r6, [pc, #56]	; (8084c <get_motor_position+0x54>)
   80814:	47b0      	blx	r6
   80816:	0200      	lsls	r0, r0, #8
   80818:	b205      	sxth	r5, r0
	set_bit(PIOD->PIO_SODR, 2);
   8081a:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8081c:	f043 0304 	orr.w	r3, r3, #4
   80820:	6323      	str	r3, [r4, #48]	; 0x30
	delay_us(60);
   80822:	203c      	movs	r0, #60	; 0x3c
   80824:	47b8      	blx	r7
	result |= MJ2_read();
   80826:	47b0      	blx	r6
   80828:	b200      	sxth	r0, r0
   8082a:	4328      	orrs	r0, r5
	set_bit(PIOD->PIO_SODR, 0);
   8082c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   8082e:	f043 0301 	orr.w	r3, r3, #1
   80832:	6323      	str	r3, [r4, #48]	; 0x30
	if(result > 10000 || result < 0){
   80834:	b282      	uxth	r2, r0
   80836:	f242 7310 	movw	r3, #10000	; 0x2710
   8083a:	429a      	cmp	r2, r3
   8083c:	d900      	bls.n	80840 <get_motor_position+0x48>
		result = 0;
   8083e:	2000      	movs	r0, #0
}
   80840:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80842:	bf00      	nop
   80844:	400e1400 	.word	0x400e1400
   80848:	000810e5 	.word	0x000810e5
   8084c:	000807e9 	.word	0x000807e9

00080850 <solenoid_shoot>:

void solenoid_shoot(){
   80850:	b508      	push	{r3, lr}
	if(!solenoid_out){
   80852:	4b08      	ldr	r3, [pc, #32]	; (80874 <solenoid_shoot+0x24>)
   80854:	781b      	ldrb	r3, [r3, #0]
   80856:	b103      	cbz	r3, 8085a <solenoid_shoot+0xa>
   80858:	bd08      	pop	{r3, pc}
		set_bit(PIOA->PIO_CODR, 3);
   8085a:	4a07      	ldr	r2, [pc, #28]	; (80878 <solenoid_shoot+0x28>)
   8085c:	6b53      	ldr	r3, [r2, #52]	; 0x34
   8085e:	f043 0308 	orr.w	r3, r3, #8
   80862:	6353      	str	r3, [r2, #52]	; 0x34
		solenoid_out = 1;
   80864:	2201      	movs	r2, #1
   80866:	4b03      	ldr	r3, [pc, #12]	; (80874 <solenoid_shoot+0x24>)
   80868:	701a      	strb	r2, [r3, #0]
		init_TCn(2, 0.02);
   8086a:	4904      	ldr	r1, [pc, #16]	; (8087c <solenoid_shoot+0x2c>)
   8086c:	2002      	movs	r0, #2
   8086e:	4b04      	ldr	r3, [pc, #16]	; (80880 <solenoid_shoot+0x30>)
   80870:	4798      	blx	r3
	}
}
   80872:	e7f1      	b.n	80858 <solenoid_shoot+0x8>
   80874:	20000450 	.word	0x20000450
   80878:	400e0e00 	.word	0x400e0e00
   8087c:	3ca3d70a 	.word	0x3ca3d70a
   80880:	00080edd 	.word	0x00080edd
   80884:	00000000 	.word	0x00000000

00080888 <change_head_angle>:

void change_head_angle(uint8_t reference){
   80888:	b510      	push	{r4, lr}
	pwm_set_dutycycle((0.0049 * reference + 0.8755) / 20.0);
   8088a:	4b0d      	ldr	r3, [pc, #52]	; (808c0 <change_head_angle+0x38>)
   8088c:	4798      	blx	r3
   8088e:	a308      	add	r3, pc, #32	; (adr r3, 808b0 <change_head_angle+0x28>)
   80890:	e9d3 2300 	ldrd	r2, r3, [r3]
   80894:	4c0b      	ldr	r4, [pc, #44]	; (808c4 <change_head_angle+0x3c>)
   80896:	47a0      	blx	r4
   80898:	a307      	add	r3, pc, #28	; (adr r3, 808b8 <change_head_angle+0x30>)
   8089a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8089e:	4c0a      	ldr	r4, [pc, #40]	; (808c8 <change_head_angle+0x40>)
   808a0:	47a0      	blx	r4
   808a2:	2200      	movs	r2, #0
   808a4:	4b09      	ldr	r3, [pc, #36]	; (808cc <change_head_angle+0x44>)
   808a6:	4c0a      	ldr	r4, [pc, #40]	; (808d0 <change_head_angle+0x48>)
   808a8:	47a0      	blx	r4
   808aa:	4b0a      	ldr	r3, [pc, #40]	; (808d4 <change_head_angle+0x4c>)
   808ac:	4798      	blx	r3
   808ae:	bd10      	pop	{r4, pc}
   808b0:	bc01a36e 	.word	0xbc01a36e
   808b4:	3f741205 	.word	0x3f741205
   808b8:	9374bc6a 	.word	0x9374bc6a
   808bc:	3fec0418 	.word	0x3fec0418
   808c0:	000814bd 	.word	0x000814bd
   808c4:	00081589 	.word	0x00081589
   808c8:	00081225 	.word	0x00081225
   808cc:	40340000 	.word	0x40340000
   808d0:	000817dd 	.word	0x000817dd
   808d4:	00080e51 	.word	0x00080e51

000808d8 <calibrate_motor_encoder>:
}

void calibrate_motor_encoder(){
   808d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	enable_motor();
   808dc:	f8df 8070 	ldr.w	r8, [pc, #112]	; 80950 <calibrate_motor_encoder+0x78>
   808e0:	47c0      	blx	r8
	change_motor_speed(-3000);
   808e2:	4813      	ldr	r0, [pc, #76]	; (80930 <calibrate_motor_encoder+0x58>)
   808e4:	4c13      	ldr	r4, [pc, #76]	; (80934 <calibrate_motor_encoder+0x5c>)
   808e6:	47a0      	blx	r4
	delay_ms(2000);
   808e8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   808ec:	4f12      	ldr	r7, [pc, #72]	; (80938 <calibrate_motor_encoder+0x60>)
   808ee:	47b8      	blx	r7
	disable_motor();
   808f0:	4e12      	ldr	r6, [pc, #72]	; (8093c <calibrate_motor_encoder+0x64>)
   808f2:	47b0      	blx	r6
	change_motor_speed(0);
   808f4:	2000      	movs	r0, #0
   808f6:	47a0      	blx	r4
	set_bit(PIOD->PIO_CODR, 1);
   808f8:	4d11      	ldr	r5, [pc, #68]	; (80940 <calibrate_motor_encoder+0x68>)
   808fa:	6b6b      	ldr	r3, [r5, #52]	; 0x34
   808fc:	f043 0302 	orr.w	r3, r3, #2
   80900:	636b      	str	r3, [r5, #52]	; 0x34
	delay_us(20);
   80902:	2014      	movs	r0, #20
   80904:	4b0f      	ldr	r3, [pc, #60]	; (80944 <calibrate_motor_encoder+0x6c>)
   80906:	4798      	blx	r3
	set_bit(PIOD->PIO_SODR, 1);
   80908:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8090a:	f043 0302 	orr.w	r3, r3, #2
   8090e:	632b      	str	r3, [r5, #48]	; 0x30
	
	if (DEBUG_MOTOR){
		printf("Motor position at reset: %u \n\r", get_motor_position());
	}
	
	enable_motor();
   80910:	47c0      	blx	r8
	change_motor_speed(3000);
   80912:	f640 30b8 	movw	r0, #3000	; 0xbb8
   80916:	47a0      	blx	r4
	delay_ms(2000);
   80918:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   8091c:	47b8      	blx	r7
	disable_motor();
   8091e:	47b0      	blx	r6
	change_motor_speed(0);
   80920:	2000      	movs	r0, #0
   80922:	47a0      	blx	r4
	
	MAX_ENCODER_VALUE = get_motor_position();
   80924:	4b08      	ldr	r3, [pc, #32]	; (80948 <calibrate_motor_encoder+0x70>)
   80926:	4798      	blx	r3
   80928:	4b08      	ldr	r3, [pc, #32]	; (8094c <calibrate_motor_encoder+0x74>)
   8092a:	8018      	strh	r0, [r3, #0]
   8092c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80930:	fffff448 	.word	0xfffff448
   80934:	000807bd 	.word	0x000807bd
   80938:	000810c5 	.word	0x000810c5
   8093c:	0008078d 	.word	0x0008078d
   80940:	400e1400 	.word	0x400e1400
   80944:	000810e5 	.word	0x000810e5
   80948:	000807f9 	.word	0x000807f9
   8094c:	2000047c 	.word	0x2000047c
   80950:	0008077d 	.word	0x0008077d

00080954 <motor_init>:
void motor_init(){
   80954:	b508      	push	{r3, lr}
	set_bit(PIOD->PIO_PER, 9);
   80956:	4b28      	ldr	r3, [pc, #160]	; (809f8 <motor_init+0xa4>)
   80958:	681a      	ldr	r2, [r3, #0]
   8095a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   8095e:	601a      	str	r2, [r3, #0]
	set_bit(PIOD->PIO_OER, 9);
   80960:	691a      	ldr	r2, [r3, #16]
   80962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
   80966:	611a      	str	r2, [r3, #16]
	set_bit(PIOD->PIO_PER, 10);
   80968:	681a      	ldr	r2, [r3, #0]
   8096a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   8096e:	601a      	str	r2, [r3, #0]
	set_bit(PIOD->PIO_OER, 10);
   80970:	691a      	ldr	r2, [r3, #16]
   80972:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
   80976:	611a      	str	r2, [r3, #16]
	set_bit(PIOD->PIO_PER, 0);
   80978:	681a      	ldr	r2, [r3, #0]
   8097a:	f042 0201 	orr.w	r2, r2, #1
   8097e:	601a      	str	r2, [r3, #0]
	set_bit(PIOD->PIO_OER, 0);
   80980:	691a      	ldr	r2, [r3, #16]
   80982:	f042 0201 	orr.w	r2, r2, #1
   80986:	611a      	str	r2, [r3, #16]
	set_bit(PIOD->PIO_SODR, 0);
   80988:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8098a:	f042 0201 	orr.w	r2, r2, #1
   8098e:	631a      	str	r2, [r3, #48]	; 0x30
	set_bit(PIOD->PIO_PER, 1);
   80990:	681a      	ldr	r2, [r3, #0]
   80992:	f042 0202 	orr.w	r2, r2, #2
   80996:	601a      	str	r2, [r3, #0]
	set_bit(PIOD->PIO_OER, 1);
   80998:	691a      	ldr	r2, [r3, #16]
   8099a:	f042 0202 	orr.w	r2, r2, #2
   8099e:	611a      	str	r2, [r3, #16]
	set_bit(PIOA->PIO_PER, 3);
   809a0:	4a16      	ldr	r2, [pc, #88]	; (809fc <motor_init+0xa8>)
   809a2:	6811      	ldr	r1, [r2, #0]
   809a4:	f041 0108 	orr.w	r1, r1, #8
   809a8:	6011      	str	r1, [r2, #0]
	set_bit(PIOA->PIO_OER, 3);
   809aa:	6911      	ldr	r1, [r2, #16]
   809ac:	f041 0108 	orr.w	r1, r1, #8
   809b0:	6111      	str	r1, [r2, #16]
	set_bit(PIOA->PIO_SODR, 3);
   809b2:	6b11      	ldr	r1, [r2, #48]	; 0x30
   809b4:	f041 0108 	orr.w	r1, r1, #8
   809b8:	6311      	str	r1, [r2, #48]	; 0x30
	set_bit(PIOD->PIO_PER, 2);
   809ba:	681a      	ldr	r2, [r3, #0]
   809bc:	f042 0204 	orr.w	r2, r2, #4
   809c0:	601a      	str	r2, [r3, #0]
	set_bit(PIOD->PIO_OER, 2);
   809c2:	691a      	ldr	r2, [r3, #16]
   809c4:	f042 0204 	orr.w	r2, r2, #4
   809c8:	611a      	str	r2, [r3, #16]
	PIOC->PIO_PER |= ENCODER_DATA_MASK;
   809ca:	f5a3 7300 	sub.w	r3, r3, #512	; 0x200
   809ce:	681a      	ldr	r2, [r3, #0]
   809d0:	f442 72ff 	orr.w	r2, r2, #510	; 0x1fe
   809d4:	601a      	str	r2, [r3, #0]
	PIOC->PIO_ODR |= ENCODER_DATA_MASK;
   809d6:	695a      	ldr	r2, [r3, #20]
   809d8:	f442 72ff 	orr.w	r2, r2, #510	; 0x1fe
   809dc:	615a      	str	r2, [r3, #20]
	PMC->PMC_PCR = PMC_PCR_EN | ID_PIOC;
   809de:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
   809e2:	4a07      	ldr	r2, [pc, #28]	; (80a00 <motor_init+0xac>)
   809e4:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCER0 |= (0b1 << ID_PIOC);
   809e8:	691a      	ldr	r2, [r3, #16]
   809ea:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   809ee:	611a      	str	r2, [r3, #16]
	calibrate_motor_encoder();
   809f0:	4b04      	ldr	r3, [pc, #16]	; (80a04 <motor_init+0xb0>)
   809f2:	4798      	blx	r3
   809f4:	bd08      	pop	{r3, pc}
   809f6:	bf00      	nop
   809f8:	400e1400 	.word	0x400e1400
   809fc:	400e0e00 	.word	0x400e0e00
   80a00:	1000000d 	.word	0x1000000d
   80a04:	000808d9 	.word	0x000808d9

00080a08 <PID_controller_reset_error>:
   80a08:	4b02      	ldr	r3, [pc, #8]	; (80a14 <PID_controller_reset_error+0xc>)
   80a0a:	2200      	movs	r2, #0
   80a0c:	611a      	str	r2, [r3, #16]
   80a0e:	615a      	str	r2, [r3, #20]
   80a10:	4770      	bx	lr
   80a12:	bf00      	nop
   80a14:	20000454 	.word	0x20000454

00080a18 <PID_controller_init>:
   80a18:	b538      	push	{r3, r4, r5, lr}
   80a1a:	461d      	mov	r5, r3
   80a1c:	4c05      	ldr	r4, [pc, #20]	; (80a34 <PID_controller_init+0x1c>)
   80a1e:	6020      	str	r0, [r4, #0]
   80a20:	6061      	str	r1, [r4, #4]
   80a22:	60a2      	str	r2, [r4, #8]
   80a24:	4b04      	ldr	r3, [pc, #16]	; (80a38 <PID_controller_init+0x20>)
   80a26:	4798      	blx	r3
   80a28:	60e5      	str	r5, [r4, #12]
   80a2a:	9b04      	ldr	r3, [sp, #16]
   80a2c:	61a3      	str	r3, [r4, #24]
   80a2e:	9b05      	ldr	r3, [sp, #20]
   80a30:	61e3      	str	r3, [r4, #28]
   80a32:	bd38      	pop	{r3, r4, r5, pc}
   80a34:	20000454 	.word	0x20000454
   80a38:	00080a09 	.word	0x00080a09
   80a3c:	00000000 	.word	0x00000000

00080a40 <PID_controller>:
   80a40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80a44:	4606      	mov	r6, r0
   80a46:	f1c1 01ff 	rsb	r1, r1, #255	; 0xff
   80a4a:	b28c      	uxth	r4, r1
   80a4c:	4d2c      	ldr	r5, [pc, #176]	; (80b00 <PID_controller+0xc0>)
   80a4e:	4b2d      	ldr	r3, [pc, #180]	; (80b04 <PID_controller+0xc4>)
   80a50:	8818      	ldrh	r0, [r3, #0]
   80a52:	47a8      	blx	r5
   80a54:	a328      	add	r3, pc, #160	; (adr r3, 80af8 <PID_controller+0xb8>)
   80a56:	e9d3 2300 	ldrd	r2, r3, [r3]
   80a5a:	4f2b      	ldr	r7, [pc, #172]	; (80b08 <PID_controller+0xc8>)
   80a5c:	47b8      	blx	r7
   80a5e:	4680      	mov	r8, r0
   80a60:	4689      	mov	r9, r1
   80a62:	4620      	mov	r0, r4
   80a64:	47a8      	blx	r5
   80a66:	4642      	mov	r2, r8
   80a68:	464b      	mov	r3, r9
   80a6a:	4c28      	ldr	r4, [pc, #160]	; (80b0c <PID_controller+0xcc>)
   80a6c:	47a0      	blx	r4
   80a6e:	4b28      	ldr	r3, [pc, #160]	; (80b10 <PID_controller+0xd0>)
   80a70:	4798      	blx	r3
   80a72:	b280      	uxth	r0, r0
   80a74:	1b80      	subs	r0, r0, r6
   80a76:	4b27      	ldr	r3, [pc, #156]	; (80b14 <PID_controller+0xd4>)
   80a78:	4798      	blx	r3
   80a7a:	4606      	mov	r6, r0
   80a7c:	4c26      	ldr	r4, [pc, #152]	; (80b18 <PID_controller+0xd8>)
   80a7e:	4f27      	ldr	r7, [pc, #156]	; (80b1c <PID_controller+0xdc>)
   80a80:	6961      	ldr	r1, [r4, #20]
   80a82:	47b8      	blx	r7
   80a84:	4681      	mov	r9, r0
   80a86:	6160      	str	r0, [r4, #20]
   80a88:	4d25      	ldr	r5, [pc, #148]	; (80b20 <PID_controller+0xe0>)
   80a8a:	6821      	ldr	r1, [r4, #0]
   80a8c:	4630      	mov	r0, r6
   80a8e:	47a8      	blx	r5
   80a90:	4682      	mov	sl, r0
   80a92:	f8d4 800c 	ldr.w	r8, [r4, #12]
   80a96:	4641      	mov	r1, r8
   80a98:	6860      	ldr	r0, [r4, #4]
   80a9a:	47a8      	blx	r5
   80a9c:	4601      	mov	r1, r0
   80a9e:	4648      	mov	r0, r9
   80aa0:	47a8      	blx	r5
   80aa2:	4681      	mov	r9, r0
   80aa4:	4641      	mov	r1, r8
   80aa6:	68a0      	ldr	r0, [r4, #8]
   80aa8:	4b1e      	ldr	r3, [pc, #120]	; (80b24 <PID_controller+0xe4>)
   80aaa:	4798      	blx	r3
   80aac:	4680      	mov	r8, r0
   80aae:	6921      	ldr	r1, [r4, #16]
   80ab0:	4630      	mov	r0, r6
   80ab2:	4b1d      	ldr	r3, [pc, #116]	; (80b28 <PID_controller+0xe8>)
   80ab4:	4798      	blx	r3
   80ab6:	4601      	mov	r1, r0
   80ab8:	4640      	mov	r0, r8
   80aba:	47a8      	blx	r5
   80abc:	4605      	mov	r5, r0
   80abe:	4649      	mov	r1, r9
   80ac0:	4650      	mov	r0, sl
   80ac2:	47b8      	blx	r7
   80ac4:	4601      	mov	r1, r0
   80ac6:	4628      	mov	r0, r5
   80ac8:	47b8      	blx	r7
   80aca:	4605      	mov	r5, r0
   80acc:	6126      	str	r6, [r4, #16]
   80ace:	69a4      	ldr	r4, [r4, #24]
   80ad0:	4621      	mov	r1, r4
   80ad2:	4b16      	ldr	r3, [pc, #88]	; (80b2c <PID_controller+0xec>)
   80ad4:	4798      	blx	r3
   80ad6:	b930      	cbnz	r0, 80ae6 <PID_controller+0xa6>
   80ad8:	4b0f      	ldr	r3, [pc, #60]	; (80b18 <PID_controller+0xd8>)
   80ada:	69dc      	ldr	r4, [r3, #28]
   80adc:	4621      	mov	r1, r4
   80ade:	4628      	mov	r0, r5
   80ae0:	4b13      	ldr	r3, [pc, #76]	; (80b30 <PID_controller+0xf0>)
   80ae2:	4798      	blx	r3
   80ae4:	b120      	cbz	r0, 80af0 <PID_controller+0xb0>
   80ae6:	4620      	mov	r0, r4
   80ae8:	4b12      	ldr	r3, [pc, #72]	; (80b34 <PID_controller+0xf4>)
   80aea:	4798      	blx	r3
   80aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80af0:	462c      	mov	r4, r5
   80af2:	e7f8      	b.n	80ae6 <PID_controller+0xa6>
   80af4:	f3af 8000 	nop.w
   80af8:	00000000 	.word	0x00000000
   80afc:	406fe000 	.word	0x406fe000
   80b00:	000814bd 	.word	0x000814bd
   80b04:	2000047c 	.word	0x2000047c
   80b08:	000817dd 	.word	0x000817dd
   80b0c:	00081589 	.word	0x00081589
   80b10:	00081abd 	.word	0x00081abd
   80b14:	00081c71 	.word	0x00081c71
   80b18:	20000454 	.word	0x20000454
   80b1c:	00081b09 	.word	0x00081b09
   80b20:	00081d19 	.word	0x00081d19
   80b24:	00081e81 	.word	0x00081e81
   80b28:	00081b05 	.word	0x00081b05
   80b2c:	00082091 	.word	0x00082091
   80b30:	00082055 	.word	0x00082055
   80b34:	000820a5 	.word	0x000820a5

00080b38 <printchar>:
#include "printf-stdarg.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   80b38:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   80b3a:	b2c8      	uxtb	r0, r1
   80b3c:	4b01      	ldr	r3, [pc, #4]	; (80b44 <printchar+0xc>)
   80b3e:	4798      	blx	r3
   80b40:	bd08      	pop	{r3, pc}
   80b42:	bf00      	nop
   80b44:	0008118d 	.word	0x0008118d

00080b48 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   80b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80b4c:	4607      	mov	r7, r0
   80b4e:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   80b50:	1e15      	subs	r5, r2, #0
   80b52:	dd02      	ble.n	80b5a <prints+0x12>
   80b54:	460a      	mov	r2, r1
   80b56:	2100      	movs	r1, #0
   80b58:	e004      	b.n	80b64 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   80b5a:	f04f 0820 	mov.w	r8, #32
   80b5e:	e00e      	b.n	80b7e <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   80b60:	3101      	adds	r1, #1
   80b62:	3201      	adds	r2, #1
   80b64:	7810      	ldrb	r0, [r2, #0]
   80b66:	2800      	cmp	r0, #0
   80b68:	d1fa      	bne.n	80b60 <prints+0x18>
		if (len >= width) width = 0;
   80b6a:	42a9      	cmp	r1, r5
   80b6c:	da01      	bge.n	80b72 <prints+0x2a>
		else width -= len;
   80b6e:	1a6d      	subs	r5, r5, r1
   80b70:	e000      	b.n	80b74 <prints+0x2c>
		if (len >= width) width = 0;
   80b72:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   80b74:	f013 0f02 	tst.w	r3, #2
   80b78:	d106      	bne.n	80b88 <prints+0x40>
	register int pc = 0, padchar = ' ';
   80b7a:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   80b7e:	f013 0401 	ands.w	r4, r3, #1
   80b82:	d00a      	beq.n	80b9a <prints+0x52>
	register int pc = 0, padchar = ' ';
   80b84:	2400      	movs	r4, #0
   80b86:	e010      	b.n	80baa <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   80b88:	f04f 0830 	mov.w	r8, #48	; 0x30
   80b8c:	e7f7      	b.n	80b7e <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   80b8e:	4641      	mov	r1, r8
   80b90:	4638      	mov	r0, r7
   80b92:	4b0d      	ldr	r3, [pc, #52]	; (80bc8 <prints+0x80>)
   80b94:	4798      	blx	r3
			++pc;
   80b96:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80b98:	3d01      	subs	r5, #1
   80b9a:	2d00      	cmp	r5, #0
   80b9c:	dcf7      	bgt.n	80b8e <prints+0x46>
   80b9e:	e004      	b.n	80baa <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   80ba0:	4638      	mov	r0, r7
   80ba2:	4b09      	ldr	r3, [pc, #36]	; (80bc8 <prints+0x80>)
   80ba4:	4798      	blx	r3
		++pc;
   80ba6:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80ba8:	3601      	adds	r6, #1
   80baa:	7831      	ldrb	r1, [r6, #0]
   80bac:	2900      	cmp	r1, #0
   80bae:	d1f7      	bne.n	80ba0 <prints+0x58>
   80bb0:	e005      	b.n	80bbe <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   80bb2:	4641      	mov	r1, r8
   80bb4:	4638      	mov	r0, r7
   80bb6:	4b04      	ldr	r3, [pc, #16]	; (80bc8 <prints+0x80>)
   80bb8:	4798      	blx	r3
		++pc;
   80bba:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   80bbc:	3d01      	subs	r5, #1
   80bbe:	2d00      	cmp	r5, #0
   80bc0:	dcf7      	bgt.n	80bb2 <prints+0x6a>
	}

	return pc;
}
   80bc2:	4620      	mov	r0, r4
   80bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80bc8:	00080b39 	.word	0x00080b39

00080bcc <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   80bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
   80bce:	b085      	sub	sp, #20
   80bd0:	4607      	mov	r7, r0
   80bd2:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80bd4:	b151      	cbz	r1, 80bec <printi+0x20>
   80bd6:	461e      	mov	r6, r3
   80bd8:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   80bda:	b113      	cbz	r3, 80be2 <printi+0x16>
   80bdc:	2a0a      	cmp	r2, #10
   80bde:	d012      	beq.n	80c06 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80be0:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80be2:	ad04      	add	r5, sp, #16
   80be4:	2300      	movs	r3, #0
   80be6:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   80bea:	e018      	b.n	80c1e <printi+0x52>
		print_buf[0] = '0';
   80bec:	2330      	movs	r3, #48	; 0x30
   80bee:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80bf2:	2300      	movs	r3, #0
   80bf4:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80bf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80bfa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80bfc:	a901      	add	r1, sp, #4
   80bfe:	4638      	mov	r0, r7
   80c00:	4c1b      	ldr	r4, [pc, #108]	; (80c70 <printi+0xa4>)
   80c02:	47a0      	blx	r4
   80c04:	e029      	b.n	80c5a <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80c06:	2900      	cmp	r1, #0
   80c08:	db01      	blt.n	80c0e <printi+0x42>
	register int t, neg = 0, pc = 0;
   80c0a:	2600      	movs	r6, #0
   80c0c:	e7e9      	b.n	80be2 <printi+0x16>
		u = -i;
   80c0e:	424c      	negs	r4, r1
		neg = 1;
   80c10:	2601      	movs	r6, #1
   80c12:	e7e6      	b.n	80be2 <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80c14:	3330      	adds	r3, #48	; 0x30
   80c16:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   80c1a:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   80c1e:	b14c      	cbz	r4, 80c34 <printi+0x68>
		t = u % b;
   80c20:	fbb4 f3f2 	udiv	r3, r4, r2
   80c24:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80c28:	2b09      	cmp	r3, #9
   80c2a:	ddf3      	ble.n	80c14 <printi+0x48>
			t += letbase - '0' - 10;
   80c2c:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   80c30:	440b      	add	r3, r1
   80c32:	e7ef      	b.n	80c14 <printi+0x48>
	}

	if (neg) {
   80c34:	b156      	cbz	r6, 80c4c <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   80c36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80c38:	b11b      	cbz	r3, 80c42 <printi+0x76>
   80c3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80c3c:	f013 0f02 	tst.w	r3, #2
   80c40:	d10d      	bne.n	80c5e <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   80c42:	232d      	movs	r3, #45	; 0x2d
   80c44:	f805 3c01 	strb.w	r3, [r5, #-1]
   80c48:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   80c4a:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   80c4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80c4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   80c50:	4629      	mov	r1, r5
   80c52:	4638      	mov	r0, r7
   80c54:	4c06      	ldr	r4, [pc, #24]	; (80c70 <printi+0xa4>)
   80c56:	47a0      	blx	r4
   80c58:	4430      	add	r0, r6
}
   80c5a:	b005      	add	sp, #20
   80c5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   80c5e:	212d      	movs	r1, #45	; 0x2d
   80c60:	4638      	mov	r0, r7
   80c62:	4b04      	ldr	r3, [pc, #16]	; (80c74 <printi+0xa8>)
   80c64:	4798      	blx	r3
			--width;
   80c66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   80c68:	3b01      	subs	r3, #1
   80c6a:	930a      	str	r3, [sp, #40]	; 0x28
   80c6c:	e7ee      	b.n	80c4c <printi+0x80>
   80c6e:	bf00      	nop
   80c70:	00080b49 	.word	0x00080b49
   80c74:	00080b39 	.word	0x00080b39

00080c78 <print>:

static int print( char **out, const char *format, va_list args )
{
   80c78:	b5f0      	push	{r4, r5, r6, r7, lr}
   80c7a:	b089      	sub	sp, #36	; 0x24
   80c7c:	4606      	mov	r6, r0
   80c7e:	460c      	mov	r4, r1
   80c80:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   80c82:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   80c84:	e081      	b.n	80d8a <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   80c86:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   80c88:	2301      	movs	r3, #1
   80c8a:	e08b      	b.n	80da4 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   80c8c:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   80c8e:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80c92:	7822      	ldrb	r2, [r4, #0]
   80c94:	2a30      	cmp	r2, #48	; 0x30
   80c96:	d0f9      	beq.n	80c8c <print+0x14>
   80c98:	2200      	movs	r2, #0
   80c9a:	e006      	b.n	80caa <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   80c9c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80ca0:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   80ca2:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80ca6:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80ca8:	3401      	adds	r4, #1
   80caa:	7821      	ldrb	r1, [r4, #0]
   80cac:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80cb0:	b2c0      	uxtb	r0, r0
   80cb2:	2809      	cmp	r0, #9
   80cb4:	d9f2      	bls.n	80c9c <print+0x24>
			}
			if( *format == 's' ) {
   80cb6:	2973      	cmp	r1, #115	; 0x73
   80cb8:	d018      	beq.n	80cec <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   80cba:	2964      	cmp	r1, #100	; 0x64
   80cbc:	d022      	beq.n	80d04 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   80cbe:	2978      	cmp	r1, #120	; 0x78
   80cc0:	d02f      	beq.n	80d22 <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80cc2:	2958      	cmp	r1, #88	; 0x58
   80cc4:	d03c      	beq.n	80d40 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80cc6:	2975      	cmp	r1, #117	; 0x75
   80cc8:	d049      	beq.n	80d5e <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   80cca:	2963      	cmp	r1, #99	; 0x63
   80ccc:	d15c      	bne.n	80d88 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   80cce:	9905      	ldr	r1, [sp, #20]
   80cd0:	1d08      	adds	r0, r1, #4
   80cd2:	9005      	str	r0, [sp, #20]
   80cd4:	7809      	ldrb	r1, [r1, #0]
   80cd6:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   80cda:	2100      	movs	r1, #0
   80cdc:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80ce0:	a907      	add	r1, sp, #28
   80ce2:	4630      	mov	r0, r6
   80ce4:	4f34      	ldr	r7, [pc, #208]	; (80db8 <print+0x140>)
   80ce6:	47b8      	blx	r7
   80ce8:	4405      	add	r5, r0
				continue;
   80cea:	e04d      	b.n	80d88 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   80cec:	9905      	ldr	r1, [sp, #20]
   80cee:	1d08      	adds	r0, r1, #4
   80cf0:	9005      	str	r0, [sp, #20]
   80cf2:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80cf4:	b121      	cbz	r1, 80d00 <print+0x88>
   80cf6:	4630      	mov	r0, r6
   80cf8:	4f2f      	ldr	r7, [pc, #188]	; (80db8 <print+0x140>)
   80cfa:	47b8      	blx	r7
   80cfc:	4405      	add	r5, r0
				continue;
   80cfe:	e043      	b.n	80d88 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80d00:	492e      	ldr	r1, [pc, #184]	; (80dbc <print+0x144>)
   80d02:	e7f8      	b.n	80cf6 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80d04:	9905      	ldr	r1, [sp, #20]
   80d06:	1d08      	adds	r0, r1, #4
   80d08:	9005      	str	r0, [sp, #20]
   80d0a:	6809      	ldr	r1, [r1, #0]
   80d0c:	2061      	movs	r0, #97	; 0x61
   80d0e:	9002      	str	r0, [sp, #8]
   80d10:	9301      	str	r3, [sp, #4]
   80d12:	9200      	str	r2, [sp, #0]
   80d14:	2301      	movs	r3, #1
   80d16:	220a      	movs	r2, #10
   80d18:	4630      	mov	r0, r6
   80d1a:	4f29      	ldr	r7, [pc, #164]	; (80dc0 <print+0x148>)
   80d1c:	47b8      	blx	r7
   80d1e:	4405      	add	r5, r0
				continue;
   80d20:	e032      	b.n	80d88 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80d22:	9905      	ldr	r1, [sp, #20]
   80d24:	1d08      	adds	r0, r1, #4
   80d26:	9005      	str	r0, [sp, #20]
   80d28:	6809      	ldr	r1, [r1, #0]
   80d2a:	2061      	movs	r0, #97	; 0x61
   80d2c:	9002      	str	r0, [sp, #8]
   80d2e:	9301      	str	r3, [sp, #4]
   80d30:	9200      	str	r2, [sp, #0]
   80d32:	2300      	movs	r3, #0
   80d34:	2210      	movs	r2, #16
   80d36:	4630      	mov	r0, r6
   80d38:	4f21      	ldr	r7, [pc, #132]	; (80dc0 <print+0x148>)
   80d3a:	47b8      	blx	r7
   80d3c:	4405      	add	r5, r0
				continue;
   80d3e:	e023      	b.n	80d88 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   80d40:	9905      	ldr	r1, [sp, #20]
   80d42:	1d08      	adds	r0, r1, #4
   80d44:	9005      	str	r0, [sp, #20]
   80d46:	6809      	ldr	r1, [r1, #0]
   80d48:	2041      	movs	r0, #65	; 0x41
   80d4a:	9002      	str	r0, [sp, #8]
   80d4c:	9301      	str	r3, [sp, #4]
   80d4e:	9200      	str	r2, [sp, #0]
   80d50:	2300      	movs	r3, #0
   80d52:	2210      	movs	r2, #16
   80d54:	4630      	mov	r0, r6
   80d56:	4f1a      	ldr	r7, [pc, #104]	; (80dc0 <print+0x148>)
   80d58:	47b8      	blx	r7
   80d5a:	4405      	add	r5, r0
				continue;
   80d5c:	e014      	b.n	80d88 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   80d5e:	9905      	ldr	r1, [sp, #20]
   80d60:	1d08      	adds	r0, r1, #4
   80d62:	9005      	str	r0, [sp, #20]
   80d64:	6809      	ldr	r1, [r1, #0]
   80d66:	2061      	movs	r0, #97	; 0x61
   80d68:	9002      	str	r0, [sp, #8]
   80d6a:	9301      	str	r3, [sp, #4]
   80d6c:	9200      	str	r2, [sp, #0]
   80d6e:	2300      	movs	r3, #0
   80d70:	220a      	movs	r2, #10
   80d72:	4630      	mov	r0, r6
   80d74:	4f12      	ldr	r7, [pc, #72]	; (80dc0 <print+0x148>)
   80d76:	47b8      	blx	r7
   80d78:	4405      	add	r5, r0
				continue;
   80d7a:	e005      	b.n	80d88 <print+0x110>
			++format;
   80d7c:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   80d7e:	7821      	ldrb	r1, [r4, #0]
   80d80:	4630      	mov	r0, r6
   80d82:	4b10      	ldr	r3, [pc, #64]	; (80dc4 <print+0x14c>)
   80d84:	4798      	blx	r3
			++pc;
   80d86:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   80d88:	3401      	adds	r4, #1
   80d8a:	7823      	ldrb	r3, [r4, #0]
   80d8c:	b163      	cbz	r3, 80da8 <print+0x130>
		if (*format == '%') {
   80d8e:	2b25      	cmp	r3, #37	; 0x25
   80d90:	d1f5      	bne.n	80d7e <print+0x106>
			++format;
   80d92:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80d94:	7863      	ldrb	r3, [r4, #1]
   80d96:	b13b      	cbz	r3, 80da8 <print+0x130>
			if (*format == '%') goto out;
   80d98:	2b25      	cmp	r3, #37	; 0x25
   80d9a:	d0ef      	beq.n	80d7c <print+0x104>
			if (*format == '-') {
   80d9c:	2b2d      	cmp	r3, #45	; 0x2d
   80d9e:	f43f af72 	beq.w	80c86 <print+0xe>
			width = pad = 0;
   80da2:	2300      	movs	r3, #0
   80da4:	4614      	mov	r4, r2
   80da6:	e774      	b.n	80c92 <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80da8:	b116      	cbz	r6, 80db0 <print+0x138>
   80daa:	6833      	ldr	r3, [r6, #0]
   80dac:	2200      	movs	r2, #0
   80dae:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80db0:	4628      	mov	r0, r5
   80db2:	b009      	add	sp, #36	; 0x24
   80db4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80db6:	bf00      	nop
   80db8:	00080b49 	.word	0x00080b49
   80dbc:	000822dc 	.word	0x000822dc
   80dc0:	00080bcd 	.word	0x00080bcd
   80dc4:	00080b39 	.word	0x00080b39

00080dc8 <printf>:

int printf(const char *format, ...)
{
   80dc8:	b40f      	push	{r0, r1, r2, r3}
   80dca:	b500      	push	{lr}
   80dcc:	b083      	sub	sp, #12
   80dce:	aa04      	add	r2, sp, #16
   80dd0:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80dd4:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80dd6:	2000      	movs	r0, #0
   80dd8:	4b03      	ldr	r3, [pc, #12]	; (80de8 <printf+0x20>)
   80dda:	4798      	blx	r3
}
   80ddc:	b003      	add	sp, #12
   80dde:	f85d eb04 	ldr.w	lr, [sp], #4
   80de2:	b004      	add	sp, #16
   80de4:	4770      	bx	lr
   80de6:	bf00      	nop
   80de8:	00080c79 	.word	0x00080c79

00080dec <pwm_init>:
static const uint32_t CPRD = PWM_PERIOD * PWM_CLK_FREQ;



void pwm_init(){
	PMC->PMC_PCER1 |= PMC_PCER1_PID36;// Aktivere periferals
   80dec:	4a15      	ldr	r2, [pc, #84]	; (80e44 <pwm_init+0x58>)
   80dee:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   80df2:	f043 0310 	orr.w	r3, r3, #16
   80df6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	
	while(!(PMC->PMC_PCSR1 & PMC_PCSR1_PID36)){
   80dfa:	4b12      	ldr	r3, [pc, #72]	; (80e44 <pwm_init+0x58>)
   80dfc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
   80e00:	f013 0f10 	tst.w	r3, #16
   80e04:	d0f9      	beq.n	80dfa <pwm_init+0xe>
		
	}
	

	PIOC->PIO_PDR |= PIO_PDR_P19; //Disable PIO pin 19 == PIN44
   80e06:	4b10      	ldr	r3, [pc, #64]	; (80e48 <pwm_init+0x5c>)
   80e08:	685a      	ldr	r2, [r3, #4]
   80e0a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80e0e:	605a      	str	r2, [r3, #4]
	
	PIOC->PIO_ABSR |= PIO_ABSR_P19; //AB Peripheral select B
   80e10:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80e12:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   80e16:	671a      	str	r2, [r3, #112]	; 0x70
	
	//PWM_CLK set clock, clock prescaler and divider 2mhz
	PWM->PWM_CLK = PWM_CLK_DIVA(42); //PWM CLK at 2MHz
   80e18:	4b0c      	ldr	r3, [pc, #48]	; (80e4c <pwm_init+0x60>)
   80e1a:	222a      	movs	r2, #42	; 0x2a
   80e1c:	601a      	str	r2, [r3, #0]
	
	//polarity PWM_CMRx Clock source for specific channel
	//starts at high level polarity and activates clock a
	PWM->PWM_CH_NUM[5].PWM_CMR = PWM_CMR_CPRE_CLKA; 
   80e1e:	220b      	movs	r2, #11
   80e20:	f8c3 22a0 	str.w	r2, [r3, #672]	; 0x2a0
	
	//PWM_CPRDx channel period register, periode = CPRD * FREQ / PRESCALAR
	PWM->PWM_CH_NUM[5].PWM_CPRD = CPRD;
   80e24:	f649 4240 	movw	r2, #40000	; 0x9c40
   80e28:	f8c3 22ac 	str.w	r2, [r3, #684]	; 0x2ac
	
	//Mode 0
	PWM->PWM_SCM &= ~(0b11 << 16);
   80e2c:	6a1a      	ldr	r2, [r3, #32]
   80e2e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
   80e32:	621a      	str	r2, [r3, #32]
	
	//Initial dutycycle = 1.5 / 20
	PWM->PWM_CH_NUM[5].PWM_CDTY = (uint32_t)((1.0 - (1.5 / 20)) * CPRD);
   80e34:	f249 0288 	movw	r2, #37000	; 0x9088
   80e38:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
	
	// Enable register Channel ID 5
	PWM->PWM_ENA = PWM_ENA_CHID5; 
   80e3c:	2220      	movs	r2, #32
   80e3e:	605a      	str	r2, [r3, #4]
   80e40:	4770      	bx	lr
   80e42:	bf00      	nop
   80e44:	400e0600 	.word	0x400e0600
   80e48:	400e1200 	.word	0x400e1200
   80e4c:	40094000 	.word	0x40094000

00080e50 <pwm_set_dutycycle>:

}

void pwm_set_dutycycle(double dutycycle){
   80e50:	b570      	push	{r4, r5, r6, lr}
   80e52:	4604      	mov	r4, r0
   80e54:	460d      	mov	r5, r1
	
	if (dutycycle < PWM_MIN_DUTY_CYCLE){
   80e56:	a314      	add	r3, pc, #80	; (adr r3, 80ea8 <pwm_set_dutycycle+0x58>)
   80e58:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e5c:	4e18      	ldr	r6, [pc, #96]	; (80ec0 <pwm_set_dutycycle+0x70>)
   80e5e:	47b0      	blx	r6
   80e60:	b958      	cbnz	r0, 80e7a <pwm_set_dutycycle+0x2a>
		dutycycle = PWM_MIN_DUTY_CYCLE;
	}
	else if (dutycycle > PWM_MAX_DUTY_CYCLE){
   80e62:	a313      	add	r3, pc, #76	; (adr r3, 80eb0 <pwm_set_dutycycle+0x60>)
   80e64:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e68:	4620      	mov	r0, r4
   80e6a:	4629      	mov	r1, r5
   80e6c:	4e15      	ldr	r6, [pc, #84]	; (80ec4 <pwm_set_dutycycle+0x74>)
   80e6e:	47b0      	blx	r6
   80e70:	b130      	cbz	r0, 80e80 <pwm_set_dutycycle+0x30>
		dutycycle = PWM_MAX_DUTY_CYCLE;
   80e72:	a50f      	add	r5, pc, #60	; (adr r5, 80eb0 <pwm_set_dutycycle+0x60>)
   80e74:	e9d5 4500 	ldrd	r4, r5, [r5]
   80e78:	e002      	b.n	80e80 <pwm_set_dutycycle+0x30>
		dutycycle = PWM_MIN_DUTY_CYCLE;
   80e7a:	a50b      	add	r5, pc, #44	; (adr r5, 80ea8 <pwm_set_dutycycle+0x58>)
   80e7c:	e9d5 4500 	ldrd	r4, r5, [r5]
	}
	//this drives the servo and will be the way we control the system 

	PWM->PWM_CH_NUM[5].PWM_CDTYUPD = (uint32_t)((1 - dutycycle) * CPRD);
   80e80:	4622      	mov	r2, r4
   80e82:	462b      	mov	r3, r5
   80e84:	2000      	movs	r0, #0
   80e86:	4910      	ldr	r1, [pc, #64]	; (80ec8 <pwm_set_dutycycle+0x78>)
   80e88:	4c10      	ldr	r4, [pc, #64]	; (80ecc <pwm_set_dutycycle+0x7c>)
   80e8a:	47a0      	blx	r4
   80e8c:	a30a      	add	r3, pc, #40	; (adr r3, 80eb8 <pwm_set_dutycycle+0x68>)
   80e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e92:	4c0f      	ldr	r4, [pc, #60]	; (80ed0 <pwm_set_dutycycle+0x80>)
   80e94:	47a0      	blx	r4
   80e96:	4b0f      	ldr	r3, [pc, #60]	; (80ed4 <pwm_set_dutycycle+0x84>)
   80e98:	4798      	blx	r3
   80e9a:	4b0f      	ldr	r3, [pc, #60]	; (80ed8 <pwm_set_dutycycle+0x88>)
   80e9c:	f8c3 02a8 	str.w	r0, [r3, #680]	; 0x2a8
	PWM->PWM_SCUC = 1;
   80ea0:	2201      	movs	r2, #1
   80ea2:	629a      	str	r2, [r3, #40]	; 0x28
   80ea4:	bd70      	pop	{r4, r5, r6, pc}
   80ea6:	bf00      	nop
   80ea8:	70a3d70a 	.word	0x70a3d70a
   80eac:	3fa70a3d 	.word	0x3fa70a3d
   80eb0:	ae147ae2 	.word	0xae147ae2
   80eb4:	3fbae147 	.word	0x3fbae147
   80eb8:	00000000 	.word	0x00000000
   80ebc:	40e38800 	.word	0x40e38800
   80ec0:	00081a6d 	.word	0x00081a6d
   80ec4:	00081aa9 	.word	0x00081aa9
   80ec8:	3ff00000 	.word	0x3ff00000
   80ecc:	00081221 	.word	0x00081221
   80ed0:	00081589 	.word	0x00081589
   80ed4:	00081abd 	.word	0x00081abd
   80ed8:	40094000 	.word	0x40094000

00080edc <init_TCn>:
extern IR_sensor IR;
extern uint8_t solenoid_out;

const CAN_MESSAGE goal = {CAN_MSG_ID, CAN_MSG_DATA_LENGTH, 0b00000001};

void init_TCn( uint8_t channel, float period_s ){
   80edc:	b570      	push	{r4, r5, r6, lr}
   80ede:	4604      	mov	r4, r0
   80ee0:	4608      	mov	r0, r1
	
	//riktig klokkesyklus 84 MHz -> satt periode i s
	//WAVSEL = 10, teller opp til RC og setter interupt, resets nr den kommer til RC
	TC0->TC_CHANNEL[channel].TC_CMR |= TC_CMR_WAVSEL_UP_RC | TC_CMR_WAVE;
   80ee2:	4e27      	ldr	r6, [pc, #156]	; (80f80 <init_TCn+0xa4>)
   80ee4:	eb06 1584 	add.w	r5, r6, r4, lsl #6
   80ee8:	686b      	ldr	r3, [r5, #4]
   80eea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
   80eee:	606b      	str	r3, [r5, #4]
	
	//setter riktig periode i RA registeret
	TC0->TC_WPMR = TC_WPMR_WPKEY_PASSWD;
   80ef0:	4b24      	ldr	r3, [pc, #144]	; (80f84 <init_TCn+0xa8>)
   80ef2:	f8c6 30e4 	str.w	r3, [r6, #228]	; 0xe4
	TC0->TC_CHANNEL[channel].TC_RC = 42000000 * period_s;
   80ef6:	4924      	ldr	r1, [pc, #144]	; (80f88 <init_TCn+0xac>)
   80ef8:	4b24      	ldr	r3, [pc, #144]	; (80f8c <init_TCn+0xb0>)
   80efa:	4798      	blx	r3
   80efc:	4b24      	ldr	r3, [pc, #144]	; (80f90 <init_TCn+0xb4>)
   80efe:	4798      	blx	r3
   80f00:	61e8      	str	r0, [r5, #28]
	TC0->TC_WPMR = TC_WPMR_WPKEY_PASSWD | 1;
   80f02:	4b24      	ldr	r3, [pc, #144]	; (80f94 <init_TCn+0xb8>)
   80f04:	f8c6 30e4 	str.w	r3, [r6, #228]	; 0xe4
	TC0->TC_CHANNEL[channel].TC_IER = TC_IER_CPCS; 
   80f08:	2310      	movs	r3, #16
   80f0a:	626b      	str	r3, [r5, #36]	; 0x24
	TC0->TC_CHANNEL[channel].TC_IDR = ~TC_IDR_CPCS;
   80f0c:	f06f 0310 	mvn.w	r3, #16
   80f10:	62ab      	str	r3, [r5, #40]	; 0x28
	
	
	
	PMC->PMC_PCR = (PMC_PCR_EN) | (27 + channel); //enable pin
   80f12:	f104 001b 	add.w	r0, r4, #27
   80f16:	f040 5280 	orr.w	r2, r0, #268435456	; 0x10000000
   80f1a:	4b1f      	ldr	r3, [pc, #124]	; (80f98 <init_TCn+0xbc>)
   80f1c:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCER0 |= (1 << (27 + channel)); //aktivere periferals
   80f20:	6919      	ldr	r1, [r3, #16]
   80f22:	2201      	movs	r2, #1
   80f24:	4082      	lsls	r2, r0
   80f26:	4311      	orrs	r1, r2
   80f28:	6119      	str	r1, [r3, #16]
	while (!(PMC->PMC_PCSR0 & (1 << (27 + channel)))) {
   80f2a:	4b1b      	ldr	r3, [pc, #108]	; (80f98 <init_TCn+0xbc>)
   80f2c:	699b      	ldr	r3, [r3, #24]
   80f2e:	421a      	tst	r2, r3
   80f30:	d0fb      	beq.n	80f2a <init_TCn+0x4e>
		
	}
	//enable clock
	TC0->TC_CHANNEL[channel].TC_CCR = TC_CCR_SWTRG | TC_CCR_CLKEN;
   80f32:	01a3      	lsls	r3, r4, #6
   80f34:	2105      	movs	r1, #5
   80f36:	4a12      	ldr	r2, [pc, #72]	; (80f80 <init_TCn+0xa4>)
   80f38:	50d1      	str	r1, [r2, r3]
	
	NVIC_EnableIRQ(TC0_IRQn + channel);
   80f3a:	f104 021b 	add.w	r2, r4, #27
   80f3e:	b2d2      	uxtb	r2, r2
   80f40:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
   80f42:	2b00      	cmp	r3, #0
   80f44:	db08      	blt.n	80f58 <init_TCn+0x7c>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80f46:	fa23 f101 	lsr.w	r1, r3, r1
   80f4a:	f002 051f 	and.w	r5, r2, #31
   80f4e:	2001      	movs	r0, #1
   80f50:	40a8      	lsls	r0, r5
   80f52:	4d12      	ldr	r5, [pc, #72]	; (80f9c <init_TCn+0xc0>)
   80f54:	f845 0021 	str.w	r0, [r5, r1, lsl #2]
	NVIC_SetPriority(TC0_IRQn + channel, IRQ_TC0_PRIORITY - channel);
   80f58:	f1c4 0402 	rsb	r4, r4, #2
  if ((int32_t)(IRQn) >= 0)
   80f5c:	2b00      	cmp	r3, #0
   80f5e:	db08      	blt.n	80f72 <init_TCn+0x96>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80f60:	0124      	lsls	r4, r4, #4
   80f62:	b2e4      	uxtb	r4, r4
   80f64:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   80f68:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
   80f6c:	f883 4300 	strb.w	r4, [r3, #768]	; 0x300
   80f70:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80f72:	f002 020f 	and.w	r2, r2, #15
   80f76:	0124      	lsls	r4, r4, #4
   80f78:	b2e4      	uxtb	r4, r4
   80f7a:	4b09      	ldr	r3, [pc, #36]	; (80fa0 <init_TCn+0xc4>)
   80f7c:	549c      	strb	r4, [r3, r2]
   80f7e:	bd70      	pop	{r4, r5, r6, pc}
   80f80:	40080000 	.word	0x40080000
   80f84:	54494d00 	.word	0x54494d00
   80f88:	4c2037a0 	.word	0x4c2037a0
   80f8c:	00081d19 	.word	0x00081d19
   80f90:	000820f1 	.word	0x000820f1
   80f94:	54494d01 	.word	0x54494d01
   80f98:	400e0600 	.word	0x400e0600
   80f9c:	e000e100 	.word	0xe000e100
   80fa0:	e000ed14 	.word	0xe000ed14

00080fa4 <TC0_Handler>:
}

void TC0_Handler       ( void ){
   80fa4:	b508      	push	{r3, lr}
	//cli();
	//noen mikrosekund mistes i get_motor_position() pga delay (40 us + linjer)
	uint16_t motor_position = (uint16_t)get_motor_position();
   80fa6:	4b09      	ldr	r3, [pc, #36]	; (80fcc <TC0_Handler+0x28>)
   80fa8:	4798      	blx	r3
	change_motor_speed(PID_controller(motor_position, servo_reference));
   80faa:	4b09      	ldr	r3, [pc, #36]	; (80fd0 <TC0_Handler+0x2c>)
   80fac:	7819      	ldrb	r1, [r3, #0]
   80fae:	b280      	uxth	r0, r0
   80fb0:	4b08      	ldr	r3, [pc, #32]	; (80fd4 <TC0_Handler+0x30>)
   80fb2:	4798      	blx	r3
   80fb4:	b200      	sxth	r0, r0
   80fb6:	4b08      	ldr	r3, [pc, #32]	; (80fd8 <TC0_Handler+0x34>)
   80fb8:	4798      	blx	r3
	if (DEBUG_TC0_INTERRUPT){
		printf("Encoder value: %u\n\r", motor_position);
		printf("Servo ref: %u\n\r", 255 - servo_reference);
	}
	
	TC0->TC_CHANNEL[0].TC_SR;
   80fba:	4b08      	ldr	r3, [pc, #32]	; (80fdc <TC0_Handler+0x38>)
   80fbc:	6a1b      	ldr	r3, [r3, #32]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80fbe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80fc2:	4b07      	ldr	r3, [pc, #28]	; (80fe0 <TC0_Handler+0x3c>)
   80fc4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   80fc8:	bd08      	pop	{r3, pc}
   80fca:	bf00      	nop
   80fcc:	000807f9 	.word	0x000807f9
   80fd0:	2000047e 	.word	0x2000047e
   80fd4:	00080a41 	.word	0x00080a41
   80fd8:	000807bd 	.word	0x000807bd
   80fdc:	40080000 	.word	0x40080000
   80fe0:	e000e100 	.word	0xe000e100

00080fe4 <TC1_Handler>:
	NVIC_ClearPendingIRQ(ID_TC0);
}

void TC1_Handler       ( void ){
   80fe4:	b510      	push	{r4, lr}
	
	IR.prev_val = IR.current_val;
   80fe6:	4c0e      	ldr	r4, [pc, #56]	; (81020 <TC1_Handler+0x3c>)
   80fe8:	8823      	ldrh	r3, [r4, #0]
   80fea:	8063      	strh	r3, [r4, #2]
	IR.current_val = adc_read();
   80fec:	4b0d      	ldr	r3, [pc, #52]	; (81024 <TC1_Handler+0x40>)
   80fee:	4798      	blx	r3
   80ff0:	8020      	strh	r0, [r4, #0]
	
	if (IR.prev_val > 1800 && IR.current_val < 1800){
   80ff2:	8863      	ldrh	r3, [r4, #2]
   80ff4:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
   80ff8:	d902      	bls.n	81000 <TC1_Handler+0x1c>
   80ffa:	f5b0 6fe1 	cmp.w	r0, #1800	; 0x708
   80ffe:	d307      	bcc.n	81010 <TC1_Handler+0x2c>
			printf("GOAL \n\r");
		}
	}

	
	TC0->TC_CHANNEL[1].TC_SR;
   81000:	4b09      	ldr	r3, [pc, #36]	; (81028 <TC1_Handler+0x44>)
   81002:	6e1b      	ldr	r3, [r3, #96]	; 0x60
   81004:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81008:	4b08      	ldr	r3, [pc, #32]	; (8102c <TC1_Handler+0x48>)
   8100a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   8100e:	bd10      	pop	{r4, pc}
		can_send(&goal, CAN_NODE1_MAIL_ID);
   81010:	2100      	movs	r1, #0
   81012:	4807      	ldr	r0, [pc, #28]	; (81030 <TC1_Handler+0x4c>)
   81014:	4b07      	ldr	r3, [pc, #28]	; (81034 <TC1_Handler+0x50>)
   81016:	4798      	blx	r3
			printf("GOAL \n\r");
   81018:	4807      	ldr	r0, [pc, #28]	; (81038 <TC1_Handler+0x54>)
   8101a:	4b08      	ldr	r3, [pc, #32]	; (8103c <TC1_Handler+0x58>)
   8101c:	4798      	blx	r3
   8101e:	e7ef      	b.n	81000 <TC1_Handler+0x1c>
   81020:	20000478 	.word	0x20000478
   81024:	000801a5 	.word	0x000801a5
   81028:	40080000 	.word	0x40080000
   8102c:	e000e100 	.word	0xe000e100
   81030:	000822e4 	.word	0x000822e4
   81034:	000802a9 	.word	0x000802a9
   81038:	000822f0 	.word	0x000822f0
   8103c:	00080dc9 	.word	0x00080dc9

00081040 <TC2_Handler>:
	NVIC_ClearPendingIRQ(ID_TC1);
}



void TC2_Handler       ( void ){
   81040:	b508      	push	{r3, lr}
	
	
	if (DEBUG_TC2_INTERRUPT){
			printf("Shot \n\r");
   81042:	480d      	ldr	r0, [pc, #52]	; (81078 <TC2_Handler+0x38>)
   81044:	4b0d      	ldr	r3, [pc, #52]	; (8107c <TC2_Handler+0x3c>)
   81046:	4798      	blx	r3
	}
	
	set_bit(PIOA->PIO_SODR, 3);
   81048:	4a0d      	ldr	r2, [pc, #52]	; (81080 <TC2_Handler+0x40>)
   8104a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8104c:	f043 0308 	orr.w	r3, r3, #8
   81050:	6313      	str	r3, [r2, #48]	; 0x30
	solenoid_out = 0;
   81052:	2200      	movs	r2, #0
   81054:	4b0b      	ldr	r3, [pc, #44]	; (81084 <TC2_Handler+0x44>)
   81056:	701a      	strb	r2, [r3, #0]

	
	TC0->TC_CHANNEL[2].TC_SR;
   81058:	4b0b      	ldr	r3, [pc, #44]	; (81088 <TC2_Handler+0x48>)
   8105a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
   8105e:	4b0b      	ldr	r3, [pc, #44]	; (8108c <TC2_Handler+0x4c>)
   81060:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81064:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   81068:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
   8106c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
   81070:	f3bf 8f6f 	isb	sy
   81074:	bd08      	pop	{r3, pc}
   81076:	bf00      	nop
   81078:	000822f8 	.word	0x000822f8
   8107c:	00080dc9 	.word	0x00080dc9
   81080:	400e0e00 	.word	0x400e0e00
   81084:	20000450 	.word	0x20000450
   81088:	40080000 	.word	0x40080000
   8108c:	e000e100 	.word	0xe000e100

00081090 <SysTick_init_us>:
volatile uint32_t wait = 0;

//Denne timermodulen er inspirert av https://github.com/henrikhestnes/TTK4155-Byggern/blob/master/node2/timer.c

static void SysTick_init_us(uint16_t period){
	SysTick->LOAD = (int)((period * 84) & SysTick_LOAD_RELOAD_Msk) - 1;
   81090:	2354      	movs	r3, #84	; 0x54
   81092:	fb03 f000 	mul.w	r0, r3, r0
   81096:	3801      	subs	r0, #1
   81098:	4b08      	ldr	r3, [pc, #32]	; (810bc <SysTick_init_us+0x2c>)
   8109a:	6058      	str	r0, [r3, #4]
	
	SysTick->VAL = 0;
   8109c:	2200      	movs	r2, #0
   8109e:	609a      	str	r2, [r3, #8]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   810a0:	4907      	ldr	r1, [pc, #28]	; (810c0 <SysTick_init_us+0x30>)
   810a2:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
	
	NVIC_SetPriority(SysTick_IRQn, IRQ_priority_SysTick);
	
	SysTick->CTRL = (1 << SysTick_CTRL_CLKSOURCE_Pos) & SysTick_CTRL_CLKSOURCE_Msk;
   810a6:	2204      	movs	r2, #4
   810a8:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_TICKINT_Pos) & SysTick_CTRL_TICKINT_Msk;
   810aa:	681a      	ldr	r2, [r3, #0]
   810ac:	f042 0202 	orr.w	r2, r2, #2
   810b0:	601a      	str	r2, [r3, #0]
	SysTick->CTRL |= (1 << SysTick_CTRL_ENABLE_Pos) & SysTick_CTRL_ENABLE_Msk;
   810b2:	681a      	ldr	r2, [r3, #0]
   810b4:	f042 0201 	orr.w	r2, r2, #1
   810b8:	601a      	str	r2, [r3, #0]
   810ba:	4770      	bx	lr
   810bc:	e000e010 	.word	0xe000e010
   810c0:	e000ed00 	.word	0xe000ed00

000810c4 <delay_ms>:
}

void delay_ms(uint16_t ms){
   810c4:	b508      	push	{r3, lr}
	wait = ms;
   810c6:	4b05      	ldr	r3, [pc, #20]	; (810dc <delay_ms+0x18>)
   810c8:	6018      	str	r0, [r3, #0]
	SysTick_init_us(1000);
   810ca:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   810ce:	4b04      	ldr	r3, [pc, #16]	; (810e0 <delay_ms+0x1c>)
   810d0:	4798      	blx	r3
	while(wait){
   810d2:	4b02      	ldr	r3, [pc, #8]	; (810dc <delay_ms+0x18>)
   810d4:	681b      	ldr	r3, [r3, #0]
   810d6:	2b00      	cmp	r3, #0
   810d8:	d1fb      	bne.n	810d2 <delay_ms+0xe>
	}
}
   810da:	bd08      	pop	{r3, pc}
   810dc:	20000474 	.word	0x20000474
   810e0:	00081091 	.word	0x00081091

000810e4 <delay_us>:

void delay_us(uint16_t us){
   810e4:	b508      	push	{r3, lr}
	wait = us;
   810e6:	4b05      	ldr	r3, [pc, #20]	; (810fc <delay_us+0x18>)
   810e8:	6018      	str	r0, [r3, #0]
	SysTick_init_us(1);
   810ea:	2001      	movs	r0, #1
   810ec:	4b04      	ldr	r3, [pc, #16]	; (81100 <delay_us+0x1c>)
   810ee:	4798      	blx	r3
	while(wait){
   810f0:	4b02      	ldr	r3, [pc, #8]	; (810fc <delay_us+0x18>)
   810f2:	681b      	ldr	r3, [r3, #0]
   810f4:	2b00      	cmp	r3, #0
   810f6:	d1fb      	bne.n	810f0 <delay_us+0xc>
		
	}
}
   810f8:	bd08      	pop	{r3, pc}
   810fa:	bf00      	nop
   810fc:	20000474 	.word	0x20000474
   81100:	00081091 	.word	0x00081091

00081104 <SysTick_Handler>:

void SysTick_Handler(){
	//printf("Systick handler\n\r");
	if(wait){
   81104:	4b05      	ldr	r3, [pc, #20]	; (8111c <SysTick_Handler+0x18>)
   81106:	681b      	ldr	r3, [r3, #0]
   81108:	b91b      	cbnz	r3, 81112 <SysTick_Handler+0xe>
		wait--;
	}
	else{
		SysTick->CTRL = 0;
   8110a:	2200      	movs	r2, #0
   8110c:	4b04      	ldr	r3, [pc, #16]	; (81120 <SysTick_Handler+0x1c>)
   8110e:	601a      	str	r2, [r3, #0]
   81110:	4770      	bx	lr
		wait--;
   81112:	4a02      	ldr	r2, [pc, #8]	; (8111c <SysTick_Handler+0x18>)
   81114:	6813      	ldr	r3, [r2, #0]
   81116:	3b01      	subs	r3, #1
   81118:	6013      	str	r3, [r2, #0]
   8111a:	4770      	bx	lr
   8111c:	20000474 	.word	0x20000474
   81120:	e000e010 	.word	0xe000e010

00081124 <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   81124:	4b16      	ldr	r3, [pc, #88]	; (81180 <configure_uart+0x5c>)
   81126:	2200      	movs	r2, #0
   81128:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   8112a:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8112c:	4b15      	ldr	r3, [pc, #84]	; (81184 <configure_uart+0x60>)
   8112e:	f44f 7140 	mov.w	r1, #768	; 0x300
   81132:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   81134:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   81136:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   81138:	6f18      	ldr	r0, [r3, #112]	; 0x70
   8113a:	4002      	ands	r2, r0
   8113c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   81140:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   81142:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   81144:	f44f 7280 	mov.w	r2, #256	; 0x100
   81148:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   8114c:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   8114e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   81152:	21ac      	movs	r1, #172	; 0xac
   81154:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   81156:	f240 2123 	movw	r1, #547	; 0x223
   8115a:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   8115c:	f44f 6100 	mov.w	r1, #2048	; 0x800
   81160:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81162:	f240 2102 	movw	r1, #514	; 0x202
   81166:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   8116a:	f04f 31ff 	mov.w	r1, #4294967295
   8116e:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   81170:	21e1      	movs	r1, #225	; 0xe1
   81172:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   81174:	4904      	ldr	r1, [pc, #16]	; (81188 <configure_uart+0x64>)
   81176:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81178:	2250      	movs	r2, #80	; 0x50
   8117a:	601a      	str	r2, [r3, #0]
   8117c:	4770      	bx	lr
   8117e:	bf00      	nop
   81180:	20000480 	.word	0x20000480
   81184:	400e0e00 	.word	0x400e0e00
   81188:	e000e100 	.word	0xe000e100

0008118c <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   8118c:	4b07      	ldr	r3, [pc, #28]	; (811ac <uart_putchar+0x20>)
   8118e:	695b      	ldr	r3, [r3, #20]
   81190:	f013 0f02 	tst.w	r3, #2
   81194:	d008      	beq.n	811a8 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   81196:	4b05      	ldr	r3, [pc, #20]	; (811ac <uart_putchar+0x20>)
   81198:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   8119a:	4b04      	ldr	r3, [pc, #16]	; (811ac <uart_putchar+0x20>)
   8119c:	695b      	ldr	r3, [r3, #20]
   8119e:	f413 7f00 	tst.w	r3, #512	; 0x200
   811a2:	d0fa      	beq.n	8119a <uart_putchar+0xe>
	return 0;
   811a4:	2000      	movs	r0, #0
   811a6:	4770      	bx	lr
	return 1;
   811a8:	2001      	movs	r0, #1
}
   811aa:	4770      	bx	lr
   811ac:	400e0800 	.word	0x400e0800

000811b0 <UART_Handler>:

void UART_Handler(void)
{
   811b0:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   811b2:	4b15      	ldr	r3, [pc, #84]	; (81208 <UART_Handler+0x58>)
   811b4:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   811b6:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   811ba:	d003      	beq.n	811c4 <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   811bc:	f44f 71a8 	mov.w	r1, #336	; 0x150
   811c0:	4a11      	ldr	r2, [pc, #68]	; (81208 <UART_Handler+0x58>)
   811c2:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   811c4:	f013 0f01 	tst.w	r3, #1
   811c8:	d012      	beq.n	811f0 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   811ca:	4810      	ldr	r0, [pc, #64]	; (8120c <UART_Handler+0x5c>)
   811cc:	7842      	ldrb	r2, [r0, #1]
   811ce:	1c53      	adds	r3, r2, #1
   811d0:	4259      	negs	r1, r3
   811d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   811d6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   811da:	bf58      	it	pl
   811dc:	424b      	negpl	r3, r1
   811de:	7801      	ldrb	r1, [r0, #0]
   811e0:	428b      	cmp	r3, r1
   811e2:	d006      	beq.n	811f2 <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   811e4:	4908      	ldr	r1, [pc, #32]	; (81208 <UART_Handler+0x58>)
   811e6:	6988      	ldr	r0, [r1, #24]
   811e8:	4908      	ldr	r1, [pc, #32]	; (8120c <UART_Handler+0x5c>)
   811ea:	440a      	add	r2, r1
   811ec:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   811ee:	704b      	strb	r3, [r1, #1]
   811f0:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   811f2:	4807      	ldr	r0, [pc, #28]	; (81210 <UART_Handler+0x60>)
   811f4:	4b07      	ldr	r3, [pc, #28]	; (81214 <UART_Handler+0x64>)
   811f6:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   811f8:	4b04      	ldr	r3, [pc, #16]	; (8120c <UART_Handler+0x5c>)
   811fa:	7859      	ldrb	r1, [r3, #1]
   811fc:	4a02      	ldr	r2, [pc, #8]	; (81208 <UART_Handler+0x58>)
   811fe:	6992      	ldr	r2, [r2, #24]
   81200:	440b      	add	r3, r1
   81202:	709a      	strb	r2, [r3, #2]
			return;
   81204:	bd08      	pop	{r3, pc}
   81206:	bf00      	nop
   81208:	400e0800 	.word	0x400e0800
   8120c:	20000480 	.word	0x20000480
   81210:	00082300 	.word	0x00082300
   81214:	00080dc9 	.word	0x00080dc9

00081218 <__aeabi_drsub>:
   81218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8121c:	e002      	b.n	81224 <__adddf3>
   8121e:	bf00      	nop

00081220 <__aeabi_dsub>:
   81220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081224 <__adddf3>:
   81224:	b530      	push	{r4, r5, lr}
   81226:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8122a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8122e:	ea94 0f05 	teq	r4, r5
   81232:	bf08      	it	eq
   81234:	ea90 0f02 	teqeq	r0, r2
   81238:	bf1f      	itttt	ne
   8123a:	ea54 0c00 	orrsne.w	ip, r4, r0
   8123e:	ea55 0c02 	orrsne.w	ip, r5, r2
   81242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   81246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8124a:	f000 80e2 	beq.w	81412 <__adddf3+0x1ee>
   8124e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   81256:	bfb8      	it	lt
   81258:	426d      	neglt	r5, r5
   8125a:	dd0c      	ble.n	81276 <__adddf3+0x52>
   8125c:	442c      	add	r4, r5
   8125e:	ea80 0202 	eor.w	r2, r0, r2
   81262:	ea81 0303 	eor.w	r3, r1, r3
   81266:	ea82 0000 	eor.w	r0, r2, r0
   8126a:	ea83 0101 	eor.w	r1, r3, r1
   8126e:	ea80 0202 	eor.w	r2, r0, r2
   81272:	ea81 0303 	eor.w	r3, r1, r3
   81276:	2d36      	cmp	r5, #54	; 0x36
   81278:	bf88      	it	hi
   8127a:	bd30      	pophi	{r4, r5, pc}
   8127c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81280:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8128c:	d002      	beq.n	81294 <__adddf3+0x70>
   8128e:	4240      	negs	r0, r0
   81290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81298:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8129c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   812a0:	d002      	beq.n	812a8 <__adddf3+0x84>
   812a2:	4252      	negs	r2, r2
   812a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   812a8:	ea94 0f05 	teq	r4, r5
   812ac:	f000 80a7 	beq.w	813fe <__adddf3+0x1da>
   812b0:	f1a4 0401 	sub.w	r4, r4, #1
   812b4:	f1d5 0e20 	rsbs	lr, r5, #32
   812b8:	db0d      	blt.n	812d6 <__adddf3+0xb2>
   812ba:	fa02 fc0e 	lsl.w	ip, r2, lr
   812be:	fa22 f205 	lsr.w	r2, r2, r5
   812c2:	1880      	adds	r0, r0, r2
   812c4:	f141 0100 	adc.w	r1, r1, #0
   812c8:	fa03 f20e 	lsl.w	r2, r3, lr
   812cc:	1880      	adds	r0, r0, r2
   812ce:	fa43 f305 	asr.w	r3, r3, r5
   812d2:	4159      	adcs	r1, r3
   812d4:	e00e      	b.n	812f4 <__adddf3+0xd0>
   812d6:	f1a5 0520 	sub.w	r5, r5, #32
   812da:	f10e 0e20 	add.w	lr, lr, #32
   812de:	2a01      	cmp	r2, #1
   812e0:	fa03 fc0e 	lsl.w	ip, r3, lr
   812e4:	bf28      	it	cs
   812e6:	f04c 0c02 	orrcs.w	ip, ip, #2
   812ea:	fa43 f305 	asr.w	r3, r3, r5
   812ee:	18c0      	adds	r0, r0, r3
   812f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   812f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   812f8:	d507      	bpl.n	8130a <__adddf3+0xe6>
   812fa:	f04f 0e00 	mov.w	lr, #0
   812fe:	f1dc 0c00 	rsbs	ip, ip, #0
   81302:	eb7e 0000 	sbcs.w	r0, lr, r0
   81306:	eb6e 0101 	sbc.w	r1, lr, r1
   8130a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8130e:	d31b      	bcc.n	81348 <__adddf3+0x124>
   81310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81314:	d30c      	bcc.n	81330 <__adddf3+0x10c>
   81316:	0849      	lsrs	r1, r1, #1
   81318:	ea5f 0030 	movs.w	r0, r0, rrx
   8131c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81320:	f104 0401 	add.w	r4, r4, #1
   81324:	ea4f 5244 	mov.w	r2, r4, lsl #21
   81328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8132c:	f080 809a 	bcs.w	81464 <__adddf3+0x240>
   81330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81334:	bf08      	it	eq
   81336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8133a:	f150 0000 	adcs.w	r0, r0, #0
   8133e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81342:	ea41 0105 	orr.w	r1, r1, r5
   81346:	bd30      	pop	{r4, r5, pc}
   81348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8134c:	4140      	adcs	r0, r0
   8134e:	eb41 0101 	adc.w	r1, r1, r1
   81352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81356:	f1a4 0401 	sub.w	r4, r4, #1
   8135a:	d1e9      	bne.n	81330 <__adddf3+0x10c>
   8135c:	f091 0f00 	teq	r1, #0
   81360:	bf04      	itt	eq
   81362:	4601      	moveq	r1, r0
   81364:	2000      	moveq	r0, #0
   81366:	fab1 f381 	clz	r3, r1
   8136a:	bf08      	it	eq
   8136c:	3320      	addeq	r3, #32
   8136e:	f1a3 030b 	sub.w	r3, r3, #11
   81372:	f1b3 0220 	subs.w	r2, r3, #32
   81376:	da0c      	bge.n	81392 <__adddf3+0x16e>
   81378:	320c      	adds	r2, #12
   8137a:	dd08      	ble.n	8138e <__adddf3+0x16a>
   8137c:	f102 0c14 	add.w	ip, r2, #20
   81380:	f1c2 020c 	rsb	r2, r2, #12
   81384:	fa01 f00c 	lsl.w	r0, r1, ip
   81388:	fa21 f102 	lsr.w	r1, r1, r2
   8138c:	e00c      	b.n	813a8 <__adddf3+0x184>
   8138e:	f102 0214 	add.w	r2, r2, #20
   81392:	bfd8      	it	le
   81394:	f1c2 0c20 	rsble	ip, r2, #32
   81398:	fa01 f102 	lsl.w	r1, r1, r2
   8139c:	fa20 fc0c 	lsr.w	ip, r0, ip
   813a0:	bfdc      	itt	le
   813a2:	ea41 010c 	orrle.w	r1, r1, ip
   813a6:	4090      	lslle	r0, r2
   813a8:	1ae4      	subs	r4, r4, r3
   813aa:	bfa2      	ittt	ge
   813ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   813b0:	4329      	orrge	r1, r5
   813b2:	bd30      	popge	{r4, r5, pc}
   813b4:	ea6f 0404 	mvn.w	r4, r4
   813b8:	3c1f      	subs	r4, #31
   813ba:	da1c      	bge.n	813f6 <__adddf3+0x1d2>
   813bc:	340c      	adds	r4, #12
   813be:	dc0e      	bgt.n	813de <__adddf3+0x1ba>
   813c0:	f104 0414 	add.w	r4, r4, #20
   813c4:	f1c4 0220 	rsb	r2, r4, #32
   813c8:	fa20 f004 	lsr.w	r0, r0, r4
   813cc:	fa01 f302 	lsl.w	r3, r1, r2
   813d0:	ea40 0003 	orr.w	r0, r0, r3
   813d4:	fa21 f304 	lsr.w	r3, r1, r4
   813d8:	ea45 0103 	orr.w	r1, r5, r3
   813dc:	bd30      	pop	{r4, r5, pc}
   813de:	f1c4 040c 	rsb	r4, r4, #12
   813e2:	f1c4 0220 	rsb	r2, r4, #32
   813e6:	fa20 f002 	lsr.w	r0, r0, r2
   813ea:	fa01 f304 	lsl.w	r3, r1, r4
   813ee:	ea40 0003 	orr.w	r0, r0, r3
   813f2:	4629      	mov	r1, r5
   813f4:	bd30      	pop	{r4, r5, pc}
   813f6:	fa21 f004 	lsr.w	r0, r1, r4
   813fa:	4629      	mov	r1, r5
   813fc:	bd30      	pop	{r4, r5, pc}
   813fe:	f094 0f00 	teq	r4, #0
   81402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81406:	bf06      	itte	eq
   81408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8140c:	3401      	addeq	r4, #1
   8140e:	3d01      	subne	r5, #1
   81410:	e74e      	b.n	812b0 <__adddf3+0x8c>
   81412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81416:	bf18      	it	ne
   81418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8141c:	d029      	beq.n	81472 <__adddf3+0x24e>
   8141e:	ea94 0f05 	teq	r4, r5
   81422:	bf08      	it	eq
   81424:	ea90 0f02 	teqeq	r0, r2
   81428:	d005      	beq.n	81436 <__adddf3+0x212>
   8142a:	ea54 0c00 	orrs.w	ip, r4, r0
   8142e:	bf04      	itt	eq
   81430:	4619      	moveq	r1, r3
   81432:	4610      	moveq	r0, r2
   81434:	bd30      	pop	{r4, r5, pc}
   81436:	ea91 0f03 	teq	r1, r3
   8143a:	bf1e      	ittt	ne
   8143c:	2100      	movne	r1, #0
   8143e:	2000      	movne	r0, #0
   81440:	bd30      	popne	{r4, r5, pc}
   81442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81446:	d105      	bne.n	81454 <__adddf3+0x230>
   81448:	0040      	lsls	r0, r0, #1
   8144a:	4149      	adcs	r1, r1
   8144c:	bf28      	it	cs
   8144e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81452:	bd30      	pop	{r4, r5, pc}
   81454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81458:	bf3c      	itt	cc
   8145a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8145e:	bd30      	popcc	{r4, r5, pc}
   81460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8146c:	f04f 0000 	mov.w	r0, #0
   81470:	bd30      	pop	{r4, r5, pc}
   81472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81476:	bf1a      	itte	ne
   81478:	4619      	movne	r1, r3
   8147a:	4610      	movne	r0, r2
   8147c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81480:	bf1c      	itt	ne
   81482:	460b      	movne	r3, r1
   81484:	4602      	movne	r2, r0
   81486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8148a:	bf06      	itte	eq
   8148c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81490:	ea91 0f03 	teqeq	r1, r3
   81494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81498:	bd30      	pop	{r4, r5, pc}
   8149a:	bf00      	nop

0008149c <__aeabi_ui2d>:
   8149c:	f090 0f00 	teq	r0, #0
   814a0:	bf04      	itt	eq
   814a2:	2100      	moveq	r1, #0
   814a4:	4770      	bxeq	lr
   814a6:	b530      	push	{r4, r5, lr}
   814a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   814ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
   814b0:	f04f 0500 	mov.w	r5, #0
   814b4:	f04f 0100 	mov.w	r1, #0
   814b8:	e750      	b.n	8135c <__adddf3+0x138>
   814ba:	bf00      	nop

000814bc <__aeabi_i2d>:
   814bc:	f090 0f00 	teq	r0, #0
   814c0:	bf04      	itt	eq
   814c2:	2100      	moveq	r1, #0
   814c4:	4770      	bxeq	lr
   814c6:	b530      	push	{r4, r5, lr}
   814c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   814cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   814d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   814d4:	bf48      	it	mi
   814d6:	4240      	negmi	r0, r0
   814d8:	f04f 0100 	mov.w	r1, #0
   814dc:	e73e      	b.n	8135c <__adddf3+0x138>
   814de:	bf00      	nop

000814e0 <__aeabi_f2d>:
   814e0:	0042      	lsls	r2, r0, #1
   814e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
   814e6:	ea4f 0131 	mov.w	r1, r1, rrx
   814ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
   814ee:	bf1f      	itttt	ne
   814f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   814f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   814f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   814fc:	4770      	bxne	lr
   814fe:	f092 0f00 	teq	r2, #0
   81502:	bf14      	ite	ne
   81504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81508:	4770      	bxeq	lr
   8150a:	b530      	push	{r4, r5, lr}
   8150c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81514:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81518:	e720      	b.n	8135c <__adddf3+0x138>
   8151a:	bf00      	nop

0008151c <__aeabi_ul2d>:
   8151c:	ea50 0201 	orrs.w	r2, r0, r1
   81520:	bf08      	it	eq
   81522:	4770      	bxeq	lr
   81524:	b530      	push	{r4, r5, lr}
   81526:	f04f 0500 	mov.w	r5, #0
   8152a:	e00a      	b.n	81542 <__aeabi_l2d+0x16>

0008152c <__aeabi_l2d>:
   8152c:	ea50 0201 	orrs.w	r2, r0, r1
   81530:	bf08      	it	eq
   81532:	4770      	bxeq	lr
   81534:	b530      	push	{r4, r5, lr}
   81536:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8153a:	d502      	bpl.n	81542 <__aeabi_l2d+0x16>
   8153c:	4240      	negs	r0, r0
   8153e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81542:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81546:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8154a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   8154e:	f43f aedc 	beq.w	8130a <__adddf3+0xe6>
   81552:	f04f 0203 	mov.w	r2, #3
   81556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8155a:	bf18      	it	ne
   8155c:	3203      	addne	r2, #3
   8155e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81562:	bf18      	it	ne
   81564:	3203      	addne	r2, #3
   81566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8156a:	f1c2 0320 	rsb	r3, r2, #32
   8156e:	fa00 fc03 	lsl.w	ip, r0, r3
   81572:	fa20 f002 	lsr.w	r0, r0, r2
   81576:	fa01 fe03 	lsl.w	lr, r1, r3
   8157a:	ea40 000e 	orr.w	r0, r0, lr
   8157e:	fa21 f102 	lsr.w	r1, r1, r2
   81582:	4414      	add	r4, r2
   81584:	e6c1      	b.n	8130a <__adddf3+0xe6>
   81586:	bf00      	nop

00081588 <__aeabi_dmul>:
   81588:	b570      	push	{r4, r5, r6, lr}
   8158a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8158e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81596:	bf1d      	ittte	ne
   81598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8159c:	ea94 0f0c 	teqne	r4, ip
   815a0:	ea95 0f0c 	teqne	r5, ip
   815a4:	f000 f8de 	bleq	81764 <__aeabi_dmul+0x1dc>
   815a8:	442c      	add	r4, r5
   815aa:	ea81 0603 	eor.w	r6, r1, r3
   815ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   815b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   815b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   815ba:	bf18      	it	ne
   815bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   815c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   815c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   815c8:	d038      	beq.n	8163c <__aeabi_dmul+0xb4>
   815ca:	fba0 ce02 	umull	ip, lr, r0, r2
   815ce:	f04f 0500 	mov.w	r5, #0
   815d2:	fbe1 e502 	umlal	lr, r5, r1, r2
   815d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   815da:	fbe0 e503 	umlal	lr, r5, r0, r3
   815de:	f04f 0600 	mov.w	r6, #0
   815e2:	fbe1 5603 	umlal	r5, r6, r1, r3
   815e6:	f09c 0f00 	teq	ip, #0
   815ea:	bf18      	it	ne
   815ec:	f04e 0e01 	orrne.w	lr, lr, #1
   815f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   815f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   815f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   815fc:	d204      	bcs.n	81608 <__aeabi_dmul+0x80>
   815fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81602:	416d      	adcs	r5, r5
   81604:	eb46 0606 	adc.w	r6, r6, r6
   81608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8160c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8161c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81620:	bf88      	it	hi
   81622:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81626:	d81e      	bhi.n	81666 <__aeabi_dmul+0xde>
   81628:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8162c:	bf08      	it	eq
   8162e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81632:	f150 0000 	adcs.w	r0, r0, #0
   81636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8163a:	bd70      	pop	{r4, r5, r6, pc}
   8163c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81640:	ea46 0101 	orr.w	r1, r6, r1
   81644:	ea40 0002 	orr.w	r0, r0, r2
   81648:	ea81 0103 	eor.w	r1, r1, r3
   8164c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81650:	bfc2      	ittt	gt
   81652:	ebd4 050c 	rsbsgt	r5, r4, ip
   81656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8165a:	bd70      	popgt	{r4, r5, r6, pc}
   8165c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81660:	f04f 0e00 	mov.w	lr, #0
   81664:	3c01      	subs	r4, #1
   81666:	f300 80ab 	bgt.w	817c0 <__aeabi_dmul+0x238>
   8166a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8166e:	bfde      	ittt	le
   81670:	2000      	movle	r0, #0
   81672:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81676:	bd70      	pople	{r4, r5, r6, pc}
   81678:	f1c4 0400 	rsb	r4, r4, #0
   8167c:	3c20      	subs	r4, #32
   8167e:	da35      	bge.n	816ec <__aeabi_dmul+0x164>
   81680:	340c      	adds	r4, #12
   81682:	dc1b      	bgt.n	816bc <__aeabi_dmul+0x134>
   81684:	f104 0414 	add.w	r4, r4, #20
   81688:	f1c4 0520 	rsb	r5, r4, #32
   8168c:	fa00 f305 	lsl.w	r3, r0, r5
   81690:	fa20 f004 	lsr.w	r0, r0, r4
   81694:	fa01 f205 	lsl.w	r2, r1, r5
   81698:	ea40 0002 	orr.w	r0, r0, r2
   8169c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   816a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   816a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   816a8:	fa21 f604 	lsr.w	r6, r1, r4
   816ac:	eb42 0106 	adc.w	r1, r2, r6
   816b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   816b4:	bf08      	it	eq
   816b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   816ba:	bd70      	pop	{r4, r5, r6, pc}
   816bc:	f1c4 040c 	rsb	r4, r4, #12
   816c0:	f1c4 0520 	rsb	r5, r4, #32
   816c4:	fa00 f304 	lsl.w	r3, r0, r4
   816c8:	fa20 f005 	lsr.w	r0, r0, r5
   816cc:	fa01 f204 	lsl.w	r2, r1, r4
   816d0:	ea40 0002 	orr.w	r0, r0, r2
   816d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   816d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   816dc:	f141 0100 	adc.w	r1, r1, #0
   816e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   816e4:	bf08      	it	eq
   816e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   816ea:	bd70      	pop	{r4, r5, r6, pc}
   816ec:	f1c4 0520 	rsb	r5, r4, #32
   816f0:	fa00 f205 	lsl.w	r2, r0, r5
   816f4:	ea4e 0e02 	orr.w	lr, lr, r2
   816f8:	fa20 f304 	lsr.w	r3, r0, r4
   816fc:	fa01 f205 	lsl.w	r2, r1, r5
   81700:	ea43 0302 	orr.w	r3, r3, r2
   81704:	fa21 f004 	lsr.w	r0, r1, r4
   81708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8170c:	fa21 f204 	lsr.w	r2, r1, r4
   81710:	ea20 0002 	bic.w	r0, r0, r2
   81714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8171c:	bf08      	it	eq
   8171e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81722:	bd70      	pop	{r4, r5, r6, pc}
   81724:	f094 0f00 	teq	r4, #0
   81728:	d10f      	bne.n	8174a <__aeabi_dmul+0x1c2>
   8172a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8172e:	0040      	lsls	r0, r0, #1
   81730:	eb41 0101 	adc.w	r1, r1, r1
   81734:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81738:	bf08      	it	eq
   8173a:	3c01      	subeq	r4, #1
   8173c:	d0f7      	beq.n	8172e <__aeabi_dmul+0x1a6>
   8173e:	ea41 0106 	orr.w	r1, r1, r6
   81742:	f095 0f00 	teq	r5, #0
   81746:	bf18      	it	ne
   81748:	4770      	bxne	lr
   8174a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8174e:	0052      	lsls	r2, r2, #1
   81750:	eb43 0303 	adc.w	r3, r3, r3
   81754:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81758:	bf08      	it	eq
   8175a:	3d01      	subeq	r5, #1
   8175c:	d0f7      	beq.n	8174e <__aeabi_dmul+0x1c6>
   8175e:	ea43 0306 	orr.w	r3, r3, r6
   81762:	4770      	bx	lr
   81764:	ea94 0f0c 	teq	r4, ip
   81768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8176c:	bf18      	it	ne
   8176e:	ea95 0f0c 	teqne	r5, ip
   81772:	d00c      	beq.n	8178e <__aeabi_dmul+0x206>
   81774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81778:	bf18      	it	ne
   8177a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8177e:	d1d1      	bne.n	81724 <__aeabi_dmul+0x19c>
   81780:	ea81 0103 	eor.w	r1, r1, r3
   81784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81788:	f04f 0000 	mov.w	r0, #0
   8178c:	bd70      	pop	{r4, r5, r6, pc}
   8178e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81792:	bf06      	itte	eq
   81794:	4610      	moveq	r0, r2
   81796:	4619      	moveq	r1, r3
   81798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8179c:	d019      	beq.n	817d2 <__aeabi_dmul+0x24a>
   8179e:	ea94 0f0c 	teq	r4, ip
   817a2:	d102      	bne.n	817aa <__aeabi_dmul+0x222>
   817a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   817a8:	d113      	bne.n	817d2 <__aeabi_dmul+0x24a>
   817aa:	ea95 0f0c 	teq	r5, ip
   817ae:	d105      	bne.n	817bc <__aeabi_dmul+0x234>
   817b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   817b4:	bf1c      	itt	ne
   817b6:	4610      	movne	r0, r2
   817b8:	4619      	movne	r1, r3
   817ba:	d10a      	bne.n	817d2 <__aeabi_dmul+0x24a>
   817bc:	ea81 0103 	eor.w	r1, r1, r3
   817c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   817c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   817c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   817cc:	f04f 0000 	mov.w	r0, #0
   817d0:	bd70      	pop	{r4, r5, r6, pc}
   817d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   817d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   817da:	bd70      	pop	{r4, r5, r6, pc}

000817dc <__aeabi_ddiv>:
   817dc:	b570      	push	{r4, r5, r6, lr}
   817de:	f04f 0cff 	mov.w	ip, #255	; 0xff
   817e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   817e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   817ea:	bf1d      	ittte	ne
   817ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   817f0:	ea94 0f0c 	teqne	r4, ip
   817f4:	ea95 0f0c 	teqne	r5, ip
   817f8:	f000 f8a7 	bleq	8194a <__aeabi_ddiv+0x16e>
   817fc:	eba4 0405 	sub.w	r4, r4, r5
   81800:	ea81 0e03 	eor.w	lr, r1, r3
   81804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81808:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8180c:	f000 8088 	beq.w	81920 <__aeabi_ddiv+0x144>
   81810:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81814:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8181c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81820:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8182c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81830:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81834:	429d      	cmp	r5, r3
   81836:	bf08      	it	eq
   81838:	4296      	cmpeq	r6, r2
   8183a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8183e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81842:	d202      	bcs.n	8184a <__aeabi_ddiv+0x6e>
   81844:	085b      	lsrs	r3, r3, #1
   81846:	ea4f 0232 	mov.w	r2, r2, rrx
   8184a:	1ab6      	subs	r6, r6, r2
   8184c:	eb65 0503 	sbc.w	r5, r5, r3
   81850:	085b      	lsrs	r3, r3, #1
   81852:	ea4f 0232 	mov.w	r2, r2, rrx
   81856:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   8185a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8185e:	ebb6 0e02 	subs.w	lr, r6, r2
   81862:	eb75 0e03 	sbcs.w	lr, r5, r3
   81866:	bf22      	ittt	cs
   81868:	1ab6      	subcs	r6, r6, r2
   8186a:	4675      	movcs	r5, lr
   8186c:	ea40 000c 	orrcs.w	r0, r0, ip
   81870:	085b      	lsrs	r3, r3, #1
   81872:	ea4f 0232 	mov.w	r2, r2, rrx
   81876:	ebb6 0e02 	subs.w	lr, r6, r2
   8187a:	eb75 0e03 	sbcs.w	lr, r5, r3
   8187e:	bf22      	ittt	cs
   81880:	1ab6      	subcs	r6, r6, r2
   81882:	4675      	movcs	r5, lr
   81884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81888:	085b      	lsrs	r3, r3, #1
   8188a:	ea4f 0232 	mov.w	r2, r2, rrx
   8188e:	ebb6 0e02 	subs.w	lr, r6, r2
   81892:	eb75 0e03 	sbcs.w	lr, r5, r3
   81896:	bf22      	ittt	cs
   81898:	1ab6      	subcs	r6, r6, r2
   8189a:	4675      	movcs	r5, lr
   8189c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   818a0:	085b      	lsrs	r3, r3, #1
   818a2:	ea4f 0232 	mov.w	r2, r2, rrx
   818a6:	ebb6 0e02 	subs.w	lr, r6, r2
   818aa:	eb75 0e03 	sbcs.w	lr, r5, r3
   818ae:	bf22      	ittt	cs
   818b0:	1ab6      	subcs	r6, r6, r2
   818b2:	4675      	movcs	r5, lr
   818b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   818b8:	ea55 0e06 	orrs.w	lr, r5, r6
   818bc:	d018      	beq.n	818f0 <__aeabi_ddiv+0x114>
   818be:	ea4f 1505 	mov.w	r5, r5, lsl #4
   818c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   818c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
   818ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   818ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   818d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   818d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   818da:	d1c0      	bne.n	8185e <__aeabi_ddiv+0x82>
   818dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   818e0:	d10b      	bne.n	818fa <__aeabi_ddiv+0x11e>
   818e2:	ea41 0100 	orr.w	r1, r1, r0
   818e6:	f04f 0000 	mov.w	r0, #0
   818ea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   818ee:	e7b6      	b.n	8185e <__aeabi_ddiv+0x82>
   818f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   818f4:	bf04      	itt	eq
   818f6:	4301      	orreq	r1, r0
   818f8:	2000      	moveq	r0, #0
   818fa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   818fe:	bf88      	it	hi
   81900:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81904:	f63f aeaf 	bhi.w	81666 <__aeabi_dmul+0xde>
   81908:	ebb5 0c03 	subs.w	ip, r5, r3
   8190c:	bf04      	itt	eq
   8190e:	ebb6 0c02 	subseq.w	ip, r6, r2
   81912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81916:	f150 0000 	adcs.w	r0, r0, #0
   8191a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8191e:	bd70      	pop	{r4, r5, r6, pc}
   81920:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   8192c:	bfc2      	ittt	gt
   8192e:	ebd4 050c 	rsbsgt	r5, r4, ip
   81932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81936:	bd70      	popgt	{r4, r5, r6, pc}
   81938:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8193c:	f04f 0e00 	mov.w	lr, #0
   81940:	3c01      	subs	r4, #1
   81942:	e690      	b.n	81666 <__aeabi_dmul+0xde>
   81944:	ea45 0e06 	orr.w	lr, r5, r6
   81948:	e68d      	b.n	81666 <__aeabi_dmul+0xde>
   8194a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8194e:	ea94 0f0c 	teq	r4, ip
   81952:	bf08      	it	eq
   81954:	ea95 0f0c 	teqeq	r5, ip
   81958:	f43f af3b 	beq.w	817d2 <__aeabi_dmul+0x24a>
   8195c:	ea94 0f0c 	teq	r4, ip
   81960:	d10a      	bne.n	81978 <__aeabi_ddiv+0x19c>
   81962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81966:	f47f af34 	bne.w	817d2 <__aeabi_dmul+0x24a>
   8196a:	ea95 0f0c 	teq	r5, ip
   8196e:	f47f af25 	bne.w	817bc <__aeabi_dmul+0x234>
   81972:	4610      	mov	r0, r2
   81974:	4619      	mov	r1, r3
   81976:	e72c      	b.n	817d2 <__aeabi_dmul+0x24a>
   81978:	ea95 0f0c 	teq	r5, ip
   8197c:	d106      	bne.n	8198c <__aeabi_ddiv+0x1b0>
   8197e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81982:	f43f aefd 	beq.w	81780 <__aeabi_dmul+0x1f8>
   81986:	4610      	mov	r0, r2
   81988:	4619      	mov	r1, r3
   8198a:	e722      	b.n	817d2 <__aeabi_dmul+0x24a>
   8198c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81990:	bf18      	it	ne
   81992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81996:	f47f aec5 	bne.w	81724 <__aeabi_dmul+0x19c>
   8199a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8199e:	f47f af0d 	bne.w	817bc <__aeabi_dmul+0x234>
   819a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   819a6:	f47f aeeb 	bne.w	81780 <__aeabi_dmul+0x1f8>
   819aa:	e712      	b.n	817d2 <__aeabi_dmul+0x24a>

000819ac <__gedf2>:
   819ac:	f04f 3cff 	mov.w	ip, #4294967295
   819b0:	e006      	b.n	819c0 <__cmpdf2+0x4>
   819b2:	bf00      	nop

000819b4 <__ledf2>:
   819b4:	f04f 0c01 	mov.w	ip, #1
   819b8:	e002      	b.n	819c0 <__cmpdf2+0x4>
   819ba:	bf00      	nop

000819bc <__cmpdf2>:
   819bc:	f04f 0c01 	mov.w	ip, #1
   819c0:	f84d cd04 	str.w	ip, [sp, #-4]!
   819c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   819c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   819cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   819d0:	bf18      	it	ne
   819d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   819d6:	d01b      	beq.n	81a10 <__cmpdf2+0x54>
   819d8:	b001      	add	sp, #4
   819da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   819de:	bf0c      	ite	eq
   819e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   819e4:	ea91 0f03 	teqne	r1, r3
   819e8:	bf02      	ittt	eq
   819ea:	ea90 0f02 	teqeq	r0, r2
   819ee:	2000      	moveq	r0, #0
   819f0:	4770      	bxeq	lr
   819f2:	f110 0f00 	cmn.w	r0, #0
   819f6:	ea91 0f03 	teq	r1, r3
   819fa:	bf58      	it	pl
   819fc:	4299      	cmppl	r1, r3
   819fe:	bf08      	it	eq
   81a00:	4290      	cmpeq	r0, r2
   81a02:	bf2c      	ite	cs
   81a04:	17d8      	asrcs	r0, r3, #31
   81a06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   81a0a:	f040 0001 	orr.w	r0, r0, #1
   81a0e:	4770      	bx	lr
   81a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   81a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   81a18:	d102      	bne.n	81a20 <__cmpdf2+0x64>
   81a1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   81a1e:	d107      	bne.n	81a30 <__cmpdf2+0x74>
   81a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   81a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   81a28:	d1d6      	bne.n	819d8 <__cmpdf2+0x1c>
   81a2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   81a2e:	d0d3      	beq.n	819d8 <__cmpdf2+0x1c>
   81a30:	f85d 0b04 	ldr.w	r0, [sp], #4
   81a34:	4770      	bx	lr
   81a36:	bf00      	nop

00081a38 <__aeabi_cdrcmple>:
   81a38:	4684      	mov	ip, r0
   81a3a:	4610      	mov	r0, r2
   81a3c:	4662      	mov	r2, ip
   81a3e:	468c      	mov	ip, r1
   81a40:	4619      	mov	r1, r3
   81a42:	4663      	mov	r3, ip
   81a44:	e000      	b.n	81a48 <__aeabi_cdcmpeq>
   81a46:	bf00      	nop

00081a48 <__aeabi_cdcmpeq>:
   81a48:	b501      	push	{r0, lr}
   81a4a:	f7ff ffb7 	bl	819bc <__cmpdf2>
   81a4e:	2800      	cmp	r0, #0
   81a50:	bf48      	it	mi
   81a52:	f110 0f00 	cmnmi.w	r0, #0
   81a56:	bd01      	pop	{r0, pc}

00081a58 <__aeabi_dcmpeq>:
   81a58:	f84d ed08 	str.w	lr, [sp, #-8]!
   81a5c:	f7ff fff4 	bl	81a48 <__aeabi_cdcmpeq>
   81a60:	bf0c      	ite	eq
   81a62:	2001      	moveq	r0, #1
   81a64:	2000      	movne	r0, #0
   81a66:	f85d fb08 	ldr.w	pc, [sp], #8
   81a6a:	bf00      	nop

00081a6c <__aeabi_dcmplt>:
   81a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
   81a70:	f7ff ffea 	bl	81a48 <__aeabi_cdcmpeq>
   81a74:	bf34      	ite	cc
   81a76:	2001      	movcc	r0, #1
   81a78:	2000      	movcs	r0, #0
   81a7a:	f85d fb08 	ldr.w	pc, [sp], #8
   81a7e:	bf00      	nop

00081a80 <__aeabi_dcmple>:
   81a80:	f84d ed08 	str.w	lr, [sp, #-8]!
   81a84:	f7ff ffe0 	bl	81a48 <__aeabi_cdcmpeq>
   81a88:	bf94      	ite	ls
   81a8a:	2001      	movls	r0, #1
   81a8c:	2000      	movhi	r0, #0
   81a8e:	f85d fb08 	ldr.w	pc, [sp], #8
   81a92:	bf00      	nop

00081a94 <__aeabi_dcmpge>:
   81a94:	f84d ed08 	str.w	lr, [sp, #-8]!
   81a98:	f7ff ffce 	bl	81a38 <__aeabi_cdrcmple>
   81a9c:	bf94      	ite	ls
   81a9e:	2001      	movls	r0, #1
   81aa0:	2000      	movhi	r0, #0
   81aa2:	f85d fb08 	ldr.w	pc, [sp], #8
   81aa6:	bf00      	nop

00081aa8 <__aeabi_dcmpgt>:
   81aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
   81aac:	f7ff ffc4 	bl	81a38 <__aeabi_cdrcmple>
   81ab0:	bf34      	ite	cc
   81ab2:	2001      	movcc	r0, #1
   81ab4:	2000      	movcs	r0, #0
   81ab6:	f85d fb08 	ldr.w	pc, [sp], #8
   81aba:	bf00      	nop

00081abc <__aeabi_d2uiz>:
   81abc:	004a      	lsls	r2, r1, #1
   81abe:	d211      	bcs.n	81ae4 <__aeabi_d2uiz+0x28>
   81ac0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   81ac4:	d211      	bcs.n	81aea <__aeabi_d2uiz+0x2e>
   81ac6:	d50d      	bpl.n	81ae4 <__aeabi_d2uiz+0x28>
   81ac8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   81acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   81ad0:	d40e      	bmi.n	81af0 <__aeabi_d2uiz+0x34>
   81ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81ad6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   81ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   81ade:	fa23 f002 	lsr.w	r0, r3, r2
   81ae2:	4770      	bx	lr
   81ae4:	f04f 0000 	mov.w	r0, #0
   81ae8:	4770      	bx	lr
   81aea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   81aee:	d102      	bne.n	81af6 <__aeabi_d2uiz+0x3a>
   81af0:	f04f 30ff 	mov.w	r0, #4294967295
   81af4:	4770      	bx	lr
   81af6:	f04f 0000 	mov.w	r0, #0
   81afa:	4770      	bx	lr

00081afc <__aeabi_frsub>:
   81afc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   81b00:	e002      	b.n	81b08 <__addsf3>
   81b02:	bf00      	nop

00081b04 <__aeabi_fsub>:
   81b04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00081b08 <__addsf3>:
   81b08:	0042      	lsls	r2, r0, #1
   81b0a:	bf1f      	itttt	ne
   81b0c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   81b10:	ea92 0f03 	teqne	r2, r3
   81b14:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   81b18:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81b1c:	d06a      	beq.n	81bf4 <__addsf3+0xec>
   81b1e:	ea4f 6212 	mov.w	r2, r2, lsr #24
   81b22:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   81b26:	bfc1      	itttt	gt
   81b28:	18d2      	addgt	r2, r2, r3
   81b2a:	4041      	eorgt	r1, r0
   81b2c:	4048      	eorgt	r0, r1
   81b2e:	4041      	eorgt	r1, r0
   81b30:	bfb8      	it	lt
   81b32:	425b      	neglt	r3, r3
   81b34:	2b19      	cmp	r3, #25
   81b36:	bf88      	it	hi
   81b38:	4770      	bxhi	lr
   81b3a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81b3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81b42:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   81b46:	bf18      	it	ne
   81b48:	4240      	negne	r0, r0
   81b4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81b4e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   81b52:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   81b56:	bf18      	it	ne
   81b58:	4249      	negne	r1, r1
   81b5a:	ea92 0f03 	teq	r2, r3
   81b5e:	d03f      	beq.n	81be0 <__addsf3+0xd8>
   81b60:	f1a2 0201 	sub.w	r2, r2, #1
   81b64:	fa41 fc03 	asr.w	ip, r1, r3
   81b68:	eb10 000c 	adds.w	r0, r0, ip
   81b6c:	f1c3 0320 	rsb	r3, r3, #32
   81b70:	fa01 f103 	lsl.w	r1, r1, r3
   81b74:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81b78:	d502      	bpl.n	81b80 <__addsf3+0x78>
   81b7a:	4249      	negs	r1, r1
   81b7c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81b80:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81b84:	d313      	bcc.n	81bae <__addsf3+0xa6>
   81b86:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   81b8a:	d306      	bcc.n	81b9a <__addsf3+0x92>
   81b8c:	0840      	lsrs	r0, r0, #1
   81b8e:	ea4f 0131 	mov.w	r1, r1, rrx
   81b92:	f102 0201 	add.w	r2, r2, #1
   81b96:	2afe      	cmp	r2, #254	; 0xfe
   81b98:	d251      	bcs.n	81c3e <__addsf3+0x136>
   81b9a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   81b9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81ba2:	bf08      	it	eq
   81ba4:	f020 0001 	biceq.w	r0, r0, #1
   81ba8:	ea40 0003 	orr.w	r0, r0, r3
   81bac:	4770      	bx	lr
   81bae:	0049      	lsls	r1, r1, #1
   81bb0:	eb40 0000 	adc.w	r0, r0, r0
   81bb4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81bb8:	f1a2 0201 	sub.w	r2, r2, #1
   81bbc:	d1ed      	bne.n	81b9a <__addsf3+0x92>
   81bbe:	fab0 fc80 	clz	ip, r0
   81bc2:	f1ac 0c08 	sub.w	ip, ip, #8
   81bc6:	ebb2 020c 	subs.w	r2, r2, ip
   81bca:	fa00 f00c 	lsl.w	r0, r0, ip
   81bce:	bfaa      	itet	ge
   81bd0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   81bd4:	4252      	neglt	r2, r2
   81bd6:	4318      	orrge	r0, r3
   81bd8:	bfbc      	itt	lt
   81bda:	40d0      	lsrlt	r0, r2
   81bdc:	4318      	orrlt	r0, r3
   81bde:	4770      	bx	lr
   81be0:	f092 0f00 	teq	r2, #0
   81be4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   81be8:	bf06      	itte	eq
   81bea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   81bee:	3201      	addeq	r2, #1
   81bf0:	3b01      	subne	r3, #1
   81bf2:	e7b5      	b.n	81b60 <__addsf3+0x58>
   81bf4:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81bf8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81bfc:	bf18      	it	ne
   81bfe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81c02:	d021      	beq.n	81c48 <__addsf3+0x140>
   81c04:	ea92 0f03 	teq	r2, r3
   81c08:	d004      	beq.n	81c14 <__addsf3+0x10c>
   81c0a:	f092 0f00 	teq	r2, #0
   81c0e:	bf08      	it	eq
   81c10:	4608      	moveq	r0, r1
   81c12:	4770      	bx	lr
   81c14:	ea90 0f01 	teq	r0, r1
   81c18:	bf1c      	itt	ne
   81c1a:	2000      	movne	r0, #0
   81c1c:	4770      	bxne	lr
   81c1e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   81c22:	d104      	bne.n	81c2e <__addsf3+0x126>
   81c24:	0040      	lsls	r0, r0, #1
   81c26:	bf28      	it	cs
   81c28:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   81c2c:	4770      	bx	lr
   81c2e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   81c32:	bf3c      	itt	cc
   81c34:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   81c38:	4770      	bxcc	lr
   81c3a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81c3e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   81c42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81c46:	4770      	bx	lr
   81c48:	ea7f 6222 	mvns.w	r2, r2, asr #24
   81c4c:	bf16      	itet	ne
   81c4e:	4608      	movne	r0, r1
   81c50:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   81c54:	4601      	movne	r1, r0
   81c56:	0242      	lsls	r2, r0, #9
   81c58:	bf06      	itte	eq
   81c5a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   81c5e:	ea90 0f01 	teqeq	r0, r1
   81c62:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   81c66:	4770      	bx	lr

00081c68 <__aeabi_ui2f>:
   81c68:	f04f 0300 	mov.w	r3, #0
   81c6c:	e004      	b.n	81c78 <__aeabi_i2f+0x8>
   81c6e:	bf00      	nop

00081c70 <__aeabi_i2f>:
   81c70:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   81c74:	bf48      	it	mi
   81c76:	4240      	negmi	r0, r0
   81c78:	ea5f 0c00 	movs.w	ip, r0
   81c7c:	bf08      	it	eq
   81c7e:	4770      	bxeq	lr
   81c80:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   81c84:	4601      	mov	r1, r0
   81c86:	f04f 0000 	mov.w	r0, #0
   81c8a:	e01c      	b.n	81cc6 <__aeabi_l2f+0x2a>

00081c8c <__aeabi_ul2f>:
   81c8c:	ea50 0201 	orrs.w	r2, r0, r1
   81c90:	bf08      	it	eq
   81c92:	4770      	bxeq	lr
   81c94:	f04f 0300 	mov.w	r3, #0
   81c98:	e00a      	b.n	81cb0 <__aeabi_l2f+0x14>
   81c9a:	bf00      	nop

00081c9c <__aeabi_l2f>:
   81c9c:	ea50 0201 	orrs.w	r2, r0, r1
   81ca0:	bf08      	it	eq
   81ca2:	4770      	bxeq	lr
   81ca4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   81ca8:	d502      	bpl.n	81cb0 <__aeabi_l2f+0x14>
   81caa:	4240      	negs	r0, r0
   81cac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81cb0:	ea5f 0c01 	movs.w	ip, r1
   81cb4:	bf02      	ittt	eq
   81cb6:	4684      	moveq	ip, r0
   81cb8:	4601      	moveq	r1, r0
   81cba:	2000      	moveq	r0, #0
   81cbc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   81cc0:	bf08      	it	eq
   81cc2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   81cc6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   81cca:	fabc f28c 	clz	r2, ip
   81cce:	3a08      	subs	r2, #8
   81cd0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   81cd4:	db10      	blt.n	81cf8 <__aeabi_l2f+0x5c>
   81cd6:	fa01 fc02 	lsl.w	ip, r1, r2
   81cda:	4463      	add	r3, ip
   81cdc:	fa00 fc02 	lsl.w	ip, r0, r2
   81ce0:	f1c2 0220 	rsb	r2, r2, #32
   81ce4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81ce8:	fa20 f202 	lsr.w	r2, r0, r2
   81cec:	eb43 0002 	adc.w	r0, r3, r2
   81cf0:	bf08      	it	eq
   81cf2:	f020 0001 	biceq.w	r0, r0, #1
   81cf6:	4770      	bx	lr
   81cf8:	f102 0220 	add.w	r2, r2, #32
   81cfc:	fa01 fc02 	lsl.w	ip, r1, r2
   81d00:	f1c2 0220 	rsb	r2, r2, #32
   81d04:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   81d08:	fa21 f202 	lsr.w	r2, r1, r2
   81d0c:	eb43 0002 	adc.w	r0, r3, r2
   81d10:	bf08      	it	eq
   81d12:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81d16:	4770      	bx	lr

00081d18 <__aeabi_fmul>:
   81d18:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81d1c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81d20:	bf1e      	ittt	ne
   81d22:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81d26:	ea92 0f0c 	teqne	r2, ip
   81d2a:	ea93 0f0c 	teqne	r3, ip
   81d2e:	d06f      	beq.n	81e10 <__aeabi_fmul+0xf8>
   81d30:	441a      	add	r2, r3
   81d32:	ea80 0c01 	eor.w	ip, r0, r1
   81d36:	0240      	lsls	r0, r0, #9
   81d38:	bf18      	it	ne
   81d3a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   81d3e:	d01e      	beq.n	81d7e <__aeabi_fmul+0x66>
   81d40:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   81d44:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   81d48:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   81d4c:	fba0 3101 	umull	r3, r1, r0, r1
   81d50:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81d54:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   81d58:	bf3e      	ittt	cc
   81d5a:	0049      	lslcc	r1, r1, #1
   81d5c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   81d60:	005b      	lslcc	r3, r3, #1
   81d62:	ea40 0001 	orr.w	r0, r0, r1
   81d66:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   81d6a:	2afd      	cmp	r2, #253	; 0xfd
   81d6c:	d81d      	bhi.n	81daa <__aeabi_fmul+0x92>
   81d6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   81d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81d76:	bf08      	it	eq
   81d78:	f020 0001 	biceq.w	r0, r0, #1
   81d7c:	4770      	bx	lr
   81d7e:	f090 0f00 	teq	r0, #0
   81d82:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81d86:	bf08      	it	eq
   81d88:	0249      	lsleq	r1, r1, #9
   81d8a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81d8e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   81d92:	3a7f      	subs	r2, #127	; 0x7f
   81d94:	bfc2      	ittt	gt
   81d96:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81d9a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81d9e:	4770      	bxgt	lr
   81da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81da4:	f04f 0300 	mov.w	r3, #0
   81da8:	3a01      	subs	r2, #1
   81daa:	dc5d      	bgt.n	81e68 <__aeabi_fmul+0x150>
   81dac:	f112 0f19 	cmn.w	r2, #25
   81db0:	bfdc      	itt	le
   81db2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   81db6:	4770      	bxle	lr
   81db8:	f1c2 0200 	rsb	r2, r2, #0
   81dbc:	0041      	lsls	r1, r0, #1
   81dbe:	fa21 f102 	lsr.w	r1, r1, r2
   81dc2:	f1c2 0220 	rsb	r2, r2, #32
   81dc6:	fa00 fc02 	lsl.w	ip, r0, r2
   81dca:	ea5f 0031 	movs.w	r0, r1, rrx
   81dce:	f140 0000 	adc.w	r0, r0, #0
   81dd2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   81dd6:	bf08      	it	eq
   81dd8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   81ddc:	4770      	bx	lr
   81dde:	f092 0f00 	teq	r2, #0
   81de2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81de6:	bf02      	ittt	eq
   81de8:	0040      	lsleq	r0, r0, #1
   81dea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81dee:	3a01      	subeq	r2, #1
   81df0:	d0f9      	beq.n	81de6 <__aeabi_fmul+0xce>
   81df2:	ea40 000c 	orr.w	r0, r0, ip
   81df6:	f093 0f00 	teq	r3, #0
   81dfa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81dfe:	bf02      	ittt	eq
   81e00:	0049      	lsleq	r1, r1, #1
   81e02:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81e06:	3b01      	subeq	r3, #1
   81e08:	d0f9      	beq.n	81dfe <__aeabi_fmul+0xe6>
   81e0a:	ea41 010c 	orr.w	r1, r1, ip
   81e0e:	e78f      	b.n	81d30 <__aeabi_fmul+0x18>
   81e10:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81e14:	ea92 0f0c 	teq	r2, ip
   81e18:	bf18      	it	ne
   81e1a:	ea93 0f0c 	teqne	r3, ip
   81e1e:	d00a      	beq.n	81e36 <__aeabi_fmul+0x11e>
   81e20:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81e24:	bf18      	it	ne
   81e26:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81e2a:	d1d8      	bne.n	81dde <__aeabi_fmul+0xc6>
   81e2c:	ea80 0001 	eor.w	r0, r0, r1
   81e30:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81e34:	4770      	bx	lr
   81e36:	f090 0f00 	teq	r0, #0
   81e3a:	bf17      	itett	ne
   81e3c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   81e40:	4608      	moveq	r0, r1
   81e42:	f091 0f00 	teqne	r1, #0
   81e46:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   81e4a:	d014      	beq.n	81e76 <__aeabi_fmul+0x15e>
   81e4c:	ea92 0f0c 	teq	r2, ip
   81e50:	d101      	bne.n	81e56 <__aeabi_fmul+0x13e>
   81e52:	0242      	lsls	r2, r0, #9
   81e54:	d10f      	bne.n	81e76 <__aeabi_fmul+0x15e>
   81e56:	ea93 0f0c 	teq	r3, ip
   81e5a:	d103      	bne.n	81e64 <__aeabi_fmul+0x14c>
   81e5c:	024b      	lsls	r3, r1, #9
   81e5e:	bf18      	it	ne
   81e60:	4608      	movne	r0, r1
   81e62:	d108      	bne.n	81e76 <__aeabi_fmul+0x15e>
   81e64:	ea80 0001 	eor.w	r0, r0, r1
   81e68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   81e6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81e70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81e74:	4770      	bx	lr
   81e76:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81e7a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   81e7e:	4770      	bx	lr

00081e80 <__aeabi_fdiv>:
   81e80:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81e84:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   81e88:	bf1e      	ittt	ne
   81e8a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   81e8e:	ea92 0f0c 	teqne	r2, ip
   81e92:	ea93 0f0c 	teqne	r3, ip
   81e96:	d069      	beq.n	81f6c <__aeabi_fdiv+0xec>
   81e98:	eba2 0203 	sub.w	r2, r2, r3
   81e9c:	ea80 0c01 	eor.w	ip, r0, r1
   81ea0:	0249      	lsls	r1, r1, #9
   81ea2:	ea4f 2040 	mov.w	r0, r0, lsl #9
   81ea6:	d037      	beq.n	81f18 <__aeabi_fdiv+0x98>
   81ea8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81eac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   81eb0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   81eb4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   81eb8:	428b      	cmp	r3, r1
   81eba:	bf38      	it	cc
   81ebc:	005b      	lslcc	r3, r3, #1
   81ebe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   81ec2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   81ec6:	428b      	cmp	r3, r1
   81ec8:	bf24      	itt	cs
   81eca:	1a5b      	subcs	r3, r3, r1
   81ecc:	ea40 000c 	orrcs.w	r0, r0, ip
   81ed0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   81ed4:	bf24      	itt	cs
   81ed6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   81eda:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81ede:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   81ee2:	bf24      	itt	cs
   81ee4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   81ee8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81eec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   81ef0:	bf24      	itt	cs
   81ef2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   81ef6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81efa:	011b      	lsls	r3, r3, #4
   81efc:	bf18      	it	ne
   81efe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   81f02:	d1e0      	bne.n	81ec6 <__aeabi_fdiv+0x46>
   81f04:	2afd      	cmp	r2, #253	; 0xfd
   81f06:	f63f af50 	bhi.w	81daa <__aeabi_fmul+0x92>
   81f0a:	428b      	cmp	r3, r1
   81f0c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81f10:	bf08      	it	eq
   81f12:	f020 0001 	biceq.w	r0, r0, #1
   81f16:	4770      	bx	lr
   81f18:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   81f1c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   81f20:	327f      	adds	r2, #127	; 0x7f
   81f22:	bfc2      	ittt	gt
   81f24:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   81f28:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   81f2c:	4770      	bxgt	lr
   81f2e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81f32:	f04f 0300 	mov.w	r3, #0
   81f36:	3a01      	subs	r2, #1
   81f38:	e737      	b.n	81daa <__aeabi_fmul+0x92>
   81f3a:	f092 0f00 	teq	r2, #0
   81f3e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   81f42:	bf02      	ittt	eq
   81f44:	0040      	lsleq	r0, r0, #1
   81f46:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   81f4a:	3a01      	subeq	r2, #1
   81f4c:	d0f9      	beq.n	81f42 <__aeabi_fdiv+0xc2>
   81f4e:	ea40 000c 	orr.w	r0, r0, ip
   81f52:	f093 0f00 	teq	r3, #0
   81f56:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81f5a:	bf02      	ittt	eq
   81f5c:	0049      	lsleq	r1, r1, #1
   81f5e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   81f62:	3b01      	subeq	r3, #1
   81f64:	d0f9      	beq.n	81f5a <__aeabi_fdiv+0xda>
   81f66:	ea41 010c 	orr.w	r1, r1, ip
   81f6a:	e795      	b.n	81e98 <__aeabi_fdiv+0x18>
   81f6c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   81f70:	ea92 0f0c 	teq	r2, ip
   81f74:	d108      	bne.n	81f88 <__aeabi_fdiv+0x108>
   81f76:	0242      	lsls	r2, r0, #9
   81f78:	f47f af7d 	bne.w	81e76 <__aeabi_fmul+0x15e>
   81f7c:	ea93 0f0c 	teq	r3, ip
   81f80:	f47f af70 	bne.w	81e64 <__aeabi_fmul+0x14c>
   81f84:	4608      	mov	r0, r1
   81f86:	e776      	b.n	81e76 <__aeabi_fmul+0x15e>
   81f88:	ea93 0f0c 	teq	r3, ip
   81f8c:	d104      	bne.n	81f98 <__aeabi_fdiv+0x118>
   81f8e:	024b      	lsls	r3, r1, #9
   81f90:	f43f af4c 	beq.w	81e2c <__aeabi_fmul+0x114>
   81f94:	4608      	mov	r0, r1
   81f96:	e76e      	b.n	81e76 <__aeabi_fmul+0x15e>
   81f98:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   81f9c:	bf18      	it	ne
   81f9e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   81fa2:	d1ca      	bne.n	81f3a <__aeabi_fdiv+0xba>
   81fa4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   81fa8:	f47f af5c 	bne.w	81e64 <__aeabi_fmul+0x14c>
   81fac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   81fb0:	f47f af3c 	bne.w	81e2c <__aeabi_fmul+0x114>
   81fb4:	e75f      	b.n	81e76 <__aeabi_fmul+0x15e>
   81fb6:	bf00      	nop

00081fb8 <__gesf2>:
   81fb8:	f04f 3cff 	mov.w	ip, #4294967295
   81fbc:	e006      	b.n	81fcc <__cmpsf2+0x4>
   81fbe:	bf00      	nop

00081fc0 <__lesf2>:
   81fc0:	f04f 0c01 	mov.w	ip, #1
   81fc4:	e002      	b.n	81fcc <__cmpsf2+0x4>
   81fc6:	bf00      	nop

00081fc8 <__cmpsf2>:
   81fc8:	f04f 0c01 	mov.w	ip, #1
   81fcc:	f84d cd04 	str.w	ip, [sp, #-4]!
   81fd0:	ea4f 0240 	mov.w	r2, r0, lsl #1
   81fd4:	ea4f 0341 	mov.w	r3, r1, lsl #1
   81fd8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   81fdc:	bf18      	it	ne
   81fde:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81fe2:	d011      	beq.n	82008 <__cmpsf2+0x40>
   81fe4:	b001      	add	sp, #4
   81fe6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   81fea:	bf18      	it	ne
   81fec:	ea90 0f01 	teqne	r0, r1
   81ff0:	bf58      	it	pl
   81ff2:	ebb2 0003 	subspl.w	r0, r2, r3
   81ff6:	bf88      	it	hi
   81ff8:	17c8      	asrhi	r0, r1, #31
   81ffa:	bf38      	it	cc
   81ffc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   82000:	bf18      	it	ne
   82002:	f040 0001 	orrne.w	r0, r0, #1
   82006:	4770      	bx	lr
   82008:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   8200c:	d102      	bne.n	82014 <__cmpsf2+0x4c>
   8200e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   82012:	d105      	bne.n	82020 <__cmpsf2+0x58>
   82014:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   82018:	d1e4      	bne.n	81fe4 <__cmpsf2+0x1c>
   8201a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   8201e:	d0e1      	beq.n	81fe4 <__cmpsf2+0x1c>
   82020:	f85d 0b04 	ldr.w	r0, [sp], #4
   82024:	4770      	bx	lr
   82026:	bf00      	nop

00082028 <__aeabi_cfrcmple>:
   82028:	4684      	mov	ip, r0
   8202a:	4608      	mov	r0, r1
   8202c:	4661      	mov	r1, ip
   8202e:	e7ff      	b.n	82030 <__aeabi_cfcmpeq>

00082030 <__aeabi_cfcmpeq>:
   82030:	b50f      	push	{r0, r1, r2, r3, lr}
   82032:	f7ff ffc9 	bl	81fc8 <__cmpsf2>
   82036:	2800      	cmp	r0, #0
   82038:	bf48      	it	mi
   8203a:	f110 0f00 	cmnmi.w	r0, #0
   8203e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00082040 <__aeabi_fcmpeq>:
   82040:	f84d ed08 	str.w	lr, [sp, #-8]!
   82044:	f7ff fff4 	bl	82030 <__aeabi_cfcmpeq>
   82048:	bf0c      	ite	eq
   8204a:	2001      	moveq	r0, #1
   8204c:	2000      	movne	r0, #0
   8204e:	f85d fb08 	ldr.w	pc, [sp], #8
   82052:	bf00      	nop

00082054 <__aeabi_fcmplt>:
   82054:	f84d ed08 	str.w	lr, [sp, #-8]!
   82058:	f7ff ffea 	bl	82030 <__aeabi_cfcmpeq>
   8205c:	bf34      	ite	cc
   8205e:	2001      	movcc	r0, #1
   82060:	2000      	movcs	r0, #0
   82062:	f85d fb08 	ldr.w	pc, [sp], #8
   82066:	bf00      	nop

00082068 <__aeabi_fcmple>:
   82068:	f84d ed08 	str.w	lr, [sp, #-8]!
   8206c:	f7ff ffe0 	bl	82030 <__aeabi_cfcmpeq>
   82070:	bf94      	ite	ls
   82072:	2001      	movls	r0, #1
   82074:	2000      	movhi	r0, #0
   82076:	f85d fb08 	ldr.w	pc, [sp], #8
   8207a:	bf00      	nop

0008207c <__aeabi_fcmpge>:
   8207c:	f84d ed08 	str.w	lr, [sp, #-8]!
   82080:	f7ff ffd2 	bl	82028 <__aeabi_cfrcmple>
   82084:	bf94      	ite	ls
   82086:	2001      	movls	r0, #1
   82088:	2000      	movhi	r0, #0
   8208a:	f85d fb08 	ldr.w	pc, [sp], #8
   8208e:	bf00      	nop

00082090 <__aeabi_fcmpgt>:
   82090:	f84d ed08 	str.w	lr, [sp, #-8]!
   82094:	f7ff ffc8 	bl	82028 <__aeabi_cfrcmple>
   82098:	bf34      	ite	cc
   8209a:	2001      	movcc	r0, #1
   8209c:	2000      	movcs	r0, #0
   8209e:	f85d fb08 	ldr.w	pc, [sp], #8
   820a2:	bf00      	nop

000820a4 <__aeabi_f2iz>:
   820a4:	ea4f 0240 	mov.w	r2, r0, lsl #1
   820a8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   820ac:	d30f      	bcc.n	820ce <__aeabi_f2iz+0x2a>
   820ae:	f04f 039e 	mov.w	r3, #158	; 0x9e
   820b2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   820b6:	d90d      	bls.n	820d4 <__aeabi_f2iz+0x30>
   820b8:	ea4f 2300 	mov.w	r3, r0, lsl #8
   820bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   820c0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   820c4:	fa23 f002 	lsr.w	r0, r3, r2
   820c8:	bf18      	it	ne
   820ca:	4240      	negne	r0, r0
   820cc:	4770      	bx	lr
   820ce:	f04f 0000 	mov.w	r0, #0
   820d2:	4770      	bx	lr
   820d4:	f112 0f61 	cmn.w	r2, #97	; 0x61
   820d8:	d101      	bne.n	820de <__aeabi_f2iz+0x3a>
   820da:	0242      	lsls	r2, r0, #9
   820dc:	d105      	bne.n	820ea <__aeabi_f2iz+0x46>
   820de:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   820e2:	bf08      	it	eq
   820e4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   820e8:	4770      	bx	lr
   820ea:	f04f 0000 	mov.w	r0, #0
   820ee:	4770      	bx	lr

000820f0 <__aeabi_f2uiz>:
   820f0:	0042      	lsls	r2, r0, #1
   820f2:	d20e      	bcs.n	82112 <__aeabi_f2uiz+0x22>
   820f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   820f8:	d30b      	bcc.n	82112 <__aeabi_f2uiz+0x22>
   820fa:	f04f 039e 	mov.w	r3, #158	; 0x9e
   820fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   82102:	d409      	bmi.n	82118 <__aeabi_f2uiz+0x28>
   82104:	ea4f 2300 	mov.w	r3, r0, lsl #8
   82108:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8210c:	fa23 f002 	lsr.w	r0, r3, r2
   82110:	4770      	bx	lr
   82112:	f04f 0000 	mov.w	r0, #0
   82116:	4770      	bx	lr
   82118:	f112 0f61 	cmn.w	r2, #97	; 0x61
   8211c:	d101      	bne.n	82122 <__aeabi_f2uiz+0x32>
   8211e:	0242      	lsls	r2, r0, #9
   82120:	d102      	bne.n	82128 <__aeabi_f2uiz+0x38>
   82122:	f04f 30ff 	mov.w	r0, #4294967295
   82126:	4770      	bx	lr
   82128:	f04f 0000 	mov.w	r0, #0
   8212c:	4770      	bx	lr
   8212e:	bf00      	nop

00082130 <__libc_init_array>:
   82130:	b570      	push	{r4, r5, r6, lr}
   82132:	4e0f      	ldr	r6, [pc, #60]	; (82170 <__libc_init_array+0x40>)
   82134:	4d0f      	ldr	r5, [pc, #60]	; (82174 <__libc_init_array+0x44>)
   82136:	1b76      	subs	r6, r6, r5
   82138:	10b6      	asrs	r6, r6, #2
   8213a:	bf18      	it	ne
   8213c:	2400      	movne	r4, #0
   8213e:	d005      	beq.n	8214c <__libc_init_array+0x1c>
   82140:	3401      	adds	r4, #1
   82142:	f855 3b04 	ldr.w	r3, [r5], #4
   82146:	4798      	blx	r3
   82148:	42a6      	cmp	r6, r4
   8214a:	d1f9      	bne.n	82140 <__libc_init_array+0x10>
   8214c:	4e0a      	ldr	r6, [pc, #40]	; (82178 <__libc_init_array+0x48>)
   8214e:	4d0b      	ldr	r5, [pc, #44]	; (8217c <__libc_init_array+0x4c>)
   82150:	f000 f8e8 	bl	82324 <_init>
   82154:	1b76      	subs	r6, r6, r5
   82156:	10b6      	asrs	r6, r6, #2
   82158:	bf18      	it	ne
   8215a:	2400      	movne	r4, #0
   8215c:	d006      	beq.n	8216c <__libc_init_array+0x3c>
   8215e:	3401      	adds	r4, #1
   82160:	f855 3b04 	ldr.w	r3, [r5], #4
   82164:	4798      	blx	r3
   82166:	42a6      	cmp	r6, r4
   82168:	d1f9      	bne.n	8215e <__libc_init_array+0x2e>
   8216a:	bd70      	pop	{r4, r5, r6, pc}
   8216c:	bd70      	pop	{r4, r5, r6, pc}
   8216e:	bf00      	nop
   82170:	00082330 	.word	0x00082330
   82174:	00082330 	.word	0x00082330
   82178:	00082338 	.word	0x00082338
   8217c:	00082330 	.word	0x00082330

00082180 <register_fini>:
   82180:	4b02      	ldr	r3, [pc, #8]	; (8218c <register_fini+0xc>)
   82182:	b113      	cbz	r3, 8218a <register_fini+0xa>
   82184:	4802      	ldr	r0, [pc, #8]	; (82190 <register_fini+0x10>)
   82186:	f000 b805 	b.w	82194 <atexit>
   8218a:	4770      	bx	lr
   8218c:	00000000 	.word	0x00000000
   82190:	000821a1 	.word	0x000821a1

00082194 <atexit>:
   82194:	2300      	movs	r3, #0
   82196:	4601      	mov	r1, r0
   82198:	461a      	mov	r2, r3
   8219a:	4618      	mov	r0, r3
   8219c:	f000 b81e 	b.w	821dc <__register_exitproc>

000821a0 <__libc_fini_array>:
   821a0:	b538      	push	{r3, r4, r5, lr}
   821a2:	4c0a      	ldr	r4, [pc, #40]	; (821cc <__libc_fini_array+0x2c>)
   821a4:	4d0a      	ldr	r5, [pc, #40]	; (821d0 <__libc_fini_array+0x30>)
   821a6:	1b64      	subs	r4, r4, r5
   821a8:	10a4      	asrs	r4, r4, #2
   821aa:	d00a      	beq.n	821c2 <__libc_fini_array+0x22>
   821ac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   821b0:	3b01      	subs	r3, #1
   821b2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   821b6:	3c01      	subs	r4, #1
   821b8:	f855 3904 	ldr.w	r3, [r5], #-4
   821bc:	4798      	blx	r3
   821be:	2c00      	cmp	r4, #0
   821c0:	d1f9      	bne.n	821b6 <__libc_fini_array+0x16>
   821c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   821c6:	f000 b8b7 	b.w	82338 <_fini>
   821ca:	bf00      	nop
   821cc:	00082348 	.word	0x00082348
   821d0:	00082344 	.word	0x00082344

000821d4 <__retarget_lock_acquire_recursive>:
   821d4:	4770      	bx	lr
   821d6:	bf00      	nop

000821d8 <__retarget_lock_release_recursive>:
   821d8:	4770      	bx	lr
   821da:	bf00      	nop

000821dc <__register_exitproc>:
   821dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   821e0:	4d2c      	ldr	r5, [pc, #176]	; (82294 <__register_exitproc+0xb8>)
   821e2:	4606      	mov	r6, r0
   821e4:	6828      	ldr	r0, [r5, #0]
   821e6:	4698      	mov	r8, r3
   821e8:	460f      	mov	r7, r1
   821ea:	4691      	mov	r9, r2
   821ec:	f7ff fff2 	bl	821d4 <__retarget_lock_acquire_recursive>
   821f0:	4b29      	ldr	r3, [pc, #164]	; (82298 <__register_exitproc+0xbc>)
   821f2:	681c      	ldr	r4, [r3, #0]
   821f4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   821f8:	2b00      	cmp	r3, #0
   821fa:	d03e      	beq.n	8227a <__register_exitproc+0x9e>
   821fc:	685a      	ldr	r2, [r3, #4]
   821fe:	2a1f      	cmp	r2, #31
   82200:	dc1c      	bgt.n	8223c <__register_exitproc+0x60>
   82202:	f102 0e01 	add.w	lr, r2, #1
   82206:	b176      	cbz	r6, 82226 <__register_exitproc+0x4a>
   82208:	2101      	movs	r1, #1
   8220a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   8220e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   82212:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   82216:	4091      	lsls	r1, r2
   82218:	4308      	orrs	r0, r1
   8221a:	2e02      	cmp	r6, #2
   8221c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82220:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   82224:	d023      	beq.n	8226e <__register_exitproc+0x92>
   82226:	3202      	adds	r2, #2
   82228:	f8c3 e004 	str.w	lr, [r3, #4]
   8222c:	6828      	ldr	r0, [r5, #0]
   8222e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   82232:	f7ff ffd1 	bl	821d8 <__retarget_lock_release_recursive>
   82236:	2000      	movs	r0, #0
   82238:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8223c:	4b17      	ldr	r3, [pc, #92]	; (8229c <__register_exitproc+0xc0>)
   8223e:	b30b      	cbz	r3, 82284 <__register_exitproc+0xa8>
   82240:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82244:	f3af 8000 	nop.w
   82248:	4603      	mov	r3, r0
   8224a:	b1d8      	cbz	r0, 82284 <__register_exitproc+0xa8>
   8224c:	2000      	movs	r0, #0
   8224e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   82252:	f04f 0e01 	mov.w	lr, #1
   82256:	6058      	str	r0, [r3, #4]
   82258:	6019      	str	r1, [r3, #0]
   8225a:	4602      	mov	r2, r0
   8225c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82260:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82264:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   82268:	2e00      	cmp	r6, #0
   8226a:	d0dc      	beq.n	82226 <__register_exitproc+0x4a>
   8226c:	e7cc      	b.n	82208 <__register_exitproc+0x2c>
   8226e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   82272:	4301      	orrs	r1, r0
   82274:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   82278:	e7d5      	b.n	82226 <__register_exitproc+0x4a>
   8227a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   8227e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82282:	e7bb      	b.n	821fc <__register_exitproc+0x20>
   82284:	6828      	ldr	r0, [r5, #0]
   82286:	f7ff ffa7 	bl	821d8 <__retarget_lock_release_recursive>
   8228a:	f04f 30ff 	mov.w	r0, #4294967295
   8228e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82292:	bf00      	nop
   82294:	20000430 	.word	0x20000430
   82298:	00082320 	.word	0x00082320
   8229c:	00000000 	.word	0x00000000
   822a0:	304e4143 	.word	0x304e4143
   822a4:	73656d20 	.word	0x73656d20
   822a8:	65676173 	.word	0x65676173
   822ac:	72726120 	.word	0x72726120
   822b0:	64657669 	.word	0x64657669
   822b4:	206e6920 	.word	0x206e6920
   822b8:	2d6e6f6e 	.word	0x2d6e6f6e
   822bc:	64657375 	.word	0x64657375
   822c0:	69616d20 	.word	0x69616d20
   822c4:	786f626c 	.word	0x786f626c
   822c8:	00000d0a 	.word	0x00000d0a
   822cc:	65746e45 	.word	0x65746e45
   822d0:	676e6972 	.word	0x676e6972
   822d4:	6f6f6c20 	.word	0x6f6f6c20
   822d8:	00000070 	.word	0x00000070
   822dc:	6c756e28 	.word	0x6c756e28
   822e0:	0000296c 	.word	0x0000296c

000822e4 <goal>:
   822e4:	01010002 00000000 00000000 4c414f47     ............GOAL
   822f4:	000d0a20 746f6853 000d0a20 3a525245      ...Shot ...ERR:
   82304:	52415520 58522054 66756220 20726566      UART RX buffer 
   82314:	66207369 0a6c6c75 0000000d              is full.....

00082320 <_global_impure_ptr>:
   82320:	20000008                                ... 

00082324 <_init>:
   82324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82326:	bf00      	nop
   82328:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8232a:	bc08      	pop	{r3}
   8232c:	469e      	mov	lr, r3
   8232e:	4770      	bx	lr

00082330 <__init_array_start>:
   82330:	00082181 	.word	0x00082181

00082334 <__frame_dummy_init_array_entry>:
   82334:	00080119                                ....

00082338 <_fini>:
   82338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8233a:	bf00      	nop
   8233c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8233e:	bc08      	pop	{r3}
   82340:	469e      	mov	lr, r3
   82342:	4770      	bx	lr

00082344 <__fini_array_start>:
   82344:	000800f5 	.word	0x000800f5
