EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# atom_atom
#
DEF atom_atom U 0 40 Y Y 1 L N
F0 "U" 200 250 60 H V L CNN
F1 "atom_atom" 200 150 60 H V L CNN
F2 "" 200 50 60 H I L CNN
F3 "" 200 -150 60 H I L CNN
DRAW
S 200 100 1300 -114500 1 1 12 N
X VSS A11 0 -500 200 R 50 50 1 1 B
X GPIO_S5[09] A13 0 -600 200 R 50 50 1 1 B
X VSS A15 0 -700 200 R 50 50 1 1 B
X GPIO_S5[03] A17 0 -800 200 R 50 50 1 1 B
X VSS A19 0 -900 200 R 50 50 1 1 B
X PCU_SPI_MOSI A21 0 -1000 200 R 50 50 1 1 B
X VSS A23 0 -1100 200 R 50 50 1 1 B
X SVID_DATA A25 0 -1200 200 R 50 50 1 1 B
X VSS A27 0 -1300 200 R 50 50 1 1 B
X RESERVED A29 0 -1400 200 R 50 50 1 1 B
X VSS A3 0 0 200 R 50 50 1 1 B
X VSS A31 0 -1500 200 R 50 50 1 1 B
X DRAM0_DQ[13] A33 0 -1600 200 R 50 50 1 1 B
X VSS A35 0 -1700 200 R 50 50 1 1 B
X DRAM0_DQ[11] A37 0 -1800 200 R 50 50 1 1 B
X VSS A39 0 -1900 200 R 50 50 1 1 B
X DRAM0_DQ[24] A41 0 -2000 200 R 50 50 1 1 B
X VSS A43 0 -2100 200 R 50 50 1 1 B
X DRAM0_DQ[26] A45 0 -2200 200 R 50 50 1 1 B
X VSS A47 0 -2300 200 R 50 50 1 1 B
X DRAM_VDD_S4 A48 0 -2400 200 R 50 50 1 1 B
X VSS A49 0 -2500 200 R 50 50 1 1 B
X VSS A5 0 -100 200 R 50 50 1 1 B
X VSS A51 0 -2600 200 R 50 50 1 1 B
X VSS A52 0 -2700 200 R 50 50 1 1 B
X VSS A6 0 -200 200 R 50 50 1 1 B
X USB_HSIC_RCOMP A7 0 -300 200 R 50 50 1 1 B
X ILB_RTC_X2 A9 0 -400 200 R 50 50 1 1 B
X VSS AA1 0 -45700 200 R 50 50 1 1 B
X VSS AA16 0 -45900 200 R 50 50 1 1 B
X USB_ULPI_V1P8_G3 AA18 0 -46000 200 R 50 50 1 1 B
X VSS AA19 0 -46100 200 R 50 50 1 1 B
X VSS AA21 0 -46200 200 R 50 50 1 1 B
X TP2_CORE_VCC_S3 AA22 0 -46300 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AA24 0 -46400 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F5 AA25 0 -46500 200 R 50 50 1 1 B
X CORE_VCC_S3 AA27 0 -46600 200 R 50 50 1 1 B
X CORE_VCC_S3 AA29 0 -46700 200 R 50 50 1 1 B
X VSS AA3 0 -45800 200 R 50 50 1 1 B
X CORE_VCC_S3 AA30 0 -46800 200 R 50 50 1 1 B
X VSS AA32 0 -46900 200 R 50 50 1 1 B
X CORE_V1P05_S3 AA33 0 -47000 200 R 50 50 1 1 B
X VSS AA35 0 -47100 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AA36 0 -47200 200 R 50 50 1 1 B
X VSS AA38 0 -47300 200 R 50 50 1 1 B
X DRAM0_DQSN[7] AA51 0 -47400 200 R 50 50 1 1 B
X VSS AA53 0 -47500 200 R 50 50 1 1 B
X VSS AB10 0 -48200 200 R 50 50 1 1 B
X MCSI1_DP[0] AB12 0 -48300 200 R 50 50 1 1 B
X MCSI1_DN[0] AB13 0 -48400 200 R 50 50 1 1 B
X RESERVED AB14 0 -48500 200 R 50 50 1 1 B
X RESERVED AB2 0 -47600 200 R 50 50 1 1 B
X RESERVED AB3 0 -47700 200 R 50 50 1 1 B
X VSS AB4 0 -47800 200 R 50 50 1 1 B
X DRAM0_DQ[47] AB40 0 -48600 200 R 50 50 1 1 B
X VSS AB41 0 -48700 200 R 50 50 1 1 B
X DRAM_CORE_PWROK AB42 0 -48800 200 R 50 50 1 1 B
X DRAM0_DQ[54] AB44 0 -48900 200 R 50 50 1 1 B
X VSS AB45 0 -49000 200 R 50 50 1 1 B
X VSS AB47 0 -49100 200 R 50 50 1 1 B
X VSS AB48 0 -49200 200 R 50 50 1 1 B
X VSS AB50 0 -49300 200 R 50 50 1 1 B
X VSS AB51 0 -49400 200 R 50 50 1 1 B
X DRAM0_DQSP[7] AB52 0 -49500 200 R 50 50 1 1 B
X VSS AB6 0 -47900 200 R 50 50 1 1 B
X RESERVED AB7 0 -48000 200 R 50 50 1 1 B
X RESERVED AB9 0 -48100 200 R 50 50 1 1 B
X DDI1_TXN[3] AC1 0 -49600 200 R 50 50 1 1 B
X VSS AC16 0 -49800 200 R 50 50 1 1 B
X VSS AC18 0 -49900 200 R 50 50 1 1 B
X VSS AC19 0 -50000 200 R 50 50 1 1 B
X VSS AC21 0 -50100 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AC22 0 -50200 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AC24 0 -50300 200 R 50 50 1 1 B
X VSS AC25 0 -50400 200 R 50 50 1 1 B
X CORE_VCC_S3 AC27 0 -50500 200 R 50 50 1 1 B
X CORE_VCC_S3 AC29 0 -50600 200 R 50 50 1 1 B
X DDI1_TXP[3] AC3 0 -49700 200 R 50 50 1 1 B
X CORE_VCC_S3 AC30 0 -50700 200 R 50 50 1 1 B
X CORE_V1P05_S3 AC32 0 -50800 200 R 50 50 1 1 B
X VSS AC33 0 -50900 200 R 50 50 1 1 B
X VSS AC35 0 -51000 200 R 50 50 1 1 B
X VSS AC36 0 -51100 200 R 50 50 1 1 B
X VSS AC38 0 -51200 200 R 50 50 1 1 B
X DRAM0_DQ[59] AC51 0 -51300 200 R 50 50 1 1 B
X DRAM0_DQ[58] AC53 0 -51400 200 R 50 50 1 1 B
X RESERVED AD10 0 -52100 200 R 50 50 1 1 B
X RESERVED AD12 0 -52200 200 R 50 50 1 1 B
X ICLK_RCOMP AD13 0 -52300 200 R 50 50 1 1 B
X ICLK_ICOMP AD14 0 -52400 200 R 50 50 1 1 B
X MIPI_V1P24_S3 AD16 0 -52500 200 R 50 50 1 1 B
X MIPI_V1P24_S3 AD18 0 -52600 200 R 50 50 1 1 B
X VSS AD19 0 -52700 200 R 50 50 1 1 B
X DDI1_TXN[2] AD2 0 -51500 200 R 50 50 1 1 B
X VSS AD21 0 -52800 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AD22 0 -52900 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AD24 0 -53000 200 R 50 50 1 1 B
X VSS AD25 0 -53100 200 R 50 50 1 1 B
X CORE_VCC_S3 AD27 0 -53200 200 R 50 50 1 1 B
X CORE_VCC_S3 AD29 0 -53300 200 R 50 50 1 1 B
X DDI1_TXP[2] AD3 0 -51600 200 R 50 50 1 1 B
X CORE_VCC_S3 AD30 0 -53400 200 R 50 50 1 1 B
X VSS AD32 0 -53500 200 R 50 50 1 1 B
X VSS AD33 0 -53600 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AD35 0 -53700 200 R 50 50 1 1 B
X DRAM_V1P35_S3_F1 AD36 0 -53800 200 R 50 50 1 1 B
X DRAM_VDD_S4 AD38 0 -53900 200 R 50 50 1 1 B
X RESERVED AD4 0 -51700 200 R 50 50 1 1 B
X RESERVED AD40 0 -54000 200 R 50 50 1 1 B
X RESERVED AD41 0 -54100 200 R 50 50 1 1 B
X DRAM_VDD_S4_PWROK AD42 0 -54200 200 R 50 50 1 1 B
X DRAM_RCOMP[0] AD44 0 -54300 200 R 50 50 1 1 B
X DRAM_RCOMP[2] AD45 0 -54400 200 R 50 50 1 1 B
X VSS AD47 0 -54500 200 R 50 50 1 1 B
X DRAM0_DQ[50] AD48 0 -54600 200 R 50 50 1 1 B
X DRAM0_DQ[51] AD50 0 -54700 200 R 50 50 1 1 B
X DRAM0_DQ[63] AD51 0 -54800 200 R 50 50 1 1 B
X DRAM0_DQ[62] AD52 0 -54900 200 R 50 50 1 1 B
X RESERVED AD6 0 -51800 200 R 50 50 1 1 B
X VSS AD7 0 -51900 200 R 50 50 1 1 B
X RESERVED AD9 0 -52000 200 R 50 50 1 1 B
X VSS AE1 0 -55000 200 R 50 50 1 1 B
X VSS AE11 0 -55600 200 R 50 50 1 1 B
X VSS AE12 0 -55700 200 R 50 50 1 1 B
X VSS AE14 0 -55800 200 R 50 50 1 1 B
X VSS AE3 0 -55100 200 R 50 50 1 1 B
X VSS AE4 0 -55200 200 R 50 50 1 1 B
X VSS AE40 0 -55900 200 R 50 50 1 1 B
X VSS AE42 0 -56000 200 R 50 50 1 1 B
X VSS AE43 0 -56100 200 R 50 50 1 1 B
X VSS AE45 0 -56200 200 R 50 50 1 1 B
X VSS AE46 0 -56300 200 R 50 50 1 1 B
X VSS AE48 0 -56400 200 R 50 50 1 1 B
X VSS AE50 0 -56500 200 R 50 50 1 1 B
X VSS AE51 0 -56600 200 R 50 50 1 1 B
X VSS AE53 0 -56700 200 R 50 50 1 1 B
X VSS AE6 0 -55300 200 R 50 50 1 1 B
X VSS AE8 0 -55400 200 R 50 50 1 1 B
X VSS AE9 0 -55500 200 R 50 50 1 1 B
X VSS AF10 0 -57400 200 R 50 50 1 1 B
X VSS AF12 0 -57500 200 R 50 50 1 1 B
X RESERVED AF13 0 -57600 200 R 50 50 1 1 B
X RESERVED AF14 0 -57700 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AF16 0 -57800 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AF18 0 -57900 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F6 AF19 0 -58000 200 R 50 50 1 1 B
X DDI1_TXN[1] AF2 0 -56800 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AF21 0 -58100 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AF22 0 -58200 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AF24 0 -58300 200 R 50 50 1 1 B
X VSS AF25 0 -58400 200 R 50 50 1 1 B
X CORE_VCC_S3 AF27 0 -58500 200 R 50 50 1 1 B
X CORE_VCC_S3 AF29 0 -58600 200 R 50 50 1 1 B
X DDI1_TXP[1] AF3 0 -56900 200 R 50 50 1 1 B
X TP_CORE_V1P05_S4 AF30 0 -58700 200 R 50 50 1 1 B
X VSS AF32 0 -58800 200 R 50 50 1 1 B
X CORE_V1P05_S3 AF33 0 -58900 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AF35 0 -59000 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AF36 0 -59100 200 R 50 50 1 1 B
X DRAM_VDD_S4 AF38 0 -59200 200 R 50 50 1 1 B
X PCIE_CLKP[0] AF4 0 -57000 200 R 50 50 1 1 B
X RESERVED AF40 0 -59300 200 R 50 50 1 1 B
X RESERVED AF41 0 -59400 200 R 50 50 1 1 B
X ICLK_DRAM_TERM[0] AF42 0 -59500 200 R 50 50 1 1 B
X DRAM_VREF AF44 0 -59600 200 R 50 50 1 1 B
X DRAM_RCOMP[1] AF45 0 -59700 200 R 50 50 1 1 B
X VSS AF47 0 -59800 200 R 50 50 1 1 B
X DRAM1_DQ[50] AF48 0 -59900 200 R 50 50 1 1 B
X DRAM1_DQ[51] AF50 0 -60000 200 R 50 50 1 1 B
X DRAM1_DQ[63] AF51 0 -60100 200 R 50 50 1 1 B
X DRAM1_DQ[62] AF52 0 -60200 200 R 50 50 1 1 B
X PCIE_CLKN[0] AF6 0 -57100 200 R 50 50 1 1 B
X PCIE_CLKP[1] AF7 0 -57200 200 R 50 50 1 1 B
X PCIE_CLKN[1] AF9 0 -57300 200 R 50 50 1 1 B
X DDI1_TXN[0] AG1 0 -60300 200 R 50 50 1 1 B
X VSS AG16 0 -60500 200 R 50 50 1 1 B
X ICLK_V1P35_S3_F2 AG18 0 -60600 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F1 AG19 0 -60700 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AG21 0 -60800 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AG22 0 -60900 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AG24 0 -61000 200 R 50 50 1 1 B
X VSS AG25 0 -61100 200 R 50 50 1 1 B
X CORE_VCC_S3 AG27 0 -61200 200 R 50 50 1 1 B
X CORE_VCC_S3 AG29 0 -61300 200 R 50 50 1 1 B
X DDI1_TXP[0] AG3 0 -60400 200 R 50 50 1 1 B
X CORE_VCC_S3 AG30 0 -61400 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F2 AG32 0 -61500 200 R 50 50 1 1 B
X CORE_V1P05_S3 AG33 0 -61600 200 R 50 50 1 1 B
X CORE_V1P05_S3 AG35 0 -61700 200 R 50 50 1 1 B
X VSS AG36 0 -61800 200 R 50 50 1 1 B
X VSS AG38 0 -61900 200 R 50 50 1 1 B
X DRAM1_DQ[59] AG51 0 -62000 200 R 50 50 1 1 B
X DRAM1_DQ[58] AG53 0 -62100 200 R 50 50 1 1 B
X ICLK_OSCOUT AH10 0 -62800 200 R 50 50 1 1 B
X ICLK_OSCIN AH12 0 -62900 200 R 50 50 1 1 B
X RESERVED AH13 0 -63000 200 R 50 50 1 1 B
X RESERVED AH14 0 -63100 200 R 50 50 1 1 B
X RSVD_GND[3] AH2 0 -62200 200 R 50 50 1 1 B
X RSVD_GND[2] AH3 0 -62300 200 R 50 50 1 1 B
X VSS AH4 0 -62400 200 R 50 50 1 1 B
X DRAM1_DQ[47] AH40 0 -63200 200 R 50 50 1 1 B
X VSS AH41 0 -63300 200 R 50 50 1 1 B
X ICLK_DRAM_TERM[1] AH42 0 -63400 200 R 50 50 1 1 B
X DRAM1_DQ[54] AH44 0 -63500 200 R 50 50 1 1 B
X VSS AH45 0 -63600 200 R 50 50 1 1 B
X VSS AH47 0 -63700 200 R 50 50 1 1 B
X VSS AH48 0 -63800 200 R 50 50 1 1 B
X VSS AH50 0 -63900 200 R 50 50 1 1 B
X VSS AH51 0 -64000 200 R 50 50 1 1 B
X DRAM1_DQSP[7] AH52 0 -64100 200 R 50 50 1 1 B
X VSS AH6 0 -62500 200 R 50 50 1 1 B
X VSS AH7 0 -62600 200 R 50 50 1 1 B
X VSS AH9 0 -62700 200 R 50 50 1 1 B
X VSS AJ1 0 -64200 200 R 50 50 1 1 B
X VSS AJ16 0 -64400 200 R 50 50 1 1 B
X DDI_V1P0_S3 AJ18 0 -64500 200 R 50 50 1 1 B
X ICLK_V1P35_S3_F1 AJ19 0 -64600 200 R 50 50 1 1 B
X VSS AJ21 0 -64700 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AJ22 0 -64800 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AJ24 0 -64900 200 R 50 50 1 1 B
X VSS AJ25 0 -65000 200 R 50 50 1 1 B
X VSS AJ27 0 -65100 200 R 50 50 1 1 B
X VSS AJ29 0 -65200 200 R 50 50 1 1 B
X VSS AJ3 0 -64300 200 R 50 50 1 1 B
X VSS AJ30 0 -65300 200 R 50 50 1 1 B
X VSS AJ32 0 -65400 200 R 50 50 1 1 B
X VSS AJ33 0 -65500 200 R 50 50 1 1 B
X VSS AJ35 0 -65600 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AJ36 0 -65700 200 R 50 50 1 1 B
X VSS AJ38 0 -65800 200 R 50 50 1 1 B
X DRAM1_DQSN[7] AJ51 0 -65900 200 R 50 50 1 1 B
X VSS AJ53 0 -66000 200 R 50 50 1 1 B
X VSS AK10 0 -66700 200 R 50 50 1 1 B
X DDI_RCOMP_P AK12 0 -66800 200 R 50 50 1 1 B
X DDI_RCOMP_N AK13 0 -66900 200 R 50 50 1 1 B
X VSS AK14 0 -67000 200 R 50 50 1 1 B
X VSS AK16 0 -67100 200 R 50 50 1 1 B
X PCIE_V1P0_S3 AK18 0 -67200 200 R 50 50 1 1 B
X DDI_V1P0_S3 AK19 0 -67300 200 R 50 50 1 1 B
X DDI1_AUXN AK2 0 -66100 200 R 50 50 1 1 B
X DDI_V1P0_S3 AK21 0 -67400 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK22 0 -67500 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK24 0 -67600 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK25 0 -67700 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK27 0 -67800 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK29 0 -67900 200 R 50 50 1 1 B
X DDI1_AUXP AK3 0 -66200 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK30 0 -68000 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AK32 0 -68100 200 R 50 50 1 1 B
X VSS AK33 0 -68200 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AK35 0 -68300 200 R 50 50 1 1 B
X DRAM_V1P0_S3 AK36 0 -68400 200 R 50 50 1 1 B
X DRAM_VDD_S4 AK38 0 -68500 200 R 50 50 1 1 B
X PCIE_CLKN[2] AK4 0 -66300 200 R 50 50 1 1 B
X DRAM1_DQ[42] AK40 0 -68600 200 R 50 50 1 1 B
X VSS AK41 0 -68700 200 R 50 50 1 1 B
X DRAM1_DQ[46] AK42 0 -68800 200 R 50 50 1 1 B
X VSS AK44 0 -68900 200 R 50 50 1 1 B
X DRAM1_DQ[55] AK45 0 -69000 200 R 50 50 1 1 B
X DRAM1_DQSP[6] AK47 0 -69100 200 R 50 50 1 1 B
X DRAM1_DQSN[6] AK48 0 -69200 200 R 50 50 1 1 B
X DRAM1_DM[6] AK50 0 -69300 200 R 50 50 1 1 B
X DRAM1_DQ[61] AK51 0 -69400 200 R 50 50 1 1 B
X DRAM1_DM[7] AK52 0 -69500 200 R 50 50 1 1 B
X PCIE_CLKP[2] AK6 0 -66400 200 R 50 50 1 1 B
X RESERVED AK7 0 -66500 200 R 50 50 1 1 B
X RESERVED AK9 0 -66600 200 R 50 50 1 1 B
X DDI0_AUXN AL1 0 -69600 200 R 50 50 1 1 B
X DDI0_AUXP AL3 0 -69700 200 R 50 50 1 1 B
X DRAM1_DQ[57] AL51 0 -69800 200 R 50 50 1 1 B
X DRAM1_DQ[60] AL53 0 -69900 200 R 50 50 1 1 B
X RESERVED AM10 0 -70600 200 R 50 50 1 1 B
X VSS AM12 0 -70700 200 R 50 50 1 1 B
X RESERVED AM13 0 -70800 200 R 50 50 1 1 B
X RESERVED AM14 0 -70900 200 R 50 50 1 1 B
X DDI_V1P0_S3 AM16 0 -71000 200 R 50 50 1 1 B
X PCIE_V1P0_S3 AM18 0 -71100 200 R 50 50 1 1 B
X VSS AM19 0 -71200 200 R 50 50 1 1 B
X RSVD_GND[1] AM2 0 -70000 200 R 50 50 1 1 B
X PCIE_V1P0_S3 AM21 0 -71300 200 R 50 50 1 1 B
X UNCORE_VNN_S3 AM22 0 -71400 200 R 50 50 1 1 B
X VSS AM24 0 -71500 200 R 50 50 1 1 B
X VSS AM25 0 -71600 200 R 50 50 1 1 B
X LPC_V1P8V3P3_S3 AM27 0 -71700 200 R 50 50 1 1 B
X VSS AM29 0 -71800 200 R 50 50 1 1 B
X RSVD_GND[0] AM3 0 -70100 200 R 50 50 1 1 B
X UNCORE_V1P8_S3 AM30 0 -71900 200 R 50 50 1 1 B
X HDA_LPE_V1P5V1P8_S3 AM32 0 -72000 200 R 50 50 1 1 B
X VSS AM33 0 -72100 200 R 50 50 1 1 B
X VSS AM35 0 -72200 200 R 50 50 1 1 B
X VSS AM36 0 -72300 200 R 50 50 1 1 B
X DRAM_VDD_S4 AM38 0 -72400 200 R 50 50 1 1 B
X PCIE_CLKN[3] AM4 0 -70200 200 R 50 50 1 1 B
X VSS AM40 0 -72500 200 R 50 50 1 1 B
X DRAM1_DQ[43] AM41 0 -72600 200 R 50 50 1 1 B
X DRAM1_DM[5] AM42 0 -72700 200 R 50 50 1 1 B
X VSS AM44 0 -72800 200 R 50 50 1 1 B
X DRAM1_DQ[48] AM45 0 -72900 200 R 50 50 1 1 B
X DRAM1_DQ[49] AM47 0 -73000 200 R 50 50 1 1 B
X DRAM1_DQ[52] AM48 0 -73100 200 R 50 50 1 1 B
X DRAM1_DQ[53] AM50 0 -73200 200 R 50 50 1 1 B
X VSS AM51 0 -73300 200 R 50 50 1 1 B
X DRAM1_DQ[56] AM52 0 -73400 200 R 50 50 1 1 B
X PCIE_CLKP[3] AM6 0 -70300 200 R 50 50 1 1 B
X VSS AM7 0 -70400 200 R 50 50 1 1 B
X RESERVED AM9 0 -70500 200 R 50 50 1 1 B
X VSS AN1 0 -73500 200 R 50 50 1 1 B
X VSS AN11 0 -74100 200 R 50 50 1 1 B
X VSS AN12 0 -74200 200 R 50 50 1 1 B
X VSS AN14 0 -74300 200 R 50 50 1 1 B
X VSSA AN16 0 -74400 200 R 50 50 1 1 B
X PCIE_SATA_V1P0_S3 AN18 0 -74500 200 R 50 50 1 1 B
X SATA_V1P0_S3 AN19 0 -74600 200 R 50 50 1 1 B
X PCIE_V1P0_S3 AN21 0 -74700 200 R 50 50 1 1 B
X VSS AN22 0 -74800 200 R 50 50 1 1 B
X VGA_V3P3_S3 AN24 0 -74900 200 R 50 50 1 1 B
X GPIO_V1P0_S3 AN25 0 -75000 200 R 50 50 1 1 B
X SD3_V1P8V3P3_S3 AN27 0 -75100 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AN29 0 -75200 200 R 50 50 1 1 B
X VSS AN3 0 -73600 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 AN30 0 -75300 200 R 50 50 1 1 B
X UNCORE_V1P8_S3 AN32 0 -75400 200 R 50 50 1 1 B
X VSS AN33 0 -75500 200 R 50 50 1 1 B
X VSS AN35 0 -75600 200 R 50 50 1 1 B
X VSS AN36 0 -75700 200 R 50 50 1 1 B
X VSS AN38 0 -75800 200 R 50 50 1 1 B
X VSS AN40 0 -75900 200 R 50 50 1 1 B
X VSS AN42 0 -76000 200 R 50 50 1 1 B
X VSS AN43 0 -76100 200 R 50 50 1 1 B
X VSS AN45 0 -76200 200 R 50 50 1 1 B
X VSS AN46 0 -76300 200 R 50 50 1 1 B
X VSS AN48 0 -76400 200 R 50 50 1 1 B
X VSS AN49 0 -76500 200 R 50 50 1 1 B
X VSS AN5 0 -73700 200 R 50 50 1 1 B
X VSS AN51 0 -76600 200 R 50 50 1 1 B
X VSS AN53 0 -76700 200 R 50 50 1 1 B
X VSS AN6 0 -73800 200 R 50 50 1 1 B
X VSS AN8 0 -73900 200 R 50 50 1 1 B
X VSS AN9 0 -74000 200 R 50 50 1 1 B
X PCIE_RXN[2] AP10 0 -77400 200 R 50 50 1 1 B
X PCIE_RXP[2] AP12 0 -77500 200 R 50 50 1 1 B
X PCIE_RCOMP_N AP13 0 -77600 200 R 50 50 1 1 B
X PCIE_RCOMP_P AP14 0 -77700 200 R 50 50 1 1 B
X DDI0_TXN[3] AP2 0 -76800 200 R 50 50 1 1 B
X DDI0_TXP[3] AP3 0 -76900 200 R 50 50 1 1 B
X PCIE_TXN[3] AP4 0 -77000 200 R 50 50 1 1 B
X VSS AP40 0 -77800 200 R 50 50 1 1 B
X DRAM1_ODT[0] AP41 0 -77900 200 R 50 50 1 1 B
X DRAM1_DQSP[5] AP42 0 -78000 200 R 50 50 1 1 B
X DRAM1_DQSN[5] AP44 0 -78100 200 R 50 50 1 1 B
X DRAM1_DQ[41] AP45 0 -78200 200 R 50 50 1 1 B
X DRAM1_DQ[40] AP47 0 -78300 200 R 50 50 1 1 B
X DRAM1_DQ[44] AP48 0 -78400 200 R 50 50 1 1 B
X DRAM1_DQ[45] AP50 0 -78500 200 R 50 50 1 1 B
X DRAM1_DQ[35] AP51 0 -78600 200 R 50 50 1 1 B
X DRAM1_DQ[34] AP52 0 -78700 200 R 50 50 1 1 B
X PCIE_TXP[3] AP6 0 -77100 200 R 50 50 1 1 B
X PCIE_RXN[3] AP7 0 -77200 200 R 50 50 1 1 B
X PCIE_RXP[3] AP9 0 -77300 200 R 50 50 1 1 B
X DDI0_TXN[2] AR1 0 -78800 200 R 50 50 1 1 B
X DDI0_TXP[2] AR3 0 -78900 200 R 50 50 1 1 B
X DRAM1_DQ[38] AR51 0 -79000 200 R 50 50 1 1 B
X DRAM1_DQ[39] AR53 0 -79100 200 R 50 50 1 1 B
X PCIE_RXP[1] AT10 0 -79800 200 R 50 50 1 1 B
X VSS AT12 0 -79900 200 R 50 50 1 1 B
X PCIE_RXN[0] AT13 0 -80000 200 R 50 50 1 1 B
X PCIE_RXP[0] AT14 0 -80100 200 R 50 50 1 1 B
X VSS AT16 0 -80200 200 R 50 50 1 1 B
X SATA_RCOMP_N AT18 0 -80300 200 R 50 50 1 1 B
X VSS AT19 0 -80400 200 R 50 50 1 1 B
X DDI0_TXP[1] AT2 0 -79200 200 R 50 50 1 1 B
X MMC1_D[3] AT20 0 -80500 200 R 50 50 1 1 B
X MMC1_CLK AT22 0 -80600 200 R 50 50 1 1 B
X VSS AT24 0 -80700 200 R 50 50 1 1 B
X MMC1_D[6] AT26 0 -80800 200 R 50 50 1 1 B
X VSS AT27 0 -80900 200 R 50 50 1 1 B
X SD3_D[0] AT28 0 -81000 200 R 50 50 1 1 B
X DDI0_TXN[1] AT3 0 -79300 200 R 50 50 1 1 B
X VSS AT30 0 -81100 200 R 50 50 1 1 B
X SIO_PWM[1] AT32 0 -81200 200 R 50 50 1 1 B
X RESERVED AT34 0 -81300 200 R 50 50 1 1 B
X VSS AT35 0 -81400 200 R 50 50 1 1 B
X DRAM1_DQ[17] AT36 0 -81500 200 R 50 50 1 1 B
X VSS AT38 0 -81600 200 R 50 50 1 1 B
X VSS AT4 0 -79400 200 R 50 50 1 1 B
X DRAM1_DQ[19] AT40 0 -81700 200 R 50 50 1 1 B
X DRAM1_DRAMRST# AT41 0 -81800 200 R 50 50 1 1 B
X DRAM1_ODT[2] AT42 0 -81900 200 R 50 50 1 1 B
X DRAM1_CS[0]# AT44 0 -82000 200 R 50 50 1 1 B
X DRAM1_CS[2]# AT45 0 -82100 200 R 50 50 1 1 B
X VSS AT47 0 -82200 200 R 50 50 1 1 B
X DRAM1_CKN[2] AT48 0 -82300 200 R 50 50 1 1 B
X DRAM1_CKP[2] AT50 0 -82400 200 R 50 50 1 1 B
X DRAM1_DM[4] AT51 0 -82500 200 R 50 50 1 1 B
X VSS AT52 0 -82600 200 R 50 50 1 1 B
X PCIE_TXN[2] AT6 0 -79500 200 R 50 50 1 1 B
X PCIE_TXP[2] AT7 0 -79600 200 R 50 50 1 1 B
X PCIE_RXN[1] AT9 0 -79700 200 R 50 50 1 1 B
X VSS AU1 0 -82700 200 R 50 50 1 1 B
X SATA_RXP[0] AU16 0 -82900 200 R 50 50 1 1 B
X SATA_RCOMP_P AU18 0 -83000 200 R 50 50 1 1 B
X MMC1_D[7] AU20 0 -83100 200 R 50 50 1 1 B
X MMC1_D[1] AU22 0 -83200 200 R 50 50 1 1 B
X VSS AU24 0 -83300 200 R 50 50 1 1 B
X MMC1_D[5] AU26 0 -83400 200 R 50 50 1 1 B
X SD3_D[2] AU28 0 -83500 200 R 50 50 1 1 B
X VSS AU3 0 -82800 200 R 50 50 1 1 B
X VSS AU30 0 -83600 200 R 50 50 1 1 B
X SIO_PWM[0] AU32 0 -83700 200 R 50 50 1 1 B
X SIO_UART1_RXD AU34 0 -83800 200 R 50 50 1 1 B
X DRAM1_DQ[16] AU36 0 -83900 200 R 50 50 1 1 B
X VSS AU38 0 -84000 200 R 50 50 1 1 B
X VSS AU51 0 -84100 200 R 50 50 1 1 B
X DRAM1_DQSP[4] AU53 0 -84200 200 R 50 50 1 1 B
X RESERVED AV10 0 -84900 200 R 50 50 1 1 B
X VSS AV12 0 -85000 200 R 50 50 1 1 B
X VSS AV13 0 -85100 200 R 50 50 1 1 B
X VSS AV14 0 -85200 200 R 50 50 1 1 B
X SATA_RXN[0] AV16 0 -85300 200 R 50 50 1 1 B
X VSS AV18 0 -85400 200 R 50 50 1 1 B
X VSS AV19 0 -85500 200 R 50 50 1 1 B
X DDI0_TXN[0] AV2 0 -84300 200 R 50 50 1 1 B
X MMC1_D[0] AV20 0 -85600 200 R 50 50 1 1 B
X MMC1_D[2] AV22 0 -85700 200 R 50 50 1 1 B
X VSS AV24 0 -85800 200 R 50 50 1 1 B
X MMC1_CMD AV26 0 -85900 200 R 50 50 1 1 B
X VSS AV27 0 -86000 200 R 50 50 1 1 B
X SD3_CMD AV28 0 -86100 200 R 50 50 1 1 B
X DDI0_TXP[0] AV3 0 -84400 200 R 50 50 1 1 B
X VSS AV30 0 -86200 200 R 50 50 1 1 B
X SIO_SPI_CS# AV32 0 -86300 200 R 50 50 1 1 B
X SIO_UART1_TXD AV34 0 -86400 200 R 50 50 1 1 B
X VSS AV35 0 -86500 200 R 50 50 1 1 B
X DRAM1_DQ[21] AV36 0 -86600 200 R 50 50 1 1 B
X VSS AV38 0 -86700 200 R 50 50 1 1 B
X PCIE_TXN[1] AV4 0 -84500 200 R 50 50 1 1 B
X DRAM1_DQ[18] AV40 0 -86800 200 R 50 50 1 1 B
X DRAM_VDD_S4 AV41 0 -86900 200 R 50 50 1 1 B
X DRAM_VDD_S4 AV42 0 -87000 200 R 50 50 1 1 B
X DRAM1_CAS# AV44 0 -87100 200 R 50 50 1 1 B
X DRAM1_RAS# AV45 0 -87200 200 R 50 50 1 1 B
X VSS AV47 0 -87300 200 R 50 50 1 1 B
X DRAM1_CKN[0] AV48 0 -87400 200 R 50 50 1 1 B
X DRAM1_CKP[0] AV50 0 -87500 200 R 50 50 1 1 B
X VSS AV51 0 -87600 200 R 50 50 1 1 B
X DRAM1_DQSN[4] AV52 0 -87700 200 R 50 50 1 1 B
X PCIE_TXP[1] AV6 0 -84600 200 R 50 50 1 1 B
X VSS AV7 0 -84700 200 R 50 50 1 1 B
X RESERVED AV9 0 -84800 200 R 50 50 1 1 B
X VGA_IREF AW1 0 -87800 200 R 50 50 1 1 B
X VSS AW13 0 -88000 200 R 50 50 1 1 B
X VSS AW19 0 -88100 200 R 50 50 1 1 B
X VSS AW27 0 -88200 200 R 50 50 1 1 B
X VSS AW3 0 -87900 200 R 50 50 1 1 B
X VSS AW35 0 -88300 200 R 50 50 1 1 B
X DRAM1_MA[02] AW41 0 -88400 200 R 50 50 1 1 B
X DRAM1_DQ[36] AW51 0 -88500 200 R 50 50 1 1 B
X DRAM1_DQ[37] AW53 0 -88600 200 R 50 50 1 1 B
X VSS AY10 0 -89300 200 R 50 50 1 1 B
X SATA_LED# AY12 0 -89400 200 R 50 50 1 1 B
X SATA_GP[1] AY14 0 -89500 200 R 50 50 1 1 B
X SATA_RXP[1] AY16 0 -89600 200 R 50 50 1 1 B
X MMC1_RCOMP AY18 0 -89700 200 R 50 50 1 1 B
X VGA_BLUE AY2 0 -88700 200 R 50 50 1 1 B
X SD2_D[0] AY20 0 -89800 200 R 50 50 1 1 B
X VSS AY22 0 -89900 200 R 50 50 1 1 B
X MMC1_D[4] AY24 0 -90000 200 R 50 50 1 1 B
X SD3_CLK AY26 0 -90100 200 R 50 50 1 1 B
X SIO_SPI_MOSI AY28 0 -90200 200 R 50 50 1 1 B
X VGA_IRTN AY3 0 -88800 200 R 50 50 1 1 B
X SIO_SPI_CLK AY30 0 -90300 200 R 50 50 1 1 B
X VSS AY32 0 -90400 200 R 50 50 1 1 B
X SIO_UART1_CTS# AY34 0 -90500 200 R 50 50 1 1 B
X VSS AY36 0 -90600 200 R 50 50 1 1 B
X DRAM1_DQSN[2] AY38 0 -90700 200 R 50 50 1 1 B
X VSS AY4 0 -88900 200 R 50 50 1 1 B
X DRAM1_DQ[23] AY40 0 -90800 200 R 50 50 1 1 B
X DRAM1_DQ[22] AY42 0 -90900 200 R 50 50 1 1 B
X DRAM1_BS[1] AY44 0 -91000 200 R 50 50 1 1 B
X DRAM1_MA[00] AY45 0 -91100 200 R 50 50 1 1 B
X DRAM1_BS[0] AY47 0 -91200 200 R 50 50 1 1 B
X DRAM1_MA[10] AY48 0 -91300 200 R 50 50 1 1 B
X VSS AY50 0 -91400 200 R 50 50 1 1 B
X DRAM1_DQ[33] AY51 0 -91500 200 R 50 50 1 1 B
X DRAM1_DQ[32] AY52 0 -91600 200 R 50 50 1 1 B
X PCIE_TXN[0] AY6 0 -89000 200 R 50 50 1 1 B
X PCIE_TXP[0] AY7 0 -89100 200 R 50 50 1 1 B
X VSS AY9 0 -89200 200 R 50 50 1 1 B
X PMC_RSMRST# B10 0 -3400 200 R 50 50 1 1 B
X USB_ULPI_REFCLK B12 0 -3500 200 R 50 50 1 1 B
X GPIO_S5[06] B14 0 -3600 200 R 50 50 1 1 B
X GPIO_S5[01] B16 0 -3700 200 R 50 50 1 1 B
X GPIO_S5[00] B18 0 -3800 200 R 50 50 1 1 B
X VSS B2 0 -2800 200 R 50 50 1 1 B
X USB_OC[1]# B20 0 -3900 200 R 50 50 1 1 B
X PCU_SPI_MISO B22 0 -4000 200 R 50 50 1 1 B
X SVID_ALERT# B24 0 -4100 200 R 50 50 1 1 B
X DDI0_BKLTCTL B26 0 -4200 200 R 50 50 1 1 B
X DDI0_VDDEN B28 0 -4300 200 R 50 50 1 1 B
X RESERVED B30 0 -4400 200 R 50 50 1 1 B
X DRAM0_DQ[08] B32 0 -4500 200 R 50 50 1 1 B
X DRAM0_DQSN[1] B34 0 -4600 200 R 50 50 1 1 B
X DRAM0_DM[1] B36 0 -4700 200 R 50 50 1 1 B
X DRAM0_DQ[15] B38 0 -4800 200 R 50 50 1 1 B
X USB_HSIC0_DATA B4 0 -2900 200 R 50 50 1 1 B
X DRAM0_DQ[29] B40 0 -4900 200 R 50 50 1 1 B
X DRAM0_DM[3] B42 0 -5000 200 R 50 50 1 1 B
X DRAM0_DQSP[3] B44 0 -5100 200 R 50 50 1 1 B
X DRAM0_DQ[27] B46 0 -5200 200 R 50 50 1 1 B
X DRAM0_DQ[31] B47 0 -5300 200 R 50 50 1 1 B
X DRAM0_DQ[30] B48 0 -5400 200 R 50 50 1 1 B
X DRAM0_MA[14] B49 0 -5500 200 R 50 50 1 1 B
X USB_HSIC0_STROBE B5 0 -3000 200 R 50 50 1 1 B
X DRAM0_MA[15] B50 0 -5600 200 R 50 50 1 1 B
X VSS B52 0 -5700 200 R 50 50 1 1 B
X VSS B53 0 -5800 200 R 50 50 1 1 B
X UNCORE_V1P0_G3 B6 0 -3100 200 R 50 50 1 1 B
X PMC_CORE_PWROK B7 0 -3200 200 R 50 50 1 1 B
X ILB_RTC_EXTPAD B8 0 -3300 200 R 50 50 1 1 B
X VGA_GREEN BA1 0 -91700 200 R 50 50 1 1 B
X SATA_GP[0] BA12 0 -91900 200 R 50 50 1 1 B
X VSS BA14 0 -92000 200 R 50 50 1 1 B
X SATA_RXN[1] BA16 0 -92100 200 R 50 50 1 1 B
X SD2_CLK BA18 0 -92200 200 R 50 50 1 1 B
X VSS BA19 0 -92300 200 R 50 50 1 1 B
X SD2_D[2] BA20 0 -92400 200 R 50 50 1 1 B
X VSS BA22 0 -92500 200 R 50 50 1 1 B
X MMC1_RST# BA24 0 -92600 200 R 50 50 1 1 B
X SD3_D[3] BA26 0 -92700 200 R 50 50 1 1 B
X VSS BA27 0 -92800 200 R 50 50 1 1 B
X SIO_SPI_MISO BA28 0 -92900 200 R 50 50 1 1 B
X VGA_RED BA3 0 -91800 200 R 50 50 1 1 B
X LPE_I2S2_FRM BA30 0 -93000 200 R 50 50 1 1 B
X VSS BA32 0 -93100 200 R 50 50 1 1 B
X SIO_UART1_RTS# BA34 0 -93200 200 R 50 50 1 1 B
X VSS BA35 0 -93300 200 R 50 50 1 1 B
X DRAM1_DQ[20] BA36 0 -93400 200 R 50 50 1 1 B
X DRAM1_DQSP[2] BA38 0 -93500 200 R 50 50 1 1 B
X VSS BA40 0 -93600 200 R 50 50 1 1 B
X DRAM1_DQ[02] BA42 0 -93700 200 R 50 50 1 1 B
X DRAM1_MA[13] BA51 0 -93800 200 R 50 50 1 1 B
X VSS BA53 0 -93900 200 R 50 50 1 1 B
X RSVD_GND[4] BB10 0 -94500 200 R 50 50 1 1 B
X VSS BB19 0 -94600 200 R 50 50 1 1 B
X VSS BB27 0 -94700 200 R 50 50 1 1 B
X RESERVED BB3 0 -94000 200 R 50 50 1 1 B
X VSS BB35 0 -94800 200 R 50 50 1 1 B
X RESERVED BB4 0 -94100 200 R 50 50 1 1 B
X DRAM1_MA[03] BB44 0 -94900 200 R 50 50 1 1 B
X DRAM_VDD_S4 BB46 0 -95000 200 R 50 50 1 1 B
X DRAM1_MA[01] BB47 0 -95100 200 R 50 50 1 1 B
X DRAM1_MA[06] BB49 0 -95200 200 R 50 50 1 1 B
X RSVD_GND[6] BB5 0 -94200 200 R 50 50 1 1 B
X DRAM1_MA[04] BB50 0 -95300 200 R 50 50 1 1 B
X DRAM1_WE# BB51 0 -95400 200 R 50 50 1 1 B
X RSVD_GND[7] BB7 0 -94300 200 R 50 50 1 1 B
X UNCORE_VNN_SENSE BB8 0 -94400 200 R 50 50 1 1 B
X VGA_DDCCLK BC1 0 -95500 200 R 50 50 1 1 B
X RSVD_GND[5] BC10 0 -95700 200 R 50 50 1 1 B
X GPIO_S0_SC[056] BC12 0 -95800 200 R 50 50 1 1 B
X GPIO_S0_SC[058] BC14 0 -95900 200 R 50 50 1 1 B
X GPIO_S0_SC[061] BC16 0 -96000 200 R 50 50 1 1 B
X SD2_CMD BC18 0 -96100 200 R 50 50 1 1 B
X VGA_DDCDATA BC2 0 -95600 200 R 50 50 1 1 B
X VSS BC20 0 -96200 200 R 50 50 1 1 B
X VSS BC22 0 -96300 200 R 50 50 1 1 B
X SD3_CD# BC24 0 -96400 200 R 50 50 1 1 B
X VSS BC26 0 -96500 200 R 50 50 1 1 B
X VSS BC28 0 -96600 200 R 50 50 1 1 B
X LPE_I2S2_DATAOUT BC30 0 -96700 200 R 50 50 1 1 B
X VSS BC32 0 -96800 200 R 50 50 1 1 B
X VSS BC34 0 -96900 200 R 50 50 1 1 B
X DRAM1_DM[2] BC36 0 -97000 200 R 50 50 1 1 B
X DRAM1_DQ[04] BC38 0 -97100 200 R 50 50 1 1 B
X DRAM1_DQ[01] BC40 0 -97200 200 R 50 50 1 1 B
X VSS BC42 0 -97300 200 R 50 50 1 1 B
X DRAM1_DQ[07] BC44 0 -97400 200 R 50 50 1 1 B
X DRAM1_MA[08] BC52 0 -97500 200 R 50 50 1 1 B
X DRAM1_MA[05] BC53 0 -97600 200 R 50 50 1 1 B
X VGA_V1P35_S3_F1 BD1 0 -97700 200 R 50 50 1 1 B
X SATA_TXP[1] BD10 0 -98100 200 R 50 50 1 1 B
X GPIO_S0_SC[055] BD12 0 -98200 200 R 50 50 1 1 B
X GPIO_S0_SC[057] BD14 0 -98300 200 R 50 50 1 1 B
X GPIO_S0_SC[060] BD16 0 -98400 200 R 50 50 1 1 B
X SD2_D[3]_CD# BD18 0 -98500 200 R 50 50 1 1 B
X VSS BD19 0 -98600 200 R 50 50 1 1 B
X VGA_HSYNC BD2 0 -97800 200 R 50 50 1 1 B
X SD2_D[1] BD20 0 -98700 200 R 50 50 1 1 B
X SD3_PWREN# BD22 0 -98800 200 R 50 50 1 1 B
X VSS BD24 0 -98900 200 R 50 50 1 1 B
X SD3_D[1] BD26 0 -99000 200 R 50 50 1 1 B
X VSS BD27 0 -99100 200 R 50 50 1 1 B
X LPE_I2S2_DATAIN BD28 0 -99200 200 R 50 50 1 1 B
X VSS BD30 0 -99300 200 R 50 50 1 1 B
X SIO_UART2_RTS# BD32 0 -99400 200 R 50 50 1 1 B
X SIO_UART2_TXD BD34 0 -99500 200 R 50 50 1 1 B
X VSS BD35 0 -99600 200 R 50 50 1 1 B
X DRAM1_DQ[05] BD36 0 -99700 200 R 50 50 1 1 B
X DRAM1_DM[0] BD38 0 -99800 200 R 50 50 1 1 B
X DRAM1_DQSN[0] BD40 0 -99900 200 R 50 50 1 1 B
X DRAM1_DQ[03] BD42 0 -100000 200 R 50 50 1 1 B
X DRAM1_CKE[2] BD44 0 -100100 200 R 50 50 1 1 B
X DRAM1_MA[12] BD47 0 -100200 200 R 50 50 1 1 B
X DRAM_VDD_S4 BD49 0 -100300 200 R 50 50 1 1 B
X SD3_WP BD5 0 -97900 200 R 50 50 1 1 B
X DRAM_VDD_S4 BD52 0 -100400 200 R 50 50 1 1 B
X DRAM_VDD_S4 BD53 0 -100500 200 R 50 50 1 1 B
X PCIE_CLKREQ[1]# BD7 0 -98000 200 R 50 50 1 1 B
X VSS BE1 0 -100600 200 R 50 50 1 1 B
X VSS BE19 0 -101000 200 R 50 50 1 1 B
X VSS BE2 0 -100700 200 R 50 50 1 1 B
X PCIE_CLKREQ[3]# BE3 0 -100800 200 R 50 50 1 1 B
X VSS BE35 0 -101100 200 R 50 50 1 1 B
X RESERVED BE46 0 -101200 200 R 50 50 1 1 B
X DRAM1_MA[11] BE51 0 -101300 200 R 50 50 1 1 B
X DRAM1_MA[09] BE52 0 -101400 200 R 50 50 1 1 B
X VSS BE53 0 -101500 200 R 50 50 1 1 B
X VSS BE8 0 -100900 200 R 50 50 1 1 B
X SATA_TXN[1] BF10 0 -101900 200 R 50 50 1 1 B
X VSS BF12 0 -102000 200 R 50 50 1 1 B
X GPIO_S0_SC[059] BF14 0 -102100 200 R 50 50 1 1 B
X VSS BF16 0 -102200 200 R 50 50 1 1 B
X LPC_RCOMP BF18 0 -102300 200 R 50 50 1 1 B
X VGA_VSYNC BF2 0 -101600 200 R 50 50 1 1 B
X HDA_LPE_RCOMP BF20 0 -102400 200 R 50 50 1 1 B
X SD3_1P8EN BF22 0 -102500 200 R 50 50 1 1 B
X VSS BF24 0 -102600 200 R 50 50 1 1 B
X SD3_RCOMP BF26 0 -102700 200 R 50 50 1 1 B
X SIO_I2C4_DATA BF27 0 -102800 200 R 50 50 1 1 B
X LPE_I2S2_CLK BF28 0 -102900 200 R 50 50 1 1 B
X VSS BF30 0 -103000 200 R 50 50 1 1 B
X SIO_UART2_CTS# BF32 0 -103100 200 R 50 50 1 1 B
X SIO_UART2_RXD BF34 0 -103200 200 R 50 50 1 1 B
X VSS BF36 0 -103300 200 R 50 50 1 1 B
X VSS BF38 0 -103400 200 R 50 50 1 1 B
X VSS BF4 0 -101700 200 R 50 50 1 1 B
X DRAM1_DQSP[0] BF40 0 -103500 200 R 50 50 1 1 B
X DRAM1_DQ[06] BF42 0 -103600 200 R 50 50 1 1 B
X DRAM_VDD_S4 BF44 0 -103700 200 R 50 50 1 1 B
X RESERVED BF48 0 -103800 200 R 50 50 1 1 B
X DRAM1_MA[07] BF50 0 -103900 200 R 50 50 1 1 B
X DRAM1_BS[2] BF52 0 -104000 200 R 50 50 1 1 B
X SATA_TXP[0] BF6 0 -101800 200 R 50 50 1 1 B
X VSS BG1 0 -104100 200 R 50 50 1 1 B
X PCU_SMB_ALERT# BG11 0 -104600 200 R 50 50 1 1 B
X PCU_SMB_DATA BG12 0 -104700 200 R 50 50 1 1 B
X ILB_LPC_SERIRQ BG13 0 -104800 200 R 50 50 1 1 B
X ILB_LPC_AD[3] BG14 0 -104900 200 R 50 50 1 1 B
X ILB_LPC_CLK[0] BG15 0 -105000 200 R 50 50 1 1 B
X ILB_LPC_CLKRUN# BG16 0 -105100 200 R 50 50 1 1 B
X ILB_LPC_FRAME# BG17 0 -105200 200 R 50 50 1 1 B
X GPIO_S0_SC[015] BG18 0 -105300 200 R 50 50 1 1 B
X HDA_SDI[0] BG19 0 -105400 200 R 50 50 1 1 B
X HDA_SDO BG20 0 -105500 200 R 50 50 1 1 B
X HDA_SDI[1] BG21 0 -105600 200 R 50 50 1 1 B
X HDA_RST# BG22 0 -105700 200 R 50 50 1 1 B
X SIO_I2C0_CLK BG23 0 -105800 200 R 50 50 1 1 B
X SIO_I2C1_DATA BG24 0 -105900 200 R 50 50 1 1 B
X SIO_I2C2_DATA BG25 0 -106000 200 R 50 50 1 1 B
X SIO_I2C3_DATA BG26 0 -106100 200 R 50 50 1 1 B
X SIO_I2C4_CLK BG27 0 -106200 200 R 50 50 1 1 B
X SIO_I2C5_CLK BG28 0 -106300 200 R 50 50 1 1 B
X SIO_I2C6_CLK BG29 0 -106400 200 R 50 50 1 1 B
X PCIE_CLKREQ[0]# BG3 0 -104200 200 R 50 50 1 1 B
X GPIO_S0_SC[093] BG30 0 -106500 200 R 50 50 1 1 B
X VSS BG31 0 -106600 200 R 50 50 1 1 B
X DRAM1_DQ[09] BG32 0 -106700 200 R 50 50 1 1 B
X DRAM1_DQ[12] BG33 0 -106800 200 R 50 50 1 1 B
X VSS BG34 0 -106900 200 R 50 50 1 1 B
X DRAM1_DQSP[1] BG35 0 -107000 200 R 50 50 1 1 B
X DRAM1_DQ[10] BG36 0 -107100 200 R 50 50 1 1 B
X DRAM1_DQ[14] BG37 0 -107200 200 R 50 50 1 1 B
X DRAM1_DQ[00] BG38 0 -107300 200 R 50 50 1 1 B
X VSS BG39 0 -107400 200 R 50 50 1 1 B
X DRAM1_DQ[28] BG40 0 -107500 200 R 50 50 1 1 B
X DRAM1_DQ[25] BG41 0 -107600 200 R 50 50 1 1 B
X VSS BG42 0 -107700 200 R 50 50 1 1 B
X DRAM1_DQSN[3] BG43 0 -107800 200 R 50 50 1 1 B
X VSS BG45 0 -107900 200 R 50 50 1 1 B
X DRAM1_CKE[0] BG47 0 -108000 200 R 50 50 1 1 B
X VSS BG49 0 -108100 200 R 50 50 1 1 B
X PCIE_CLKREQ[2]# BG5 0 -104300 200 R 50 50 1 1 B
X DRAM_VDD_S4 BG51 0 -108200 200 R 50 50 1 1 B
X VSS BG53 0 -108300 200 R 50 50 1 1 B
X SATA_TXN[0] BG7 0 -104400 200 R 50 50 1 1 B
X PMC_RSTBTN# BG9 0 -104500 200 R 50 50 1 1 B
X VSS BH1 0 -108400 200 R 50 50 1 1 B
X PCU_SMB_CLK BH10 0 -109100 200 R 50 50 1 1 B
X ILB_8254_SPKR BH12 0 -109200 200 R 50 50 1 1 B
X ILB_LPC_CLK[1] BH14 0 -109300 200 R 50 50 1 1 B
X ILB_LPC_AD[0] BH16 0 -109400 200 R 50 50 1 1 B
X GPIO_S0_SC[014] BH18 0 -109500 200 R 50 50 1 1 B
X VSS BH2 0 -108500 200 R 50 50 1 1 B
X HDA_SYNC BH20 0 -109600 200 R 50 50 1 1 B
X SIO_I2C0_DATA BH22 0 -109700 200 R 50 50 1 1 B
X SIO_I2C1_CLK BH24 0 -109800 200 R 50 50 1 1 B
X SIO_I2C3_CLK BH26 0 -109900 200 R 50 50 1 1 B
X SIO_I2C5_DATA BH28 0 -110000 200 R 50 50 1 1 B
X GPIO_S0_SC[092] BH30 0 -110100 200 R 50 50 1 1 B
X DRAM1_DQ[08] BH32 0 -110200 200 R 50 50 1 1 B
X DRAM1_DQSN[1] BH34 0 -110300 200 R 50 50 1 1 B
X DRAM1_DM[1] BH36 0 -110400 200 R 50 50 1 1 B
X DRAM1_DQ[15] BH38 0 -110500 200 R 50 50 1 1 B
X PMC_PLT_CLK[2] BH4 0 -108600 200 R 50 50 1 1 B
X DRAM1_DQ[29] BH40 0 -110600 200 R 50 50 1 1 B
X DRAM1_DM[3] BH42 0 -110700 200 R 50 50 1 1 B
X DRAM1_DQSP[3] BH44 0 -110800 200 R 50 50 1 1 B
X DRAM1_DQ[27] BH46 0 -110900 200 R 50 50 1 1 B
X DRAM1_DQ[31] BH47 0 -111000 200 R 50 50 1 1 B
X DRAM1_DQ[30] BH48 0 -111100 200 R 50 50 1 1 B
X DRAM1_MA[14] BH49 0 -111200 200 R 50 50 1 1 B
X PMC_PLT_CLK[1] BH5 0 -108700 200 R 50 50 1 1 B
X DRAM1_MA[15] BH50 0 -111300 200 R 50 50 1 1 B
X VSS BH52 0 -111400 200 R 50 50 1 1 B
X VSS BH53 0 -111500 200 R 50 50 1 1 B
X PMC_PLT_CLK[4] BH6 0 -108800 200 R 50 50 1 1 B
X PMC_PLT_CLK[0] BH7 0 -108900 200 R 50 50 1 1 B
X PMC_PLT_CLK[3] BH8 0 -109000 200 R 50 50 1 1 B
X VSS BJ11 0 -112200 200 R 50 50 1 1 B
X ILB_LPC_AD[2] BJ13 0 -112300 200 R 50 50 1 1 B
X VSS BJ15 0 -112400 200 R 50 50 1 1 B
X ILB_LPC_AD[1] BJ17 0 -112500 200 R 50 50 1 1 B
X VSS BJ19 0 -112600 200 R 50 50 1 1 B
X VSS BJ2 0 -111600 200 R 50 50 1 1 B
X HDA_CLK BJ21 0 -112700 200 R 50 50 1 1 B
X VSS BJ23 0 -112800 200 R 50 50 1 1 B
X SIO_I2C2_CLK BJ25 0 -112900 200 R 50 50 1 1 B
X VSS BJ27 0 -113000 200 R 50 50 1 1 B
X SIO_I2C6_DATA BJ29 0 -113100 200 R 50 50 1 1 B
X VSS BJ3 0 -111700 200 R 50 50 1 1 B
X VSS BJ31 0 -113200 200 R 50 50 1 1 B
X DRAM1_DQ[13] BJ33 0 -113300 200 R 50 50 1 1 B
X VSS BJ35 0 -113400 200 R 50 50 1 1 B
X DRAM1_DQ[11] BJ37 0 -113500 200 R 50 50 1 1 B
X VSS BJ39 0 -113600 200 R 50 50 1 1 B
X DRAM1_DQ[24] BJ41 0 -113700 200 R 50 50 1 1 B
X VSS BJ43 0 -113800 200 R 50 50 1 1 B
X DRAM1_DQ[26] BJ45 0 -113900 200 R 50 50 1 1 B
X VSS BJ47 0 -114000 200 R 50 50 1 1 B
X DRAM_VDD_S4 BJ48 0 -114100 200 R 50 50 1 1 B
X VSS BJ49 0 -114200 200 R 50 50 1 1 B
X VSS BJ5 0 -111800 200 R 50 50 1 1 B
X VSS BJ51 0 -114300 200 R 50 50 1 1 B
X VSS BJ52 0 -114400 200 R 50 50 1 1 B
X VGA_V1P0_S3 BJ6 0 -111900 200 R 50 50 1 1 B
X VSS BJ7 0 -112000 200 R 50 50 1 1 B
X PMC_PLT_CLK[5] BJ9 0 -112100 200 R 50 50 1 1 B
X VSS C1 0 -5900 200 R 50 50 1 1 B
X ILB_RTC_TEST# C11 0 -6400 200 R 50 50 1 1 B
X ILB_RTC_RST# C12 0 -6500 200 R 50 50 1 1 B
X GPIO_S5[08] C13 0 -6600 200 R 50 50 1 1 B
X VSS C14 0 -6700 200 R 50 50 1 1 B
X GPIO_S5[07] C15 0 -6800 200 R 50 50 1 1 B
X GPIO_S5[05] C16 0 -6900 200 R 50 50 1 1 B
X GPIO_S5[04] C17 0 -7000 200 R 50 50 1 1 B
X GPIO_S5[02] C18 0 -7100 200 R 50 50 1 1 B
X GPIO_S5[10] C19 0 -7200 200 R 50 50 1 1 B
X USB_OC[0]# C20 0 -7300 200 R 50 50 1 1 B
X PCU_SPI_CS[1]# C21 0 -7400 200 R 50 50 1 1 B
X PCU_SPI_CLK C22 0 -7500 200 R 50 50 1 1 B
X PCU_SPI_CS[0]# C23 0 -7600 200 R 50 50 1 1 B
X PROCHOT# C24 0 -7700 200 R 50 50 1 1 B
X SVID_CLK C25 0 -7800 200 R 50 50 1 1 B
X DDI0_DDCDATA C26 0 -7900 200 R 50 50 1 1 B
X DDI0_BKLTEN C27 0 -8000 200 R 50 50 1 1 B
X DDI0_DDCCLK C28 0 -8100 200 R 50 50 1 1 B
X RESERVED C29 0 -8200 200 R 50 50 1 1 B
X USB3_V1P0_G3 C3 0 -6000 200 R 50 50 1 1 B
X RESERVED C30 0 -8300 200 R 50 50 1 1 B
X VSS C31 0 -8400 200 R 50 50 1 1 B
X DRAM0_DQ[09] C32 0 -8500 200 R 50 50 1 1 B
X DRAM0_DQ[12] C33 0 -8600 200 R 50 50 1 1 B
X VSS C34 0 -8700 200 R 50 50 1 1 B
X DRAM0_DQSP[1] C35 0 -8800 200 R 50 50 1 1 B
X DRAM0_DQ[10] C36 0 -8900 200 R 50 50 1 1 B
X DRAM0_DQ[14] C37 0 -9000 200 R 50 50 1 1 B
X DRAM0_DQ[21] C38 0 -9100 200 R 50 50 1 1 B
X VSS C39 0 -9200 200 R 50 50 1 1 B
X DRAM0_DQ[28] C40 0 -9300 200 R 50 50 1 1 B
X DRAM0_DQ[25] C41 0 -9400 200 R 50 50 1 1 B
X VSS C42 0 -9500 200 R 50 50 1 1 B
X DRAM0_DQSN[3] C43 0 -9600 200 R 50 50 1 1 B
X VSS C45 0 -9700 200 R 50 50 1 1 B
X DRAM0_CKE[0] C47 0 -9800 200 R 50 50 1 1 B
X VSS C49 0 -9900 200 R 50 50 1 1 B
X UNCORE_V1P0_G3 C5 0 -6100 200 R 50 50 1 1 B
X DRAM_VDD_S4 C51 0 -10000 200 R 50 50 1 1 B
X VSS C53 0 -10100 200 R 50 50 1 1 B
X USB_RCOMPI C7 0 -6200 200 R 50 50 1 1 B
X ILB_RTC_X1 C9 0 -6300 200 R 50 50 1 1 B
X ICLK_USB_TERM[1] D10 0 -10500 200 R 50 50 1 1 B
X VSS D12 0 -10600 200 R 50 50 1 1 B
X TAP_TCK D14 0 -10700 200 R 50 50 1 1 B
X VSS D16 0 -10800 200 R 50 50 1 1 B
X TAP_PRDY# D18 0 -10900 200 R 50 50 1 1 B
X USB_HSIC1_STROBE D2 0 -10200 200 R 50 50 1 1 B
X PMC_ACPRESENT D20 0 -11000 200 R 50 50 1 1 B
X PMC_SLP_S3# D22 0 -11100 200 R 50 50 1 1 B
X VSS D24 0 -11200 200 R 50 50 1 1 B
X PMC_SUSPWRDNACK D26 0 -11300 200 R 50 50 1 1 B
X DDI0_HPD D27 0 -11400 200 R 50 50 1 1 B
X MCSI_GPIO[02] D28 0 -11500 200 R 50 50 1 1 B
X VSS D30 0 -11600 200 R 50 50 1 1 B
X MCSI_GPIO[11] D32 0 -11700 200 R 50 50 1 1 B
X MCSI_GPIO[05] D34 0 -11800 200 R 50 50 1 1 B
X VSS D36 0 -11900 200 R 50 50 1 1 B
X VSS D38 0 -12000 200 R 50 50 1 1 B
X USB3_RXP[0] D4 0 -10300 200 R 50 50 1 1 B
X DRAM0_DQSP[2] D40 0 -12100 200 R 50 50 1 1 B
X DRAM0_DQ[23] D42 0 -12200 200 R 50 50 1 1 B
X DRAM_VDD_S4 D44 0 -12300 200 R 50 50 1 1 B
X RESERVED D48 0 -12400 200 R 50 50 1 1 B
X DRAM0_MA[07] D50 0 -12500 200 R 50 50 1 1 B
X DRAM0_BS[2] D52 0 -12600 200 R 50 50 1 1 B
X USB_RCOMPO D6 0 -10400 200 R 50 50 1 1 B
X VSS E1 0 -12700 200 R 50 50 1 1 B
X VSS E19 0 -13100 200 R 50 50 1 1 B
X USB_HSIC1_DATA E2 0 -12800 200 R 50 50 1 1 B
X USB3_RXN[0] E3 0 -12900 200 R 50 50 1 1 B
X VSS E35 0 -13200 200 R 50 50 1 1 B
X RESERVED E46 0 -13300 200 R 50 50 1 1 B
X DRAM0_MA[11] E51 0 -13400 200 R 50 50 1 1 B
X DRAM0_MA[09] E52 0 -13500 200 R 50 50 1 1 B
X VSS E53 0 -13600 200 R 50 50 1 1 B
X VSS E8 0 -13000 200 R 50 50 1 1 B
X RESERVED F1 0 -13700 200 R 50 50 1 1 B
X ICLK_USB_TERM[0] F10 0 -14100 200 R 50 50 1 1 B
X TAP_TDI F12 0 -14200 200 R 50 50 1 1 B
X TAP_TMS F14 0 -14300 200 R 50 50 1 1 B
X TAP_PREQ# F16 0 -14400 200 R 50 50 1 1 B
X GPIO_S5[13] F18 0 -14500 200 R 50 50 1 1 B
X VSS F19 0 -14600 200 R 50 50 1 1 B
X VSS F2 0 -13800 200 R 50 50 1 1 B
X PMC_PLTRST# F20 0 -14700 200 R 50 50 1 1 B
X PMC_SLP_S4# F22 0 -14800 200 R 50 50 1 1 B
X VSS F24 0 -14900 200 R 50 50 1 1 B
X PMC_WAKE_PCIE[0]# F26 0 -15000 200 R 50 50 1 1 B
X VSS F27 0 -15100 200 R 50 50 1 1 B
X MCSI_GPIO[07] F28 0 -15200 200 R 50 50 1 1 B
X VSS F30 0 -15300 200 R 50 50 1 1 B
X MCSI_GPIO[06] F32 0 -15400 200 R 50 50 1 1 B
X MCSI_GPIO[00] F34 0 -15500 200 R 50 50 1 1 B
X VSS F35 0 -15600 200 R 50 50 1 1 B
X DRAM0_DQ[16] F36 0 -15700 200 R 50 50 1 1 B
X DRAM0_DM[2] F38 0 -15800 200 R 50 50 1 1 B
X DRAM0_DQSN[2] F40 0 -15900 200 R 50 50 1 1 B
X DRAM0_DQ[18] F42 0 -16000 200 R 50 50 1 1 B
X DRAM0_CKE[2] F44 0 -16100 200 R 50 50 1 1 B
X DRAM0_MA[12] F47 0 -16200 200 R 50 50 1 1 B
X DRAM_VDD_S4 F49 0 -16300 200 R 50 50 1 1 B
X VSS F5 0 -13900 200 R 50 50 1 1 B
X DRAM_VDD_S4 F52 0 -16400 200 R 50 50 1 1 B
X DRAM_VDD_S4 F53 0 -16500 200 R 50 50 1 1 B
X VSS F7 0 -14000 200 R 50 50 1 1 B
X USB3DEV_V1P0_S3 G1 0 -16600 200 R 50 50 1 1 B
X VSS G10 0 -16800 200 R 50 50 1 1 B
X TAP_TRST# G12 0 -16900 200 R 50 50 1 1 B
X USB_DN[1] G14 0 -17000 200 R 50 50 1 1 B
X TAP_TDO G16 0 -17100 200 R 50 50 1 1 B
X PMC_SUS_STAT# G18 0 -17200 200 R 50 50 1 1 B
X USB_ULPI_CLK G2 0 -16700 200 R 50 50 1 1 B
X VSS G20 0 -17300 200 R 50 50 1 1 B
X VSS G22 0 -17400 200 R 50 50 1 1 B
X PMC_SUSCLK[0] G24 0 -17500 200 R 50 50 1 1 B
X VSS G26 0 -17600 200 R 50 50 1 1 B
X VSS G28 0 -17700 200 R 50 50 1 1 B
X DDI1_DDCCLK G30 0 -17800 200 R 50 50 1 1 B
X VSS G32 0 -17900 200 R 50 50 1 1 B
X VSS G34 0 -18000 200 R 50 50 1 1 B
X DRAM0_DM[0] G36 0 -18100 200 R 50 50 1 1 B
X DRAM0_DQ[17] G38 0 -18200 200 R 50 50 1 1 B
X DRAM0_DQ[20] G40 0 -18300 200 R 50 50 1 1 B
X VSS G42 0 -18400 200 R 50 50 1 1 B
X DRAM0_DQ[22] G44 0 -18500 200 R 50 50 1 1 B
X DRAM0_MA[08] G52 0 -18600 200 R 50 50 1 1 B
X DRAM0_MA[05] G53 0 -18700 200 R 50 50 1 1 B
X USB_ULPI_STP H3 0 -18800 200 R 50 50 1 1 B
X RESERVED H4 0 -18900 200 R 50 50 1 1 B
X RESERVED H5 0 -19000 200 R 50 50 1 1 B
X RESERVED H7 0 -19100 200 R 50 50 1 1 B
X RESERVED H8 0 -19200 200 R 50 50 1 1 B
X MCSI_GPIO[09] J34 0 -19300 200 R 50 50 1 1 B
X VSS J35 0 -19400 200 R 50 50 1 1 B
X DRAM0_DQ[01] J36 0 -19500 200 R 50 50 1 1 B
X DRAM0_DQSP[0] J38 0 -19600 200 R 50 50 1 1 B
X VSS J40 0 -19700 200 R 50 50 1 1 B
X DRAM0_DQ[19] J42 0 -19800 200 R 50 50 1 1 B
X DRAM0_MA[13] J51 0 -19900 200 R 50 50 1 1 B
X VSS J53 0 -20000 200 R 50 50 1 1 B
X USB_DP[3] K10 0 -20700 200 R 50 50 1 1 B
X USB_DP[2] K12 0 -20800 200 R 50 50 1 1 B
X VSS K14 0 -20900 200 R 50 50 1 1 B
X USB_DN[0] K16 0 -21000 200 R 50 50 1 1 B
X GPIO_S5[27] K18 0 -21100 200 R 50 50 1 1 B
X USB_ULPI_DATA[2] K2 0 -20100 200 R 50 50 1 1 B
X GPIO_S5[28] K20 0 -21200 200 R 50 50 1 1 B
X VSS K22 0 -21300 200 R 50 50 1 1 B
X GPIO_S5[22] K24 0 -21400 200 R 50 50 1 1 B
X PMC_BATLOW# K26 0 -21500 200 R 50 50 1 1 B
X MCSI_GPIO[08] K28 0 -21600 200 R 50 50 1 1 B
X USB_ULPI_DATA[3] K3 0 -20200 200 R 50 50 1 1 B
X DDI1_HPD K30 0 -21700 200 R 50 50 1 1 B
X VSS K32 0 -21800 200 R 50 50 1 1 B
X MCSI_GPIO[04] K34 0 -21900 200 R 50 50 1 1 B
X VSS K36 0 -22000 200 R 50 50 1 1 B
X DRAM0_DQSN[0] K38 0 -22100 200 R 50 50 1 1 B
X VSS K4 0 -20300 200 R 50 50 1 1 B
X DRAM0_DQ[06] K40 0 -22200 200 R 50 50 1 1 B
X DRAM0_DQ[07] K42 0 -22300 200 R 50 50 1 1 B
X DRAM0_BS[1] K44 0 -22400 200 R 50 50 1 1 B
X DRAM0_MA[00] K45 0 -22500 200 R 50 50 1 1 B
X DRAM0_BS[0] K47 0 -22600 200 R 50 50 1 1 B
X DRAM0_MA[10] K48 0 -22700 200 R 50 50 1 1 B
X VSS K50 0 -22800 200 R 50 50 1 1 B
X DRAM0_DQ[33] K51 0 -22900 200 R 50 50 1 1 B
X DRAM0_DQ[32] K52 0 -23000 200 R 50 50 1 1 B
X USB3_TXP[0] K6 0 -20400 200 R 50 50 1 1 B
X USB3_TXN[0] K7 0 -20500 200 R 50 50 1 1 B
X VSS K9 0 -20600 200 R 50 50 1 1 B
X USB_ULPI_DATA[1] L1 0 -23100 200 R 50 50 1 1 B
X VSS L13 0 -23300 200 R 50 50 1 1 B
X VSS L19 0 -23400 200 R 50 50 1 1 B
X VSS L27 0 -23500 200 R 50 50 1 1 B
X USB_ULPI_DATA[7] L3 0 -23200 200 R 50 50 1 1 B
X VSS L35 0 -23600 200 R 50 50 1 1 B
X DRAM0_MA[02] L41 0 -23700 200 R 50 50 1 1 B
X DRAM0_DQ[36] L51 0 -23800 200 R 50 50 1 1 B
X DRAM0_DQ[37] L53 0 -23900 200 R 50 50 1 1 B
X RESERVED M10 0 -24600 200 R 50 50 1 1 B
X USB3_REXT[0] M12 0 -24700 200 R 50 50 1 1 B
X USB_PLL_MON M13 0 -24800 200 R 50 50 1 1 B
X USB_V1P0_S3 M14 0 -24900 200 R 50 50 1 1 B
X USB_DP[0] M16 0 -25000 200 R 50 50 1 1 B
X GPIO_S5[26] M18 0 -25100 200 R 50 50 1 1 B
X VSS M19 0 -25200 200 R 50 50 1 1 B
X USB_ULPI_DATA[4] M2 0 -24000 200 R 50 50 1 1 B
X GPIO_S5[24] M20 0 -25300 200 R 50 50 1 1 B
X GPIO_S5[29] M22 0 -25400 200 R 50 50 1 1 B
X GPIO_S5[30] M24 0 -25500 200 R 50 50 1 1 B
X VSS M26 0 -25600 200 R 50 50 1 1 B
X VSS M27 0 -25700 200 R 50 50 1 1 B
X VSS M28 0 -25800 200 R 50 50 1 1 B
X USB_ULPI_DATA[0] M3 0 -24100 200 R 50 50 1 1 B
X DDI1_BKLTCTL M30 0 -25900 200 R 50 50 1 1 B
X MCSI_GPIO[01] M32 0 -26000 200 R 50 50 1 1 B
X VSS M34 0 -26100 200 R 50 50 1 1 B
X VSS M35 0 -26200 200 R 50 50 1 1 B
X DRAM0_DQ[00] M36 0 -26300 200 R 50 50 1 1 B
X VSS M38 0 -26400 200 R 50 50 1 1 B
X USB3DEV_TXP[0] M4 0 -24200 200 R 50 50 1 1 B
X DRAM0_DQ[03] M40 0 -26500 200 R 50 50 1 1 B
X DRAM_VDD_S4 M41 0 -26600 200 R 50 50 1 1 B
X DRAM_VDD_S4 M42 0 -26700 200 R 50 50 1 1 B
X DRAM0_CAS# M44 0 -26800 200 R 50 50 1 1 B
X DRAM0_RAS# M45 0 -26900 200 R 50 50 1 1 B
X VSS M47 0 -27000 200 R 50 50 1 1 B
X DRAM0_CKN[0] M48 0 -27100 200 R 50 50 1 1 B
X DRAM0_CKP[0] M50 0 -27200 200 R 50 50 1 1 B
X VSS M51 0 -27300 200 R 50 50 1 1 B
X DRAM0_DQSN[4] M52 0 -27400 200 R 50 50 1 1 B
X USB3DEV_TXN[0] M6 0 -24300 200 R 50 50 1 1 B
X USB3DEV_REXT[0] M7 0 -24400 200 R 50 50 1 1 B
X RESERVED M9 0 -24500 200 R 50 50 1 1 B
X VSS N1 0 -27500 200 R 50 50 1 1 B
X VSS N16 0 -27700 200 R 50 50 1 1 B
X USB_V3P3_G3 N18 0 -27800 200 R 50 50 1 1 B
X USB_V1P8_G3 N20 0 -27900 200 R 50 50 1 1 B
X PCU_V3P3_G3 N22 0 -28000 200 R 50 50 1 1 B
X GPIO_S5[23] N24 0 -28100 200 R 50 50 1 1 B
X GPIO_RCOMP N26 0 -28200 200 R 50 50 1 1 B
X CORE_VSS_SENSE N28 0 -28300 200 R 50 50 1 1 B
X USB_ULPI_DATA[5] N3 0 -27600 200 R 50 50 1 1 B
X DDI1_VDDEN N30 0 -28400 200 R 50 50 1 1 B
X MCSI_GPIO[10] N32 0 -28500 200 R 50 50 1 1 B
X RESERVED N34 0 -28600 200 R 50 50 1 1 B
X DRAM0_DQ[05] N36 0 -28700 200 R 50 50 1 1 B
X VSS N38 0 -28800 200 R 50 50 1 1 B
X VSS N51 0 -28900 200 R 50 50 1 1 B
X DRAM0_DQSP[4] N53 0 -29000 200 R 50 50 1 1 B
X USB3DEV_RXP[0] P10 0 -29700 200 R 50 50 1 1 B
X USB3DEV_RXN[0] P12 0 -29800 200 R 50 50 1 1 B
X VSS P13 0 -29900 200 R 50 50 1 1 B
X MCSI_RCOMP P14 0 -30000 200 R 50 50 1 1 B
X VSS P16 0 -30100 200 R 50 50 1 1 B
X USB_V3P3_G3 P18 0 -30200 200 R 50 50 1 1 B
X VSS P19 0 -30300 200 R 50 50 1 1 B
X USB_ULPI_DATA[6] P2 0 -29100 200 R 50 50 1 1 B
X VSS P20 0 -30400 200 R 50 50 1 1 B
X RTC_VCC P22 0 -30500 200 R 50 50 1 1 B
X VSS P24 0 -30600 200 R 50 50 1 1 B
X CORE_VCC_S3 P26 0 -30700 200 R 50 50 1 1 B
X CORE_VCC_S3 P27 0 -30800 200 R 50 50 1 1 B
X CORE_VCC_SENSE P28 0 -30900 200 R 50 50 1 1 B
X USB_ULPI_NXT P3 0 -29200 200 R 50 50 1 1 B
X DDI1_DDCDATA P30 0 -31000 200 R 50 50 1 1 B
X VSS P32 0 -31100 200 R 50 50 1 1 B
X RESERVED P34 0 -31200 200 R 50 50 1 1 B
X VSS P35 0 -31300 200 R 50 50 1 1 B
X DRAM0_DQ[04] P36 0 -31400 200 R 50 50 1 1 B
X VSS P38 0 -31500 200 R 50 50 1 1 B
X VSS P4 0 -29300 200 R 50 50 1 1 B
X DRAM0_DQ[02] P40 0 -31600 200 R 50 50 1 1 B
X DRAM0_DRAMRST# P41 0 -31700 200 R 50 50 1 1 B
X DRAM0_ODT[2] P42 0 -31800 200 R 50 50 1 1 B
X DRAM0_CS[0]# P44 0 -31900 200 R 50 50 1 1 B
X DRAM0_CS[2]# P45 0 -32000 200 R 50 50 1 1 B
X VSS P47 0 -32100 200 R 50 50 1 1 B
X DRAM0_CKN[2] P48 0 -32200 200 R 50 50 1 1 B
X DRAM0_CKP[2] P50 0 -32300 200 R 50 50 1 1 B
X DRAM0_DM[4] P51 0 -32400 200 R 50 50 1 1 B
X VSS P52 0 -32500 200 R 50 50 1 1 B
X RESERVED P6 0 -29400 200 R 50 50 1 1 B
X RESERVED P7 0 -29500 200 R 50 50 1 1 B
X VSS P9 0 -29600 200 R 50 50 1 1 B
X RESERVED R1 0 -32600 200 R 50 50 1 1 B
X RESERVED R3 0 -32700 200 R 50 50 1 1 B
X DRAM0_DQ[38] R51 0 -32800 200 R 50 50 1 1 B
X DRAM0_DQ[39] R53 0 -32900 200 R 50 50 1 1 B
X MCSI1_DP[3] T10 0 -33600 200 R 50 50 1 1 B
X MCSI1_DN[3] T12 0 -33700 200 R 50 50 1 1 B
X MCSI2_DP[0] T13 0 -33800 200 R 50 50 1 1 B
X MCSI2_DN[0] T14 0 -33900 200 R 50 50 1 1 B
X RESERVED T2 0 -33000 200 R 50 50 1 1 B
X RESERVED T3 0 -33100 200 R 50 50 1 1 B
X MCSI3_CLKP T4 0 -33200 200 R 50 50 1 1 B
X VSS T40 0 -34000 200 R 50 50 1 1 B
X DRAM0_ODT[0] T41 0 -34100 200 R 50 50 1 1 B
X DRAM0_DQSP[5] T42 0 -34200 200 R 50 50 1 1 B
X DRAM0_DQSN[5] T44 0 -34300 200 R 50 50 1 1 B
X DRAM0_DQ[41] T45 0 -34400 200 R 50 50 1 1 B
X DRAM0_DQ[40] T47 0 -34500 200 R 50 50 1 1 B
X DRAM0_DQ[44] T48 0 -34600 200 R 50 50 1 1 B
X DRAM0_DQ[45] T50 0 -34700 200 R 50 50 1 1 B
X DRAM0_DQ[35] T51 0 -34800 200 R 50 50 1 1 B
X DRAM0_DQ[34] T52 0 -34900 200 R 50 50 1 1 B
X MCSI3_CLKN T6 0 -33300 200 R 50 50 1 1 B
X MCSI1_CLKN T7 0 -33400 200 R 50 50 1 1 B
X MCSI1_CLKP T9 0 -33500 200 R 50 50 1 1 B
X VSS U1 0 -35000 200 R 50 50 1 1 B
X VSS U11 0 -35600 200 R 50 50 1 1 B
X VSS U12 0 -35700 200 R 50 50 1 1 B
X VSS U14 0 -35800 200 R 50 50 1 1 B
X USB_VSSA U16 0 -35900 200 R 50 50 1 1 B
X USB_V1P0_S3 U18 0 -36000 200 R 50 50 1 1 B
X USB_V1P0_S3 U19 0 -36100 200 R 50 50 1 1 B
X VSS U21 0 -36200 200 R 50 50 1 1 B
X UNCORE_V1P0_G3 U22 0 -36300 200 R 50 50 1 1 B
X UNCORE_V1P8_G3 U24 0 -36400 200 R 50 50 1 1 B
X PMC_V1P8_G3 U25 0 -36500 200 R 50 50 1 1 B
X CORE_VCC_S3 U27 0 -36600 200 R 50 50 1 1 B
X CORE_VCC_S3 U29 0 -36700 200 R 50 50 1 1 B
X VSS U3 0 -35100 200 R 50 50 1 1 B
X VSS U30 0 -36800 200 R 50 50 1 1 B
X VSS U32 0 -36900 200 R 50 50 1 1 B
X CORE_V1P05_S3 U33 0 -37000 200 R 50 50 1 1 B
X CORE_V1P05_S3 U35 0 -37100 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F4 U36 0 -37200 200 R 50 50 1 1 B
X MIPI_V1P8_S3 U38 0 -37300 200 R 50 50 1 1 B
X VSS U40 0 -37400 200 R 50 50 1 1 B
X VSS U42 0 -37500 200 R 50 50 1 1 B
X VSS U43 0 -37600 200 R 50 50 1 1 B
X VSS U45 0 -37700 200 R 50 50 1 1 B
X VSS U46 0 -37800 200 R 50 50 1 1 B
X VSS U48 0 -37900 200 R 50 50 1 1 B
X VSS U49 0 -38000 200 R 50 50 1 1 B
X VSS U5 0 -35200 200 R 50 50 1 1 B
X VSS U51 0 -38100 200 R 50 50 1 1 B
X VSS U53 0 -38200 200 R 50 50 1 1 B
X VSS U6 0 -35300 200 R 50 50 1 1 B
X VSS U8 0 -35400 200 R 50 50 1 1 B
X VSS U9 0 -35500 200 R 50 50 1 1 B
X MCSI1_DN[2] V10 0 -38900 200 R 50 50 1 1 B
X VSS V12 0 -39000 200 R 50 50 1 1 B
X MCSI2_CLKP V13 0 -39100 200 R 50 50 1 1 B
X MCSI2_CLKN V14 0 -39200 200 R 50 50 1 1 B
X VSS V16 0 -39300 200 R 50 50 1 1 B
X USB_HSIC_V1P24_G3 V18 0 -39400 200 R 50 50 1 1 B
X VSS V19 0 -39500 200 R 50 50 1 1 B
X RESERVED V2 0 -38300 200 R 50 50 1 1 B
X VSS V21 0 -39600 200 R 50 50 1 1 B
X UNCORE_V1P0_G3 V22 0 -39700 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 V24 0 -39800 200 R 50 50 1 1 B
X PCU_V1P8_G3 V25 0 -39900 200 R 50 50 1 1 B
X CORE_VCC_S3 V27 0 -40000 200 R 50 50 1 1 B
X CORE_VCC_S3 V29 0 -40100 200 R 50 50 1 1 B
X RESERVED V3 0 -38400 200 R 50 50 1 1 B
X CORE_VCC_S3 V30 0 -40200 200 R 50 50 1 1 B
X SVID_V1P0_S3 V32 0 -40300 200 R 50 50 1 1 B
X CORE_V1P05_S3 V33 0 -40400 200 R 50 50 1 1 B
X VSS V35 0 -40500 200 R 50 50 1 1 B
X UNCORE_V1P35_S3_F3 V36 0 -40600 200 R 50 50 1 1 B
X DRAM_VDD_S4 V38 0 -40700 200 R 50 50 1 1 B
X RESERVED V4 0 -38500 200 R 50 50 1 1 B
X VSS V40 0 -40800 200 R 50 50 1 1 B
X DRAM0_DQ[43] V41 0 -40900 200 R 50 50 1 1 B
X DRAM0_DM[5] V42 0 -41000 200 R 50 50 1 1 B
X VSS V44 0 -41100 200 R 50 50 1 1 B
X DRAM0_DQ[48] V45 0 -41200 200 R 50 50 1 1 B
X DRAM0_DQ[49] V47 0 -41300 200 R 50 50 1 1 B
X DRAM0_DQ[52] V48 0 -41400 200 R 50 50 1 1 B
X DRAM0_DQ[53] V50 0 -41500 200 R 50 50 1 1 B
X VSS V51 0 -41600 200 R 50 50 1 1 B
X DRAM0_DQ[56] V52 0 -41700 200 R 50 50 1 1 B
X RESERVED V6 0 -38600 200 R 50 50 1 1 B
X VSS V7 0 -38700 200 R 50 50 1 1 B
X MCSI1_DP[2] V9 0 -38800 200 R 50 50 1 1 B
X RESERVED W1 0 -41800 200 R 50 50 1 1 B
X RESERVED W3 0 -41900 200 R 50 50 1 1 B
X DRAM0_DQ[57] W51 0 -42000 200 R 50 50 1 1 B
X DRAM0_DQ[60] W53 0 -42100 200 R 50 50 1 1 B
X VSS Y10 0 -42800 200 R 50 50 1 1 B
X MCSI1_DN[1] Y12 0 -42900 200 R 50 50 1 1 B
X MCSI1_DP[1] Y13 0 -43000 200 R 50 50 1 1 B
X VSS Y14 0 -43100 200 R 50 50 1 1 B
X VSS Y16 0 -43200 200 R 50 50 1 1 B
X USB3DEV_V1P0_S3 Y18 0 -43300 200 R 50 50 1 1 B
X USB3_V1P0_G3 Y19 0 -43400 200 R 50 50 1 1 B
X RESERVED Y2 0 -42200 200 R 50 50 1 1 B
X VSS Y21 0 -43500 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 Y22 0 -43600 200 R 50 50 1 1 B
X UNCORE_V1P0_S3 Y24 0 -43700 200 R 50 50 1 1 B
X VSS Y25 0 -43800 200 R 50 50 1 1 B
X CORE_VCC_S3 Y27 0 -43900 200 R 50 50 1 1 B
X CORE_VCC_S3 Y29 0 -44000 200 R 50 50 1 1 B
X RESERVED Y3 0 -42300 200 R 50 50 1 1 B
X CORE_VCC_S3 Y30 0 -44100 200 R 50 50 1 1 B
X CORE_V1P05_S3 Y32 0 -44200 200 R 50 50 1 1 B
X VSS Y33 0 -44300 200 R 50 50 1 1 B
X DRAM_V1P0_S3 Y35 0 -44400 200 R 50 50 1 1 B
X DRAM_V1P0_S3 Y36 0 -44500 200 R 50 50 1 1 B
X DRAM_VDD_S4 Y38 0 -44600 200 R 50 50 1 1 B
X RESERVED Y4 0 -42400 200 R 50 50 1 1 B
X DRAM0_DQ[42] Y40 0 -44700 200 R 50 50 1 1 B
X VSS Y41 0 -44800 200 R 50 50 1 1 B
X DRAM0_DQ[46] Y42 0 -44900 200 R 50 50 1 1 B
X VSS Y44 0 -45000 200 R 50 50 1 1 B
X DRAM0_DQ[55] Y45 0 -45100 200 R 50 50 1 1 B
X DRAM0_DQSP[6] Y47 0 -45200 200 R 50 50 1 1 B
X DRAM0_DQSN[6] Y48 0 -45300 200 R 50 50 1 1 B
X DRAM0_DM[6] Y50 0 -45400 200 R 50 50 1 1 B
X DRAM0_DQ[61] Y51 0 -45500 200 R 50 50 1 1 B
X DRAM0_DM[7] Y52 0 -45600 200 R 50 50 1 1 B
X RESERVED Y6 0 -42500 200 R 50 50 1 1 B
X VSS Y7 0 -42600 200 R 50 50 1 1 B
X VSS Y9 0 -42700 200 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
