sim_seconds                                  0.036055                       # Number of seconds simulated
sim_ticks                                 36055263000                       # Number of ticks simulated
final_tick                               3716893425500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                8175653                       # Simulator instruction rate (inst/s)
host_op_rate                                  8930159                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              530238390                       # Simulator tick rate (ticks/s)
host_mem_usage                                2697096                       # Number of bytes of host memory used
host_seconds                                    68.00                       # Real time elapsed on the host
sim_insts                                   555929649                       # Number of instructions simulated
sim_ops                                     607234749                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total           28                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data           28                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total           28                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        63488                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data        68352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst          768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data        64768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        64000                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data        64768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data        55040                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           390144                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       190464                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        190464                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          248                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          267                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data          215                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              1524                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          744                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              744                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst        35501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data      1760853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data      1895757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      1796354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data      1775053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst       106503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data      1796354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data      1526546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        92303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            10820723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst        35501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst       106503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        92303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         269808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       5282558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            5282558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       5282558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst        35501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data      1760853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data      1895757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      1796354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data      1775053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst       106503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data      1796354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data      1526546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        92303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           16103280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      1524                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      744                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   12192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   5952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               389888                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                190720                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                390144                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             190464                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            1528                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            1544                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            1536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            1544                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            1568                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            1488                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            1504                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            1472                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             799                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             808                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             728                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             713                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             728                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             728                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                 37545762000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               12192                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               5952                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  1246                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  1314                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  1342                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  1354                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  1360                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  1362                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  1393                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  1403                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                   275                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                   208                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                  181                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                  169                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                  163                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                  161                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                  130                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                  120                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  230                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  231                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  236                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  239                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  247                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  250                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  259                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  260                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  258                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  262                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  259                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  256                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  256                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  258                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  253                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  251                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  251                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  246                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  246                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  244                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  241                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  236                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         2521                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   230.308608                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   205.798910                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    66.402584                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          237      9.40%      9.40% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           11      0.44%      9.84% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127            4      0.16%     10.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            2      0.08%     10.08% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191            6      0.24%     10.31% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           14      0.56%     10.87% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          225      8.93%     19.79% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         2022     80.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         2521                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    51.540426                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    40.805478                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-7             1      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-15            1      0.43%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-23           21      8.94%      9.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-31           47     20.00%     29.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-39           48     20.43%     50.21% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-47           23      9.79%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-55           21      8.94%     68.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-63           15      6.38%     75.32% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-71            7      2.98%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-79            7      2.98%     81.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-87            5      2.13%     83.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::88-95            5      2.13%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-103            3      1.28%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::104-111            5      2.13%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::112-119            6      2.55%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::120-127            4      1.70%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-135            6      2.55%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::152-159            5      2.13%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::160-167            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::168-175            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-199            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::240-247            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::296-303            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    25.361702                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    25.116662                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     3.797354                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.28%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.43%      1.70% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              1      0.43%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            192     81.70%     83.83% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             32     13.62%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::40              6      2.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  377995188                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat             584513988                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 38988800                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   31023.90                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              47973.90                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      10.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       5.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   10.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    5.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     9.67                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.36                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  10647                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4976                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.60                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                 16554568.78                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  86.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE  32661177912                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     226142512                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          2600035.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          2631484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          2710108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          2656281.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               1753992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          1775208.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          1828248.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               1791936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         9760857.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         10008460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             10143744                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         9877171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        4651499.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        4601733.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        4658549.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        4581826.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      3704953798.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      3705297384.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      3707560275.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      3708021565.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       40857201504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       40856900112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       40854915120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       40854510480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        57245203608.960007                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        57245496306.239998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        57246097968.959999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        57245721183.360001                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.871986                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.872384                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.873202                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.872690                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        70144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data        66048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data        67072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        63744                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data        65536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        61696                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           404992                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       194048                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        194048                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          274                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          258                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          262                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          249                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          256                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data          241                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              1582                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          758                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              758                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data      1945458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data      1831855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      1860255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data      1767953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.itb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst       106503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data      1817654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data      1711151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        56802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data        35501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            11232535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst       106503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        56802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         234307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       5381960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            5381960                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       5381960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data      1945458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data      1831855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      1860255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data      1767953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.itb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst       106503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data      1817654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data      1711151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        56802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data        35501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           16614495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      1582                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      758                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   12656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               404256                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                194304                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                404992                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             194048                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs         3096                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            1632                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            1544                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            1584                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            1592                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            1632                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            1496                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            1649                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            1504                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             759                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             761                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             760                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             768                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             776                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             744                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             784                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                 37551573000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               12656                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6064                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  1316                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  1319                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  1344                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  1346                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  1350                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  1350                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  1508                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  1508                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                   260                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                   257                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                  232                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                  231                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                  227                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                  227                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   69                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   69                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    3                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  242                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  242                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  244                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  244                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  246                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  249                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  249                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  251                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  258                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  261                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  259                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  259                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  260                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  258                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  258                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  259                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  255                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  254                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  251                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  250                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  247                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         2604                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   229.861751                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   205.507688                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    66.494967                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          241      9.25%      9.25% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           12      0.46%      9.72% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127            9      0.35%     10.06% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           10      0.38%     10.45% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191            7      0.27%     10.71% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           13      0.50%     11.21% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          236      9.06%     20.28% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         2076     79.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         2604                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          248                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    50.907258                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    40.530134                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-7             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-15            8      3.23%      3.63% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-23           19      7.66%     11.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-31           50     20.16%     31.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-39           45     18.15%     49.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-47           26     10.48%     60.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-55           25     10.08%     70.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-63            9      3.63%     73.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-71           10      4.03%     77.82% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-79            6      2.42%     80.24% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-87            6      2.42%     82.66% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::88-95            7      2.82%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::96-103           10      4.03%     89.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::112-119            6      2.42%     91.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::120-127            5      2.02%     93.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-135            4      1.61%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::136-143            4      1.61%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::144-151            1      0.40%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::160-167            1      0.40%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-199            1      0.40%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::200-207            1      0.40%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::216-223            1      0.40%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::248-255            1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-263            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          248                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          248                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.483871                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.342301                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     2.897671                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              2      0.81%      0.81% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17              1      0.40%      1.21% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.40%      1.61% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20              4      1.61%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.40%      3.63% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.40%      4.03% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            220     88.71%     92.74% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             16      6.45%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::40              1      0.40%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::48              1      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          248                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  380156742                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat             594286092                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 40425600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   30092.36                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              47042.36                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      11.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       5.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   11.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    5.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.17                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     9.61                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.89                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  11040                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5061                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                 16047680.77                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  86.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE  32656402926                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     230917498                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          2844374.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          2795385.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          2789337.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          2872195.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               1918824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               1885776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               1881696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               1937592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0             10810176                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         10536115.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         10405324.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3             10820160                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        4957148.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        4820705.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        4867153.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        4946780.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      3708121703.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      3708599189.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      3708245424.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      3708492157.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       40854422640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       40854003792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       40854314112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       40854097680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        57247356788.160004                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        57246922886.400002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        57246784971.839996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        57247448487.360001                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.874915                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.874325                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.874137                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.875040                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        62464                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data        66816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        65024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        63232                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data        64512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data        58880                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           389120                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total         7680                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       192000                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        192000                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          244                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          254                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          247                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          252                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data          230                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              1520                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          750                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              750                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data      1732452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data      1853155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      1803454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data      1753752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst       106503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data      1789253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data      1633049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        42601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            10792322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst       106503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        42601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         213006                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       5325159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            5325159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       5325159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data      1732452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data      1853155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      1803454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data      1753752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst       106503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data      1789253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data      1633049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        42601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           16117481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      1520                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      750                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   12160                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   6000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               388608                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                192512                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                389120                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             192000                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            1480                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            1528                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            1544                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            1560                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            1528                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            1536                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            1424                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            1544                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             751                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             784                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             729                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             720                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             776                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             768                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                 36055284000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               12160                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               6000                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  1241                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  1292                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  1326                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  1346                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  1352                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  1352                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  1378                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  1382                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   277                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                   226                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                  192                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                  172                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                  166                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                  166                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                  140                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                  136                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  228                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  230                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  236                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  238                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  248                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  248                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  256                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  255                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  254                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  261                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  260                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  256                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  258                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  265                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  261                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  247                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  246                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  240                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  233                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         2526                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   230.055424                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   205.597775                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    66.472775                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          235      9.30%      9.30% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           15      0.59%      9.90% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            5      0.20%     10.10% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            2      0.08%     10.17% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            5      0.20%     10.37% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           17      0.67%     11.05% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          231      9.14%     20.19% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         2016     79.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         2526                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          234                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    51.760684                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    40.853690                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-3             1      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-11            1      0.43%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-19           22      9.40%     10.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-27           52     22.22%     32.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-35           37     15.81%     48.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-43           29     12.39%     60.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-51           14      5.98%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-59           15      6.41%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-67           13      5.56%     78.63% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-75            8      3.42%     82.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-83            5      2.14%     84.19% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::88-91            7      2.99%     87.18% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::96-99            6      2.56%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::104-107            1      0.43%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-115            2      0.85%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::120-123            2      0.85%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-131            2      0.85%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::136-139            4      1.71%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::144-147            4      1.71%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::160-163            1      0.43%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::168-171            1      0.43%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::176-179            2      0.85%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-195            1      0.43%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::200-203            2      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::216-219            2      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          234                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          234                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    25.709402                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    25.382659                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     4.570966                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              3      1.28%      1.28% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              2      0.85%      2.14% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.43%      2.56% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            182     77.78%     80.34% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::30              1      0.43%     80.77% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             40     17.09%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::40              2      0.85%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::48              2      0.85%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::56              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          234                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  378739984                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat             584580784                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 38860800                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   31187.42                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              48137.42                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      10.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       5.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   10.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    5.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     9.56                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  10612                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  5022                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.70                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                 15883385.02                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  86.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE  32658934273                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     228386151                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          2627251.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          2645395.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2               2700432                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          2646604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               1772352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               1784592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               1821720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3          1785408.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         9999974.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1              9924096                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         10137753.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         9780326.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        4618321.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        4591779.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        4748129.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3             4561920                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      3705364198.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      3706682238.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      3706219088.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      3708275739.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       40856841504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       40855685328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       40856091600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       40854287520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        57245505524.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        57245595352.320007                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        57246000646.080002                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        57245619441.599998                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.872397                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.872519                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.873070                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.872552                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        65280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data        64768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data        65536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        61952                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data        67840                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data        52736                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           386048                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       187136                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        187136                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          255                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          256                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          242                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          265                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data          206                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              1508                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          731                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              731                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data      1810554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data      1796354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      1817654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data      1718251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.inst       106503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data      1881556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data      1462644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        63902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            10707119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu4.inst       106503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        63902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         205906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       5190255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            5190255                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       5190255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data      1810554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data      1796354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      1817654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data      1718251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.inst       106503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data      1881556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data      1462644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        63902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           15897374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      1508                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      731                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   12064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               386048                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                186880                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                386048                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             187136                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            1472                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            1496                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            1520                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            1560                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            1560                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            1512                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            1480                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            1464                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             759                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             768                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             712                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             705                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             728                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             704                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                 37545286000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               12064                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5848                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  1233                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  1291                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  1313                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  1327                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  1330                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  1330                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  1358                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  1365                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                   274                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                   216                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                  195                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                  178                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                  178                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                  150                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                  143                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  228                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  228                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  233                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  238                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  241                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  241                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  242                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  245                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  254                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  252                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  250                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  256                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  252                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  246                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  243                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  240                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  239                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  236                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  232                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         2483                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   230.740234                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   207.077763                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    65.481135                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          222      8.94%      8.94% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95            9      0.36%      9.30% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           11      0.44%      9.75% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            7      0.28%     10.03% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           11      0.44%     10.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223            8      0.32%     10.79% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          220      8.86%     19.65% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         1995     80.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         2483                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    51.063830                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    38.783314                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-3             1      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-11            2      0.85%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-19           17      7.23%      8.51% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-27           56     23.83%     32.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-35           41     17.45%     49.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-43           27     11.49%     61.28% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-51           15      6.38%     67.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-59           15      6.38%     74.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-67            9      3.83%     77.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-75            7      2.98%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-83            3      1.28%     82.13% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-91            9      3.83%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::96-99            9      3.83%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::104-107            2      0.85%     90.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::112-115            2      0.85%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::120-123            3      1.28%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-131            3      1.28%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::136-139            3      1.28%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::144-147            2      0.85%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::152-155            4      1.70%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::160-163            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::168-171            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-195            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::208-211            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::232-235            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.851064                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.668896                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     3.144516                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              4      1.70%      1.70% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.43%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20              3      1.28%      3.40% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.43%      3.83% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.43%      4.26% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            194     82.55%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::28              1      0.43%     87.23% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             28     11.91%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::33              1      0.43%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::40              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  387630252                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat             592115052                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 38604800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   32131.15                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              49081.15                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      10.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       5.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   10.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    5.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                    10.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  10541                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4880                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                 16768774.45                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE  32664579418                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     222741006                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          2563142.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          2623017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2               2733696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          2653257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               1729104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               1769496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               1844160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               1789896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         9633062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         9913612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2             10231104                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3              9864192                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        4608368.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        4601733.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        4708316.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        4595097.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      3705857936.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      3706218979.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      3708382991.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      3708064411.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       40856408400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       40856091696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       40854193440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       40854472896                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        57245081936.639999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        57245500457.279999                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        57246375629.760002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        57245721672.959999                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.871820                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.872390                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.873580                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.872691                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        67584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data        69376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data        67072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        60672                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data        58112                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data        59392                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           390656                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       192768                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        192768                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          264                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          271                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          262                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          237                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          227                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data          232                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              1526                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          753                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              753                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst        35501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data      1874456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data      1924157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      1860255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data      1682750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst       120704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data      1611748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data      1647249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        56802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            10834923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst        35501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst       120704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        56802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         227207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       5346459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            5346459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       5346459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst        35501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data      1874456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data      1924157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      1860255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data      1682750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst       120704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data      1611748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data      1647249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        56802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           16181382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      1526                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      753                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   12208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   6024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               390144                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                193280                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                390656                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             192768                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            1528                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            1512                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            1528                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            1568                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            1592                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            1480                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            1536                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            1448                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             784                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             784                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             744                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             736                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             736                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             752                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             784                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                 37540601000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               12208                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               6024                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  1246                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  1322                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  1353                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  1371                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  1376                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  1376                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  1399                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  1404                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   278                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   202                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  171                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  153                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  148                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  148                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  125                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  120                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  242                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  242                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  246                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  247                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  249                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  249                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  251                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  252                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  252                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  255                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  252                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  251                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  255                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  264                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  263                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  257                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  254                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  253                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  247                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  240                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         2542                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   229.513769                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   204.572850                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    67.130161                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          244      9.60%      9.60% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           11      0.43%     10.03% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            6      0.24%     10.27% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.16%     10.42% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           10      0.39%     10.82% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223            7      0.28%     11.09% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          240      9.44%     20.54% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         2020     79.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         2542                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          240                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    50.833333                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    40.228552                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    39.724224                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-11            5      2.08%      2.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-19           21      8.75%     10.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-27           51     21.25%     32.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-35           46     19.17%     51.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-43           18      7.50%     58.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-51           25     10.42%     69.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-59           10      4.17%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-67            8      3.33%     76.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-75            8      3.33%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-83           10      4.17%     84.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::88-91            9      3.75%     87.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-99            7      2.92%     90.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::104-107            1      0.42%     91.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::112-115            3      1.25%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::120-123            2      0.83%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-131            3      1.25%     94.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::136-139            2      0.83%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::144-147            2      0.83%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::152-155            2      0.83%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::160-163            1      0.42%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::168-171            1      0.42%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::176-179            1      0.42%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::184-187            1      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::200-203            1      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::240-243            2      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          240                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          240                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    25.166667                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.938179                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     3.825336                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.42%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18              2      0.83%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20              2      0.83%      2.08% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              2      0.83%      2.92% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            200     83.33%     86.25% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             29     12.08%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::40              3      1.25%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::56              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          240                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  371439656                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat             578094056                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 39014400                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   30465.85                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              47415.85                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      10.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       5.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   10.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    5.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     9.94                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.72                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  10657                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  5033                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.55                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                 16472400.61                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  86.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE  32653757665                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     233562759                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          2621203.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          2684102.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          2719785.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          2666563.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               1768272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               1810704                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               1834776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               1798872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         9909619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1             10013952                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         10292006.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         9849715.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        4621639.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        4605050.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        4645278.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        4674723.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      3704941376.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      3707770728.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      3707840168.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      3708226820.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       40857212400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       40854730512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       40854669600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       40854330432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        57245356433.279999                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        57245896972.800003                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        57246283537.919998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        57245829048.960007                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.872194                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.872929                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.873455                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.872837                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        66304                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data        62976                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data        65792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        63232                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data        63488                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data        59136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           392448                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       191232                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        191232                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          259                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          246                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          247                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          248                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data          231                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              1533                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          747                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              747                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        49701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data      1838955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data      1746652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      1824754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data      1753752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst       120704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data      1760853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data      1640149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        42601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            10884625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        49701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst       120704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        42601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         227207                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       5303858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            5303858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       5303858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        49701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data      1838955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data      1746652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      1824754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data      1753752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst       120704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data      1760853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data      1640149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        42601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           16188483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      1533                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      747                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   12264                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   5976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               391680                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                191232                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                392448                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             191232                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            1480                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            1568                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            1536                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            1584                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            1512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            1544                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            1424                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            1592                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             767                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             757                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             712                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             720                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             732                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             768                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             768                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                 37532633000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               12264                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               5976                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  1258                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  1326                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  1352                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  1368                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  1372                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  1372                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  1406                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  1415                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                   272                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                   204                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                  178                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                  162                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                  158                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                  158                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                  124                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                  115                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  226                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  228                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  230                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  237                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  239                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  242                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  246                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  256                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  261                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  264                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  265                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  261                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  260                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  258                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  262                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  260                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  251                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  248                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  245                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  244                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  243                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  236                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         2532                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   230.218009                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   206.230618                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    65.968611                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          232      9.16%      9.16% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95            4      0.16%      9.32% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           13      0.51%      9.83% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           13      0.51%     10.35% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           12      0.47%     10.82% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223            4      0.16%     10.98% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          231      9.12%     20.10% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         2023     79.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         2532                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          234                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    52.239316                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    40.325851                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-3             1      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-11            2      0.85%      1.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-19           24     10.26%     11.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-27           44     18.80%     30.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-35           41     17.52%     47.86% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-43           24     10.26%     58.12% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-51           21      8.97%     67.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-59           13      5.56%     72.65% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-67           10      4.27%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-75            8      3.42%     80.34% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::80-83            7      2.99%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::88-91            5      2.14%     85.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::96-99            9      3.85%     89.32% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::104-107            1      0.43%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::112-115            3      1.28%     91.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::120-123            2      0.85%     91.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-131            3      1.28%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::136-139            3      1.28%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::144-147            4      1.71%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::152-155            2      0.85%     97.01% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::160-163            1      0.43%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::176-179            3      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::184-187            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::224-227            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::232-235            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          234                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          234                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    25.538462                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    25.216464                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     4.261895                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              7      2.99%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              1      0.43%      3.42% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.43%      3.85% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            179     76.50%     80.34% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             39     16.67%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::40              7      2.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          234                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  385659714                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat             593127714                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 39168000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   31508.15                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              48458.15                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      10.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       5.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   10.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    5.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     9.44                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  10694                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4990                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.50                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                 16461681.14                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  86.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE  32663617940                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     223702484                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          2659910.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          2635113.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          2734905.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          2623017.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               1794384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               1777656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               1844976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               1769496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0             10126272                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         9980006.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         10204147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         9800793.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        4611686.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        4547404.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        4779233.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        4555284.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      3706918355.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      3705927814.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      3708010347.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      3706975920.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       40855478208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       40856347104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       40854520320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       40855427712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        57245870738.880005                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        57245497021.440002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        57246375852.479996                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        57245434147.199997                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.872893                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.872385                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.873581                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.872299                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        65280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data        64768                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data        67840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        65792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data        61184                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data        57856                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           393472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       192000                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        192000                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          255                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          265                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          239                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data          226                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              1537                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          750                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              750                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst        63902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data      1810554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data      1796354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      1881556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data      1824754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst       142004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data      1696951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data      1604648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        42601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            10913025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst        63902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst       142004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        42601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         291109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       5325159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            5325159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       5325159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst        63902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data      1810554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data      1796354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      1881556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data      1824754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst       142004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data      1696951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data      1604648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        42601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           16238184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      1537                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      750                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   12296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   6000                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               392992                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                191488                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                393472                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             192000                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            1632                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            1536                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            1480                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            1528                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            1552                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            1472                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            1521                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            1560                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             823                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             752                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             729                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             704                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             768                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             712                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                 37570778000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               12296                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               6000                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  1264                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  1311                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  1333                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  1341                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  1347                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  1348                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  1377                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  1387                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   271                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   223                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  202                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  194                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  188                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  187                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  158                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  148                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  240                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  241                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  248                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  252                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  257                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  259                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  255                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  253                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  258                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  254                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  250                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  246                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  245                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  245                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  242                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  236                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         2541                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   230.019677                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   205.762333                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    66.326474                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          234      9.21%      9.21% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           12      0.47%      9.68% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            9      0.35%     10.04% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            7      0.28%     10.31% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            8      0.31%     10.63% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           12      0.47%     11.10% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          232      9.13%     20.23% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         2027     79.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         2541                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          236                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    51.834746                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    38.910402                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-3             2      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-11            2      0.85%      1.69% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-19           22      9.32%     11.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-27           46     19.49%     30.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-35           44     18.64%     49.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-43           20      8.47%     57.63% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-51           12      5.08%     62.71% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-59           20      8.47%     71.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-67           15      6.36%     77.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-75            5      2.12%     79.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-83           11      4.66%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-91            2      0.85%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-99           11      4.66%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::104-107            3      1.27%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::112-115            4      1.69%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::120-123            3      1.27%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-131            1      0.42%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::136-139            3      1.27%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::144-147            1      0.42%     96.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::152-155            1      0.42%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::160-163            2      0.85%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::168-171            1      0.42%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::184-187            2      0.85%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-195            1      0.42%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::208-211            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::216-219            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          236                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          236                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    25.355932                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    25.149698                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     3.422144                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              2      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17              1      0.42%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              1      0.42%      1.69% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            191     80.93%     82.63% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             39     16.53%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::40              2      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          236                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  382040636                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat             590203586                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 39299200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   31108.27                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              48058.27                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      10.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       5.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   10.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    5.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     9.66                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  10732                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4992                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                 16427974.64                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  86.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE  32656066232                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     231254192                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0               2658096                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          2592172.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2               2691360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          2733091.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               1793160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1          1748688.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               1815600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               1843752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             10128768                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1              9804288                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2             10073856                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             10176192                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        4638228.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        4538695.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        4658549.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        4671406.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      3706157090.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      3705524199.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      3706841419.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      3709349619.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       40856145984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1       40856701152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       40855545696                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       40853345520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        57245803249.919998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        57245191118.400002                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        57245908403.519997                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        57246401503.680000                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.872802                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.871969                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.872945                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.873615                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        65536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data        67840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data        68096                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        62720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data        60416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data        56576                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           394496                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       194304                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        194304                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          256                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          265                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          266                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          245                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          236                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data          221                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              1541                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          759                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              759                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data      1817654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data      1881556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      1888656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data      1739552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.itb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst       134904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data      1675650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst        35501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data      1569147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        85203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            10941426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst       134904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst        35501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        85203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         319510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       5389061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            5389061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       5389061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data      1817654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data      1881556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      1888656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data      1739552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.itb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst       134904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data      1675650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst        35501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data      1569147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        85203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           16330487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      1541                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      759                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   12328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   6072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               394240                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                194304                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                394496                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             194304                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            1520                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            1544                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            1536                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            1584                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            1568                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            1496                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            1488                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            1584                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             767                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             768                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             713                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             720                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             760                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             808                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             760                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                 37572035000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               12328                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               6072                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  1261                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  1325                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  1343                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  1357                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  1365                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  1365                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  1391                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  1397                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   279                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   215                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  197                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  183                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  175                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  175                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  149                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  143                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  237                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  238                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  241                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  243                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  243                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  249                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  258                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  261                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  260                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  261                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  262                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  269                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  270                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  268                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  260                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  257                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  258                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  254                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  251                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  244                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         2553                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   230.530356                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   206.694961                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    65.734117                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          229      8.97%      8.97% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           15      0.59%      9.56% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            6      0.24%      9.79% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            8      0.31%     10.11% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            6      0.24%     10.34% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           17      0.67%     11.01% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          225      8.81%     19.82% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         2047     80.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         2553                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          242                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    50.842975                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    39.108533                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-7             2      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-15            1      0.41%      1.24% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-23           24      9.92%     11.16% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-31           45     18.60%     29.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-39           54     22.31%     52.07% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-47           23      9.50%     61.57% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-55           15      6.20%     67.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-63           14      5.79%     73.55% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-71           11      4.55%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-79            5      2.07%     80.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-87            5      2.07%     82.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-95           10      4.13%     86.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-103            7      2.89%     89.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::104-111            3      1.24%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::112-119            5      2.07%     92.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::120-127            2      0.83%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-135            3      1.24%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::136-143            2      0.83%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::144-151            2      0.83%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::160-167            4      1.65%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::168-175            1      0.41%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::176-183            2      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-199            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-263            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          242                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          242                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    25.090909                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.804174                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     4.250458                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              6      2.48%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19              1      0.41%      2.89% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21              1      0.41%      3.31% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            203     83.88%     87.19% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             25     10.33%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::40              4      1.65%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::48              1      0.41%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::56              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          242                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  383964896                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat             592788896                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 39424000                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   31165.98                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              48115.98                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      10.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       5.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   10.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    5.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     9.84                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.51                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  10772                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  5067                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                 16335667.39                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  86.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE  32648421256                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     238899168                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0               2591568                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          2602454.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          2638742.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          2665958.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               1748280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               1755624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               1780104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               1798464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         9740889.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         9940070.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2              9806784                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         9945561.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        4548648.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        4552381.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        4601733.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        4611686.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      3706394630.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      3705537113.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      3707472395.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      3706692088.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       40855937616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       40856689824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       40854992208                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       40855676688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        57245243555.520004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        57245359390.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        57245573889.600006                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        57245672369.279999                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.872040                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.872198                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.872490                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.872624                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        66304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data        65536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data        66560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        61696                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data        62976                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data        59904                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           395776                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       190720                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        190720                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          259                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          256                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          260                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          241                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          246                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data          234                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              1546                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          745                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              745                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data      1838955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        63902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data      1817654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      1846055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data      1711151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst       163305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data      1746652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data      1661450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        92303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            10976927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        63902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst       163305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        92303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         326610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       5289658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            5289658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       5289658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data      1838955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        63902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data      1817654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      1846055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data      1711151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst       163305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data      1746652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data      1661450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        92303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           16266585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      1546                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      745                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   12368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5960                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               395744                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                    32                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                190720                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                395776                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             190720                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                    1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            1496                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            1584                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            1544                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            1640                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            1576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            1488                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            1583                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            1456                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             775                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             784                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             720                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             745                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             720                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             720                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             784                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             712                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                 37568314000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               12368                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5960                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  1266                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  1320                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  1344                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  1353                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  1355                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  1356                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  1382                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  1396                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   280                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   226                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  202                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  193                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  191                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                  190                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                  164                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                  149                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  229                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  229                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  232                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  236                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  236                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  241                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  243                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  244                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  250                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  253                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  255                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  256                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  251                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  253                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  264                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  264                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  264                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  259                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  253                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  252                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  248                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  236                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         2541                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   230.800472                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   207.557214                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    65.121642                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          220      8.66%      8.66% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           12      0.47%      9.13% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           13      0.51%      9.64% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           11      0.43%     10.07% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           13      0.51%     10.59% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           12      0.47%     11.06% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          217      8.54%     19.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         2043     80.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         2541                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    52.319149                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    42.378084                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-3             1      0.43%      0.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-11            3      1.28%      1.70% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-19           25     10.64%     12.34% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-27           41     17.45%     29.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-35           40     17.02%     46.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-43           29     12.34%     59.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-51           21      8.94%     68.09% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::52-55            1      0.43%     68.51% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-59           12      5.11%     73.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-67           11      4.68%     78.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-75            6      2.55%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-83            7      2.98%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-91            5      2.13%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::96-99            8      3.40%     89.36% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::104-107            1      0.43%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::112-115            4      1.70%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::120-123            3      1.28%     92.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-131            2      0.85%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::136-139            2      0.85%     94.47% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::144-147            3      1.28%     95.74% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::152-155            2      0.85%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::160-163            2      0.85%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::184-187            1      0.43%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-195            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::224-227            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::232-235            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::240-243            2      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    25.361702                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    25.052239                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     4.398065                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              5      2.13%      2.13% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              1      0.43%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.43%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            192     81.70%     84.68% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             28     11.91%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::40              7      2.98%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::56              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  391013330                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat             600633980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 39574400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   31617.48                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              48567.48                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      10.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       5.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   10.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    5.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                    10.16                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.99                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  10810                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4976                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.49                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                 16398216.50                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  86.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE  32656979034                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     230341390                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0               2633904                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          2746396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          2747606.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               2712528                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               1776840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1          1852728.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               1853544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               1829880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         10068364.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         10583539.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         10316467.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         10132262.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        4631592.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        4678456.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        4731125.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        4711219.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      3705176946.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      3706912062.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      3707930784.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      3707258495.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       40857005760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       40855483728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       40854590112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       40855179840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        57245575330.559998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        57246538833.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        57246451562.880005                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        57246106147.200005                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.872492                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.873802                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.873683                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.873214                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        70656                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data        66816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data        67584                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        65792                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data        61952                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data        54528                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           397312                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total         8448                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       193536                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        193536                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          276                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          264                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          242                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data          213                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              1552                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          756                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              756                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data      1959658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data      1853155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      1874456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data      1824754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst       106503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data      1718251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data      1512345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        71002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            11019529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst       106503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        71002                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         234307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       5367760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            5367760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       5367760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data      1959658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data      1853155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      1874456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data      1824754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst       106503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data      1718251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data      1512345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        71002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           16387289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      1552                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      756                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   12416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   6048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               397024                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   288                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                193280                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                397312                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             193536                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                    9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            1464                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            1592                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            1512                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            1568                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            1528                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            1544                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            1496                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            1703                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             752                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             783                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             728                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             696                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             760                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             728                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             849                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                 36055284000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               12416                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               6048                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  1278                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  1349                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  1375                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  1388                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  1392                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  1392                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  1413                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  1420                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   272                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   201                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  175                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  162                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  158                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  158                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  137                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  129                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  231                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  232                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  234                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  238                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  242                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  244                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  245                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  258                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  263                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  266                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  264                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  261                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  266                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  262                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  259                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  256                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  251                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  250                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  248                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  242                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         2562                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   230.407494                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   206.445703                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    65.878803                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          233      9.09%      9.09% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           10      0.39%      9.48% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127            9      0.35%      9.84% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            8      0.31%     10.15% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           10      0.39%     10.54% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           11      0.43%     10.97% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          229      8.94%     19.91% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         2052     80.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         2562                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          241                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    51.315353                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    38.823963                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-7             2      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-15            2      0.83%      1.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-23           22      9.13%     10.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-31           46     19.09%     29.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-39           44     18.26%     48.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-47           30     12.45%     60.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-55           15      6.22%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-63           12      4.98%     71.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-71           15      6.22%     78.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-79            9      3.73%     81.74% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-87            6      2.49%     84.23% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::88-95            6      2.49%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-103            6      2.49%     89.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-111            1      0.41%     89.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::112-119            4      1.66%     91.29% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::120-127            4      1.66%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-135            1      0.41%     93.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::136-143            3      1.24%     94.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::144-151            5      2.07%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::152-159            1      0.41%     97.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::160-167            3      1.24%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::168-175            2      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::184-191            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-263            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          241                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          241                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    25.062241                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.760930                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     4.188310                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              9      3.73%      3.73% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.41%      4.15% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            198     82.16%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.41%     86.72% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             24      9.96%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::40              7      2.90%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::48              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          241                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  389209802                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat             599508452                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 39702400                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   31370.18                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              48320.18                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      11.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       5.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   11.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    5.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     9.61                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  10840                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  5045                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                 15621873.48                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE  32660766851                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     226553573                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          2640556.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          2680473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          2724019.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3               2718576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          1781328.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               1808256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               1837632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               1833960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         10020441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         10099814.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         10152729.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         10080345.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        4631592.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        4578508.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        4757667.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        4741493.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      3704820664.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      3706617231.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      3707297291.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      3707916393.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       40857318288                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       40855742352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       40855145808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       40854602736                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        57245494794.240005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        57245808558.720001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        57246197070.720001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        57246175427.520004                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.872382                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.872809                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.873337                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.873308                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        66304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data        68352                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data        65280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        61952                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst         5888                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data        60416                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data        56320                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           391936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst         5888                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       189440                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        189440                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          259                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          267                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          255                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          242                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          236                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data          220                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              1531                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          740                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              740                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data      1838955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data      1895757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      1810554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        35501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data      1718251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst       163305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data      1675650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data      1562047                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        92303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.data         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            10870424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        35501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst       163305                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        92303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         326610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       5254157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            5254157                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       5254157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data      1838955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data      1895757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      1810554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        35501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data      1718251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst       163305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data      1675650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data      1562047                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        92303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.data         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           16124581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      1531                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      740                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   12248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               391680                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                189696                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                391936                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             189440                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            1512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            1552                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            1528                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            1592                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            1544                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            1520                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            1536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            1456                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             767                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             776                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             704                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             726                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             712                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             752                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             779                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             712                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                 36055281000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               12248                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5920                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  1258                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  1315                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  1338                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  1349                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  1355                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  1355                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  1386                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  1397                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   272                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                   215                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                  192                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                  181                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                  175                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                  175                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                  144                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                  133                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  226                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  227                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  229                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  230                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  231                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  239                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  248                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  251                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  257                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  257                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  254                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  257                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  259                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  254                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  247                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  247                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  244                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  240                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  237                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    9                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         2519                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   230.796348                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   207.114701                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    65.449429                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          225      8.93%      8.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           12      0.48%      9.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127            9      0.36%      9.77% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            4      0.16%      9.92% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191            8      0.32%     10.24% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           13      0.52%     10.76% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          226      8.97%     19.73% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         2022     80.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         2519                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    52.085106                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    41.174960                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-7             2      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-15            2      0.85%      1.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-23           20      8.51%     10.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-31           51     21.70%     31.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-39           41     17.45%     49.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-47           19      8.09%     57.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-55           19      8.09%     65.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-63           12      5.11%     70.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-71           14      5.96%     76.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-79           12      5.11%     81.70% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-87            5      2.13%     83.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-95            4      1.70%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::96-103           13      5.53%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::104-111            2      0.85%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::112-119            3      1.28%     93.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::120-127            1      0.43%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::144-151            6      2.55%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::152-159            1      0.43%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::160-167            1      0.43%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::168-175            1      0.43%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::176-183            1      0.43%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::184-191            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-199            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::208-215            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::232-239            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::264-271            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    25.225532                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.934119                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     4.311110                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              4      1.70%      1.70% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              2      0.85%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              3      1.28%      3.83% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.43%      4.26% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            191     81.28%     85.53% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::28              1      0.43%     85.96% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             27     11.49%     97.45% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::40              4      1.70%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::48              1      0.43%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::56              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  383966516                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat             591434516                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 39168000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   31369.81                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              48319.81                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      10.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       5.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   10.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    5.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     9.55                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.33                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  10694                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4955                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.70                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                 15876389.70                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  86.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE  32664047447                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     223245753                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          2631484.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          2666563.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          2666563.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3               2664144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          1775208.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               1798872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               1798872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               1797240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0              9949056                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1             10236096                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         9960537.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3              9856704                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        4628275.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        4574361.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        4634910.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        4642790.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      3705597195.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      3706372304.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2        3707104896                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      3707425719.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       40856637936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       40855958016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2       40855315392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       40855033968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        57245501078.399994                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1         57245888136                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        57245763094.080002                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        57245702488.320000                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.872389                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.872916                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.872746                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.872663                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        65024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data        65792                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        67328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        64000                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data        56576                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data        62720                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           392192                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu4.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       193536                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        193536                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          254                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          263                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          221                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data          245                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              1532                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          756                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              756                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data      1803454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data      1824754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      1867356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        42601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data      1775053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.itb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.inst        92303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data      1569147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data      1739552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst        56802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            10877524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        21301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        42601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu4.inst        92303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst        56802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         262708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       5367760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            5367760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       5367760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data      1803454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data      1824754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      1867356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        42601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data      1775053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.itb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.inst        92303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data      1569147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data      1739552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst        56802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           16245284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      1532                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      756                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   12256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   6048                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               391712                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                193536                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                392192                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             193536                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            1568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            1528                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            1496                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            1536                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            1616                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            1464                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            1401                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            1632                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             855                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             744                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             728                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             737                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             728                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             760                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             752                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                 37572244000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               12256                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               6048                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  1245                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  1306                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  1330                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  1344                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  1351                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  1352                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  1375                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  1381                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   286                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   224                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  200                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                  186                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                  179                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                  178                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                  155                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                  149                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  239                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  239                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  241                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  243                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  250                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  260                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  259                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  261                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  268                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  265                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  268                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  264                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  255                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  253                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  253                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  249                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  242                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         2541                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   230.321921                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   205.911983                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    66.310498                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          237      9.33%      9.33% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           12      0.47%      9.80% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127            5      0.20%     10.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            4      0.16%     10.15% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191            3      0.12%     10.27% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           12      0.47%     10.74% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          234      9.21%     19.95% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         2034     80.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         2541                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          240                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    50.970833                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    37.341509                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-3             1      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-11            1      0.42%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-19           31     12.92%     13.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-27           42     17.50%     31.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-35           42     17.50%     48.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-43           24     10.00%     58.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-51           15      6.25%     65.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-59           15      6.25%     71.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-67            7      2.92%     74.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-75           14      5.83%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-83           11      4.58%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::88-91            3      1.25%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-99           10      4.17%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::104-107            4      1.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::112-115            2      0.83%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::120-123            6      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::136-139            2      0.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::144-147            1      0.42%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::152-155            5      2.08%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::160-163            1      0.42%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::184-187            1      0.42%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-195            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::224-227            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          240                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          240                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    25.200000                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.963065                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     3.736286                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16              4      1.67%      1.67% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.42%      2.08% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.42%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            198     82.50%     85.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             32     13.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::40              3      1.25%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::48              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          240                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  389543054                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat             597028004                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 39171200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   31822.81                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              48772.81                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      10.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       5.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   10.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    5.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                    10.04                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.38                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  10694                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  5054                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                 16421435.31                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE  32661411305                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     225909119                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          2652652.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          2601244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          2628460.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          2693779.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0          1789488.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          1754808.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          1773168.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               1817232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         9984499.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1              9796800                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         9752870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         9972518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        4624957.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        4518789.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2             4572288                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        4717854.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      3705193854.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      3705903627.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      3706678189.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      3707514092.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       40856990928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       40856368320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       40855688880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       40854955632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        57245518302.720001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        57245225512.320000                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        57245375779.200005                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        57245953031.040009                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.872414                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.872016                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.872220                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.873005                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        64256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data        63744                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data        68352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        64768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data        65792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data        53504                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           392192                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       189184                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        189184                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          251                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          249                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          267                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data          209                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              1532                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          739                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              739                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data      1782153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data      1767953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      1895757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data      1796354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst       127804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data      1824754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data      1483944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        85203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            10877524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst       127804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        85203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         262708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       5247056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            5247056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       5247056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data      1782153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data      1767953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      1895757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data      1796354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst       127804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data      1824754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data      1483944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        85203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           16124581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      1532                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      739                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   12256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   5912                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               391936                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                189696                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                392192                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             189184                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            1464                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            1560                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            1504                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            1552                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            1544                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            1568                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            1464                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            1592                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             784                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             759                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             712                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             737                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             720                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                 36044396000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               12256                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               5912                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  1272                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  1339                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  1359                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  1370                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  1374                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  1377                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  1397                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  1402                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                   258                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                   191                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                  172                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                  161                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                  157                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                  154                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                  134                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                  129                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  234                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  234                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  237                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  238                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  240                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  241                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  247                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  247                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  248                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  251                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  249                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  248                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  248                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  255                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  254                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  251                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  252                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  250                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  243                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         2528                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   230.075949                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   206.013714                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    66.126479                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          231      9.14%      9.14% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95            8      0.32%      9.45% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           14      0.55%     10.01% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            7      0.28%     10.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           13      0.51%     10.80% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223            9      0.36%     11.16% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          228      9.02%     20.17% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         2018     79.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         2528                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          242                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    50.611570                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    40.131099                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    38.519354                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-11            2      0.83%      0.83% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-19           29     11.98%     12.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-27           54     22.31%     35.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-35           40     16.53%     51.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-43           20      8.26%     59.92% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-51           13      5.37%     65.29% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-59           15      6.20%     71.49% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-67           12      4.96%     76.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-75            6      2.48%     78.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::80-83           10      4.13%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::88-91            9      3.72%     86.78% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::96-99            7      2.89%     89.67% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::104-107            3      1.24%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::112-115            5      2.07%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::120-123            6      2.48%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-131            1      0.41%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::136-139            3      1.24%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::176-179            2      0.83%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::184-187            3      1.24%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::208-211            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::224-227            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          242                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          242                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.495868                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.338810                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     2.901206                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              6      2.48%      2.48% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18              1      0.41%      2.89% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              1      0.41%      3.31% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            214     88.43%     91.74% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             18      7.44%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::40              2      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          242                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  389348432                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat             596952032                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 39193600                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   31788.74                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              48738.74                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      10.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       5.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   10.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    5.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     9.73                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.94                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  10699                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  4949                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.71                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                 15871596.65                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  86.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE  32651426366                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     235589090                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0               2639952                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          2653257.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          2704665.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          2746396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               1780920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               1789896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               1824576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          1852728.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         9928588.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         10033420.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         10132262.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         10249075.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        4634910.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        4519203.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        4744396.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        4731125.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      3706106474.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      3706722567.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      3707233597.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      3708938125.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       40856190384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       40855649952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       40855201680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       40853706480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        57245563152.959999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        57245650220.160004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        57246123100.800003                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        57246505853.760002                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.872475                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.872593                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.873237                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.873757                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        68608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data        64512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data        63744                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        63488                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data        66560                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        59136                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           398336                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       191232                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        191232                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          268                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          252                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          249                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          248                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          260                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data          231                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              1556                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          747                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              747                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst        49701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data      1902857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data      1789253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      1767953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        28401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data      1760853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst       134904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data      1846055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data      1640149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        63902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            11047929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst        49701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        28401                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst       134904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        63902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         326610                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       5303858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            5303858                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       5303858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst        49701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data      1902857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data      1789253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      1767953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        28401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data      1760853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst       134904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data      1846055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data      1640149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        63902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           16351788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      1556                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      747                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   12448                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   5976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               398080                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                191488                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                398336                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             191232                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs           13                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            1632                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            1576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            1568                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            1576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            1552                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            1496                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            1528                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            1512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             824                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             744                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             744                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             761                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             744                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             712                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             783                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             672                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                 36055394000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               12448                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               5976                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  1267                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  1322                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  1356                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  1366                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  1368                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  1371                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  1396                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  1408                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   287                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   232                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  198                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  188                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  186                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  183                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  158                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  146                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  237                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  237                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  237                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  237                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  241                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  242                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  256                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  259                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  256                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  256                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  258                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  260                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  256                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  248                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  246                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  243                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         2558                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   230.467553                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   206.302135                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    65.997786                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          237      9.27%      9.27% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95            6      0.23%      9.50% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           11      0.43%      9.93% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            3      0.12%     10.05% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           10      0.39%     10.44% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223            7      0.27%     10.71% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          235      9.19%     19.90% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         2049     80.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         2558                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          242                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    51.438017                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    40.900424                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-3             1      0.41%      0.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-11            2      0.83%      1.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-19           30     12.40%     13.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-27           45     18.60%     32.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-35           46     19.01%     51.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-43           23      9.50%     60.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-51           15      6.20%     66.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-59           18      7.44%     74.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-67            8      3.31%     77.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-75            8      3.31%     80.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-83            5      2.07%     83.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::88-91            4      1.65%     84.71% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::96-99            6      2.48%     87.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::104-107            2      0.83%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::112-115            6      2.48%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::120-123            6      2.48%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-131            4      1.65%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::136-139            3      1.24%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::144-147            1      0.41%     96.28% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::152-155            1      0.41%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::160-163            1      0.41%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::168-171            2      0.83%     97.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::176-179            1      0.41%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::184-187            1      0.41%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::208-211            1      0.41%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::224-227            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::232-235            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          242                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          242                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.727273                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.576758                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     2.905139                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              3      1.24%      1.24% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.41%      1.65% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.41%      2.07% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            213     88.02%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             22      9.09%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::40              2      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          242                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  405028728                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat             615886728                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 39808000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   32558.58                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              49508.58                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      11.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       5.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   11.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    5.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     9.58                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.80                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  10871                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  4994                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                 15655837.60                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  86.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE  32655464386                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     231828814                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0               2724624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          2668982.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          2662329.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          2739139.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               1838040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               1800504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               1796016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               1847832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         10477209.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         10199654.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2              9884160                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         10189171.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        4741079.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        4585144.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        4654817.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        4731540.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      3706182043.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      3706407489.600000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      3706939203.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      3709007127.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       40856125104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       40855927344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       40855460928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       40853646960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        57246370022.399994                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        57245871041.279999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        57245679377.279999                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        57246443692.800003                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.873571                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.872892                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.872631                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.873671                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        68864                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data        69376                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data        65792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        59136                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data        61440                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data        60160                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           395008                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       188416                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        188416                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          269                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          271                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          257                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          231                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          240                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data          235                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              1543                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          736                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              736                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst        35501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data      1909957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        42601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data      1924157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      1824754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data      1640149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst       120704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data      1704051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data      1668550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        49701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            10955627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst        35501                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        42601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        14200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst       120704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        49701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         262708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       5225756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            5225756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       5225756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst        35501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data      1909957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        42601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data      1924157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      1824754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data      1640149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst       120704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data      1704051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data      1668550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        49701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           16181382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      1543                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      736                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   12344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   5888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               394304                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   704                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                188416                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                395008                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             188416                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   22                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            1552                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            1512                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            1600                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            1529                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            1584                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            1504                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            1560                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            1481                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             768                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             759                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             704                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             712                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             728                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             736                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             761                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                 37550261000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               12344                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               5888                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  1264                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  1318                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  1346                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  1366                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  1368                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  1369                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  1393                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  1402                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                   278                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                   222                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                  194                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                  174                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                  171                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                  147                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                  138                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  229                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  229                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  234                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  237                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  240                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  245                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  249                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  254                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  251                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  251                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  257                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  257                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  253                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  253                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  248                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  249                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  249                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  246                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  237                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         2529                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   230.415184                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   206.433229                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    65.937015                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          229      9.05%      9.05% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           13      0.51%      9.57% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127            9      0.36%      9.92% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            4      0.16%     10.08% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           12      0.47%     10.56% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           10      0.40%     10.95% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          224      8.86%     19.81% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         2028     80.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         2529                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          235                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    52.434043                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    41.809315                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    42.450863                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-15            2      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-23           22      9.36%     10.21% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-31           37     15.74%     25.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-39           45     19.15%     45.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-47           40     17.02%     62.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-55           17      7.23%     69.36% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-63            9      3.83%     73.19% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-71           11      4.68%     77.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-79           12      5.11%     82.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-87            5      2.13%     85.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::88-95            5      2.13%     87.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::96-103            6      2.55%     89.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::112-119            3      1.28%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::120-127            1      0.43%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-135            6      2.55%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::136-143            3      1.28%     95.32% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::144-151            2      0.85%     96.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::152-159            1      0.43%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::160-167            1      0.43%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::168-175            1      0.43%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::176-183            1      0.43%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::184-191            1      0.43%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-199            2      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::264-271            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::312-319            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          235                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          235                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    25.055319                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.812696                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     3.851008                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              4      1.70%      1.70% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17              2      0.85%      2.55% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.43%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            196     83.40%     86.38% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::31              1      0.43%     86.81% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             28     11.91%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::40              2      0.85%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::56              1      0.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          235                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  378386871                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat             587244771                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 39430400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   30708.23                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              47658.23                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      10.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       5.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   10.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    5.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     9.79                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.70                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  10767                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4914                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                 16476639.32                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  86.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE  32657735121                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     229585303                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          2665353.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          2692569.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          2699222.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          2781475.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               1798056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               1816416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               1820904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               1876392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         10099814.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         10332441.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         10191667.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         10365388.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        4641546.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        4641546.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        4711219.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        4784624.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      3706534987.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      3706410006.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      3706699366.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      3708491117.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       40855814496                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1       40855924128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       40855670304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       40854098592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0         57245836176                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        57246099030.720001                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        57246074605.440002                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        57246679512.960007                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.872846                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.873204                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.873171                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.873994                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        69120                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data        66816                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data        64768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        60672                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data        61184                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data        58368                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           391168                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       188928                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        188928                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          270                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          253                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          237                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          239                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data          228                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              1528                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          738                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              738                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data      1917057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        14200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data      1853155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      1796354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data      1682750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.dtb.walker        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst       127804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data      1696951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         7100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data      1618848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst        56802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data        21301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            10849123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst       127804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         7100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst        56802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         205906                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       5239956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            5239956                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       5239956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data      1917057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        14200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data      1853155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      1796354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data      1682750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.dtb.walker        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst       127804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data      1696951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         7100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data      1618848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst        56802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data        21301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           16089080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      1528                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      738                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   12224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5904                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               390912                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                188928                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                391168                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             188928                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            1544                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            1528                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            1496                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            1528                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            1576                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            1480                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            1448                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            1616                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             799                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             752                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             696                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             720                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             720                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             720                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             752                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             745                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                 37558844000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               12224                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5904                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  1247                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  1314                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  1338                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  1351                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  1355                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  1357                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  1386                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  1391                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                   280                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                   213                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                  189                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                  176                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                  172                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                  170                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                  141                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                  136                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  228                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  231                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  231                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  233                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  241                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  248                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  250                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  251                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  251                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  250                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  255                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  256                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  255                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  253                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  251                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  249                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  247                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  246                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  237                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         2514                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   230.644391                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   206.476700                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    65.943011                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          232      9.23%      9.23% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           10      0.40%      9.63% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            7      0.28%      9.90% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            2      0.08%      9.98% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            5      0.20%     10.18% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           10      0.40%     10.58% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          230      9.15%     19.73% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         2018     80.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         2514                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          236                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    51.559322                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    41.380797                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    38.808760                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-15            1      0.42%      0.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-23           27     11.44%     11.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-31           40     16.95%     28.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-39           49     20.76%     49.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-47           24     10.17%     59.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-55           16      6.78%     66.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-63           11      4.66%     71.19% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-71           11      4.66%     75.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-79            7      2.97%     78.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-87           10      4.24%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::88-95            7      2.97%     86.02% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::96-103            7      2.97%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-111            4      1.69%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-119            2      0.85%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::120-127            4      1.69%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-135            6      2.54%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::136-143            3      1.27%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::144-151            1      0.42%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::152-159            3      1.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::168-175            1      0.42%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-199            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::304-311            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          236                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          236                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    25.016949                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.760353                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     3.825965                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              6      2.54%      2.54% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17              2      0.85%      3.39% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              2      0.85%      4.24% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            193     81.78%     86.02% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             29     12.29%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::40              3      1.27%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::48              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          236                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  385064464                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat             592125664                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 39091200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   31521.32                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              48471.32                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      10.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       5.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   10.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    5.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.16                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                    10.06                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.60                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  10681                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4925                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.42                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                 16574953.22                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  86.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE  32662717194                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3168100800                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     224603230                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          2698617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          2646604.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2               2627856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          2711923.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               1820496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          1785408.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               1772760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               1829472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         10268044.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         9996979.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         9848716.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         10160716.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        4651499.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        4595097.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        4588462.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        4695045.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      12664281922.560001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      3706349431.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      3706329349.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      3706751897.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      3707515131.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       40855977264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       40855994880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       40855624224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       40854954720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        57246047276.160004                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        57245630241.600006                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        57245495838.720001                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        57246148931.519997                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.873134                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.872566                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.872383                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.873272                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               18429                       # Transaction distribution
system.membus.trans_dist::ReadResp              18429                       # Transaction distribution
system.membus.trans_dist::WriteReq                 27                       # Transaction distribution
system.membus.trans_dist::WriteResp                27                       # Transaction distribution
system.membus.trans_dist::Writeback             11949                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         786189                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            3162                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq          111                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6233                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6231                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       850799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       850989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 850989                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave      9354241                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9354621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9354621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq      9214500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    303009000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        27000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        13500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    197158500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq       101000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    393172843                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp      1581000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq        57995                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq      3116500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    102811500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          111                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          159                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            8                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback          436                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq          161                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp           19                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           41                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           61                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       434495                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      1186484                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        26000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      1685987                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        17000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       616999                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp       140000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq       242499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       451000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           761                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                          243                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             2996980                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime            1803484                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                           783342                       # Total snoops (count)
system.membus.snoop_fanout::samples            823044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  823044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              823044                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               60500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                  95                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           211036000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer5.succeeded               39703                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy          407415000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer3.succeeded              27849                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              18360                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             18360                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            11949                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq              60                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          3102                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp           3162                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             6231                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            6231                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2605                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port          919                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port          975                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port          963                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port          958                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port          896                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port          914                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port          978                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port          959                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port          945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port          991                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port          925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port          901                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port          964                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port          967                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port          966                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total        16827                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2542                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         1002                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port          944                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port          963                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port          922                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port          924                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port          996                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port          942                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port          949                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port          969                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port          989                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port          921                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port          930                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port          950                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port          976                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port          910                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total        16830                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2519                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port          933                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port          928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port          975                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port          915                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         1015                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port          978                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port          954                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port          970                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port          953                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port          927                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port          984                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         1027                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port          962                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port          919                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port          966                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total        16925                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2448                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port          968                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port          990                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port          908                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port          962                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port          969                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port          948                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         1011                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port          934                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port          978                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port          939                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port          980                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port          947                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port          994                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port          928                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port          971                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total        16875                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                 67457                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       152320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       142336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       146176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       147968                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       146176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       139264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       139008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       149760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       145408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       143616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       140288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       145408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       146944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       148992                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      2329601                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       152064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       144384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       140032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       139520                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       151040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       144128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       144384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       148224                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       153344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       140032                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       148480                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       151040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       140800                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      2334720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       150272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       143872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       143872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       139264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       152576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       150272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       144128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       144896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       144128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       152576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       145664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       141056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       146176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      2341632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       148736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       145152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       152064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       140288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       149248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       145152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       151552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       141312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       150272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       140544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       148736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       146432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       151296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       142080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      2348288                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total                9354241                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     25698400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    180803466                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    112319000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq        83200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      4342800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp      4424838                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      8719800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     61018365                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq           14                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            4                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            9                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        28600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp          900                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         1600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         7600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                           29                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           1                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime              38600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime               900                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           13670000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               5436                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy            9078600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               2279                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy            9167400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               2291                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy            9217400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               2281                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy            8989200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               2244                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy            9135200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               2274                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy            9209800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               2293                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy            9216800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               2316                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy            9106400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded               2276                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy            9294800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded               2302                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy           9269400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded              2301                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy           9087200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              2274                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy           9092800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              2272                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy           9284600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              2313                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy           9176800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              2270                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy           9166800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              2280                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy          60887309                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded              6901                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy          61122443                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded              6905                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy          62272532                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded              6999                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy          61965885                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded              6949                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        18360                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        18360                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        11949                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq           60                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         3102                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp         3162                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         6231                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         6231                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave        16827                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave        16830                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave        16925                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave        16875                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total        67457                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      2329601                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      2334720                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      2341632                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      2348288                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total      9354241                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     14688000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp     73440000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     47796000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq        48000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      2481600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp      2529600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      4984800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     24924000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           47                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp            3                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            9                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       151800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp         5200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        28000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                    59                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       185000                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     17617700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded         9926                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     17607200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded         9925                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     17307200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded         9926                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     17467200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded         9926                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy    100894400                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.3                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded        27754                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3220268                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3205376                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        14892                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                27                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               27                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             8469                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             218                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        786196                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         786414                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       259273                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       259273                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           393389                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          393389                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       785837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         2878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       785731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side         2862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       786271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         2861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       786845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         2864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         1176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       783680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         2852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         1186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       785607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side         2796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          680                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          381                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4739375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       169472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      2803524                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         3956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       170240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      2790720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side         3932                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       135424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      2820156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side         3928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       142848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      2858304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         3932                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       150528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      2891320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side         3912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       151808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      2929720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           28                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side         3680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        87040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        41485                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           24                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18166009                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1619999858                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp   1829712427                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        27000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        13500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback    275681117                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq       109000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    393177341                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp      1594992                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq    129643985                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    232358669                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    207483989                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       253668                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp          466                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           16                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback          446                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           37                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq        11324                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq       103979                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq        23576                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           11                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    359835476                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp      5020895                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       848497                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback      9198907                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       566500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     86559495                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp        29000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    140888997                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     43151798                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp        78496                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       394638                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                         479                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                24500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          641049670                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime           5128391                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         4587836                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4667744                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               4667744    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4667744                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2651822470                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            4667840                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          21533927                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded               662                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       21064741128                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            58.4                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            774320                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           1899954                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              1889                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          21627448                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded               665                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       21051953124                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            58.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            774254                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           1888963                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              1879                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         17212927                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded              529                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      21068187430                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           58.4                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           774694                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          1886968                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             1879                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy         18157928                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded              558                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      21083514818                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           58.5                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           775185                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          1890453                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             1881                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy         19133915                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded              588                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy      20975066611                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           58.2                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded           771842                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          1882956                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             1874                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy         19289425                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded              593                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy      21033341034                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           58.3                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded           773641                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy             7000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          1884957                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             1876                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         11050000                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              340                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          5446998                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              202                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                6                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples         3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0         3604    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total         3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples         3604                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0         3604    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total         3604                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples         3604                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0         3604    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total         3604                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples         3604                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0         3604    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total         3604                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples         3604                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0             3604    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total         3604                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples         3604                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0            3604    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total         3604                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     24832                       # number of replacements
system.l2.tags.tagsinuse                  8093.144849                       # Cycle average of tags in use
system.l2.tags.total_refs                       56834                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24832                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.288740                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3225.531917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     3.980196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    29.429595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   809.850234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     3.316068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    11.345372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   810.820869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     3.791764                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    23.262265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   819.739133                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     2.899476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.itb.walker     0.469824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    32.204511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   724.788241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     2.583707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.itb.walker     0.021830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    12.130884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   745.171744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     0.584692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     3.763249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data   674.358265                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     2.696505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   115.066354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    35.338156                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.393742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000486                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.003592                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.098859                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001385                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.098977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.100066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.itb.walker     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.003931                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.088475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.090963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000071                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.082319                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.014046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.004314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987933                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1012                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5605                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1184                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.003052                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.987915                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    670594                       # Number of tag accesses
system.l2.tags.data_accesses                   670594                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker          966                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst          572                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data         4588                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker          960                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst          619                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data         4497                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker          961                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          487                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data         4570                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker          962                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst          496                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         4723                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker          957                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker            4                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst          274                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         4759                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker          903                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker            7                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst          541                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data         4991                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          192                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           65                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   37099                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8469                       # number of Writeback hits
system.l2.Writeback_hits::total                  8469                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   19                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu7.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   150                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker          966                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst           572                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data          4611                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker          960                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst           619                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data          4524                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker          961                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           487                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data          4590                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker          962                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst           496                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          4740                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker          957                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst           274                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data          4786                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker          903                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker            7                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst           541                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          5018                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           192                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            74                       # number of demand (read+write) hits
system.l2.demand_hits::total                    37249                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker          966                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst          572                       # number of overall hits
system.l2.overall_hits::system.cpu0.data         4611                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker          960                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst          619                       # number of overall hits
system.l2.overall_hits::system.cpu1.data         4524                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker          961                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          487                       # number of overall hits
system.l2.overall_hits::system.cpu2.data         4590                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker          962                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst          496                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         4740                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker          957                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker            4                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst          274                       # number of overall hits
system.l2.overall_hits::system.cpu4.data         4786                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker          903                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker            7                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst          541                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         5018                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          192                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           74                       # number of overall hits
system.l2.overall_hits::total                   37249                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst           90                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         4135                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst           46                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         4168                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         4104                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst           62                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         3912                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker           21                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst          314                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         3907                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           17                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst           52                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data         3634                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          148                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           27                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 24771                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          529                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data          548                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data          534                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data          466                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data          523                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data          501                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3102                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         1039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          996                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         1064                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data         1073                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         1033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         1025                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6234                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst           90                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         5174                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data         5164                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         5168                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst           62                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         4985                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker           21                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst          314                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         4940                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           17                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data         4659                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          148                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31005                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst           90                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         5174                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst           46                       # number of overall misses
system.l2.overall_misses::system.cpu1.data         5164                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst           42                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         5168                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst           62                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         4985                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker           21                       # number of overall misses
system.l2.overall_misses::system.cpu4.itb.walker            3                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst          314                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         4940                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           17                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst           52                       # number of overall misses
system.l2.overall_misses::system.cpu5.data         4659                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          148                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           31                       # number of overall misses
system.l2.overall_misses::total                 31005                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker      2580500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     11225500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    461639796                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      2713000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst      6080000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data    465061823                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker      2633000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst      4864000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    458303868                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker      2554500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst      7165500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    429865789                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      2431500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.itb.walker       423500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst     39604500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    431367820                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      2119500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst      6023000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data    394131379                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       259000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     19460000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      3541500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2754048975                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data       596000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data       195500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       260500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data       326000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data       273500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data       196000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       131500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1979000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       283500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       609000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    141622211                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    133505282                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    142230265                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data    145467732                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    137345236                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    137768263                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       576500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     838515489                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker      2580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     11225500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    603262007                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      2713000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst      6080000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data    598567105                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker      2633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst      4864000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    600534133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker      2554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst      7165500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    575333521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      2431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.itb.walker       423500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst     39604500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    568713056                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      2119500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst      6023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data    531899642                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       259000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     19460000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      4118000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3592564464                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker      2580500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     11225500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    603262007                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      2713000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst      6080000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data    598567105                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker      2633000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst      4864000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    600534133                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker      2554500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst      7165500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    575333521                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      2431500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.itb.walker       423500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst     39604500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    568713056                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      2119500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst      6023000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data    531899642                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       259000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     19460000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      4118000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3592564464                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker          989                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst          662                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data         8723                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker          983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst          665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data         8665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker          982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst          529                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data         8674                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker          983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst          558                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         8635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker          978                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst          588                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data         8666                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker          920                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker            7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst          593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         8625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            6                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           92                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               61870                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8469                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8469                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          531                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data          549                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data          534                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data          466                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data          524                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data          503                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3109                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         1062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         1023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         1084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         1090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         1060                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         1052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6384                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker          989                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst          662                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data         9785                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker          983                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst          665                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data         9688                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker          982                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst          529                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data         9758                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker          983                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst          558                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         9725                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker          978                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst          588                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data         9726                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker          920                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst          593                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         9677                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            6                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          340                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          105                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                68254                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker          989                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst          662                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data         9785                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker          983                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst          665                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data         9688                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker          982                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst          529                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data         9758                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker          983                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst          558                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         9725                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker          978                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst          588                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data         9726                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker          920                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst          593                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         9677                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            6                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          340                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          105                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               68254                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.023256                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.135952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.474034                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.023398                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.069173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.481016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.021385                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.079395                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.473138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.021363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.453040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.021472                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.itb.walker     0.428571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.534014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.450842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.018478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.087690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.421333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.435294                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.293478                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.400372                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.636364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.583333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.996234                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.998179                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.998092                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.996024                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.997748                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.978343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.973607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.981550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.984404                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.974528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.974335                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.307692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976504                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.023256                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.135952                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.528769                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.023398                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.069173                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.533031                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.021385                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.079395                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.529617                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.021363                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.111111                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.512596                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.021472                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.itb.walker     0.428571                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.534014                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.507917                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.018478                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.087690                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.481451                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.435294                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.295238                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.454259                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.023256                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.135952                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.528769                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.023398                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.069173                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.533031                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.021385                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.079395                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.529617                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.021363                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.111111                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.512596                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.021472                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.itb.walker     0.428571                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.534014                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.507917                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.018478                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.087690                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.481451                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.435294                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.295238                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.454259                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 112195.652174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 124727.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 111642.030472                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 117956.521739                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 132173.913043                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 111579.132198                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 125380.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 115809.523810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 111672.482456                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker 121642.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 115572.580645                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 109883.892894                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 115785.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.itb.walker 141166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 126128.980892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 110408.963399                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 124676.470588                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 115826.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 108456.626032                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       259000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 131486.486486                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 131166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 111180.371200                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data 39733.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data 27928.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data 37214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data        32600                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data        54700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 65333.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        13150                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 34719.298246                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   122.873346                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   517.335766                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   121.722846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   140.557940                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data   124.282983                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data   129.740519                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   196.324952                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 136306.266603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 134041.447791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 133675.061090                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 135571.045666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 132957.634076                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 134408.061463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       144125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134506.815688                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 112195.652174                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 124727.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 116594.898918                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 117956.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 132173.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 115911.523044                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 125380.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 115809.523810                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 116202.425116                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker 121642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 115572.580645                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 115412.943029                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 115785.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.itb.walker 141166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 126128.980892                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 115124.100405                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 124676.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 115826.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 114166.053230                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       259000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 131486.486486                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 132838.709677                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115870.487470                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 112195.652174                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 124727.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 116594.898918                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 117956.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 132173.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 115911.523044                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 125380.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 115809.523810                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 116202.425116                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker 121642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 115572.580645                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 115412.943029                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 115785.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.itb.walker 141166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 126128.980892                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 115124.100405                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 124676.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 115826.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 114166.053230                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       259000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 131486.486486                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 132838.709677                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115870.487470                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11949                       # number of writebacks
system.l2.writebacks::total                     11949                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data         1013                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data         1015                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           31                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data         1025                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data         1052                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data         1021                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.dtb.walker           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data         1042                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               6411                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data         1013                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data         1015                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data         1025                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data         1052                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data         1021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.dtb.walker           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data         1042                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6411                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data         1013                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data         1015                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data         1025                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data         1052                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data         1021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.dtb.walker           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data         1042                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6411                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst           63                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         3122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         3153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         3079                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         2860                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.itb.walker            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst          279                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         2886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data         2592                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18360                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            57                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          529                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data          548                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data          534                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data          466                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data          523                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data          501                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3102                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         1039                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          996                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         1064                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data         1073                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         1033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         1025                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6234                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst           63                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         4161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data         4149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         4143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         3933                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.itb.walker            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst          279                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         3919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data         3617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst           63                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         4161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data         4149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         4143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         3933                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.itb.walker            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst          279                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         3919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data         3617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24594                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      1008000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst      7435000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    374533016                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      1280000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst      4570000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data    377129535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      1203000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst      1285500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    369815101                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       680000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst      3448000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    343129506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1183000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.itb.walker       390500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst     32590000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    344154528                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker       371500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst      2904000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data    309909614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       248000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     17832000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      3244500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2198344300                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data       822500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data       384000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data       379500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data       542500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data       284000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data       163000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       544500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3120000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     28833999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data     29888000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     29058499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data     25415000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data     28539500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data     27282000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    169071498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    130193211                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    122549282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    130526265                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data    133664732                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    125982236                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    126493263                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       532500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    769941489                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      1008000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst      7435000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    504726227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      1280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst      4570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data    499678817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      1203000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst      1285500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    500341366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst      3448000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    476794238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1183000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.itb.walker       390500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst     32590000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    470136764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker       371500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst      2904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data    436402877                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     17832000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      3777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2968285789                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      1008000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst      7435000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    504726227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      1280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst      4570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data    499678817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      1203000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst      1285500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    500341366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst      3448000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    476794238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1183000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.itb.walker       390500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst     32590000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    470136764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker       371500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst      2904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data    436402877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     17832000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      3777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2968285789                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       260000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       253000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       231000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       247500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data       202500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       204500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1438500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       111500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data        83500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data        88500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data        82500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data        80000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        54500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       580500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       371500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       336500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       319500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data       327500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data       285000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data       284500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        94500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2019000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.008089                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.095166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.357904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.010173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.054135                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.363878                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.010183                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.020794                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.354969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.006104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.051971                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.331210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.010225                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.itb.walker     0.428571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.474490                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.333026                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.002174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.042159                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.300522                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.435294                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.293478                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.296751                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.636364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.583333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.909091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.996234                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.998179                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.998092                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.996024                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.997748                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.978343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.973607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.981550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.984404                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.974528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.974335                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976504                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.008089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.095166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.425243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.010173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.054135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.428262                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.010183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.020794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.424575                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.006104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.051971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.404422                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.010225                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.itb.walker     0.428571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.474490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.402941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.002174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.042159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.373773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.435294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.295238                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.360331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.008089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.095166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.425243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.010173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.054135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.428262                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.010183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.020794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.424575                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.006104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.051971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.404422                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.010225                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.itb.walker     0.428571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.474490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.402941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.002174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.042159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.373773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.435294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.295238                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.360331                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker       126000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 118015.873016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 119965.732223                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       128000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 126944.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 119609.747859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       120300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 116863.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 120108.834362                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 118896.551724                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 119975.351748                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker       118300                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.itb.walker 130166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 116810.035842                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 119249.663202                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker       185750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst       116160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 119563.894290                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       248000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120486.486486                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 120166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 119735.528322                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54857.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54214.285714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data        54250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data        56800                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54450                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54736.842105                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54506.614367                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54540.145985                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54416.664794                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54538.626609                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54568.833652                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54455.089820                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54504.029014                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 125306.266603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 123041.447791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 122675.061090                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 124571.045666                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 121957.634076                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 123408.061463                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       133125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123506.815688                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker       126000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 118015.873016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 121299.261476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       128000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 126944.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 120433.554350                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       120300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 116863.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 120767.889452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 118896.551724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 121229.147724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker       118300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.itb.walker 130166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 116810.035842                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 119963.450880                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker       185750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst       116160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 120653.269837                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       248000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120486.486486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 121838.709677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120691.460885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker       126000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 118015.873016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 121299.261476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       128000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 126944.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 120433.554350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       120300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 116863.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 120767.889452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 113333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 118896.551724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 121229.147724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker       118300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.itb.walker 130166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 116810.035842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 119963.450880                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker       185750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst       116160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 120653.269837                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       248000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120486.486486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 121838.709677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 120691.460885                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        761                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples         6076                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271         6076    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total          6076                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         3025                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.915702                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.531152                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     4.636364                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.03%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.03% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         3024     99.97%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         3025                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples          3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     43045504.994451                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    31532284.347917                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07         1595     44.26%     44.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07         1468     40.73%     84.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08          478     13.26%     98.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08           42      1.17%     99.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08            2      0.06%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08            3      0.08%     99.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08            5      0.14%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08            1      0.03%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08            2      0.06%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.03%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08            3      0.08%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total            3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        43140886.255635      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   1555456                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples         3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    21387791.342952                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   24660610.887445                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         1620     44.95%     44.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1229     34.10%     79.05% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     79.05% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          556     15.43%     94.48% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07          153      4.25%     98.72% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     98.72% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           32      0.89%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08            8      0.22%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08            3      0.08%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.92% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            2      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total           3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       21471067.899297      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 774145                       # Number of bytes written
system.Lmon0.readLatencyHist::samples            6076                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       102132.290981                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      100402.077224                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      22985.182074                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535            6      0.10%      0.10% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303         5060     83.28%     83.38% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          516      8.49%     91.87% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          276      4.54%     96.41% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          118      1.94%     98.35% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375           76      1.25%     99.61% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143           17      0.28%     99.88% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            3      0.05%     99.93% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            2      0.03%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            2      0.03%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total              6076                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples                6076                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           6183759.216590                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          19831890.621134                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows              6075     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             83000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value        1517930000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                  6076                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              3025                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         11919100.826446                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        16131520.539144                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.03%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.03%      0.10% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            3022     99.90%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           34000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       241573000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                3025                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                  9101                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             3961683.331502                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            2364838.815067                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 2      0.02%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 1      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 1      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows                9094     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               34000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            16919000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                    9101                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples         3604                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.015538                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.123698                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0             3548     98.45%     98.45% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1               56      1.55%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total         3604                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples         3604                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0            3604    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total         3604                       # Outstanding write transactions
system.Lmon0.readTransHist::samples              3604                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             1.681465                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.227441                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                  1587     44.03%     44.03% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1952     54.16%     98.20% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                    44      1.22%     99.42% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                     5      0.14%     99.56% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                     5      0.14%     99.69% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   3      0.08%     99.78% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   2      0.06%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   3      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total                3604                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples             3604                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.835461                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.963305                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   1620     44.95%     44.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1229     34.10%     79.05% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    556     15.43%     94.48% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                    153      4.25%     98.72% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     32      0.89%     99.61% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      8      0.22%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      3      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      2      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total               3604                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples         6099                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271         6099    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total          6099                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         3021                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         3021    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         3021                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples          3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     43194672.586016                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    32324878.295050                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07         1572     43.62%     43.62% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07         1498     41.56%     85.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          461     12.79%     97.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08           53      1.47%     99.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08            2      0.06%     99.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08            4      0.11%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08            2      0.06%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            2      0.06%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.03%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.03%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            3      0.08%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total            3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        43304191.124608      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   1561344                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples         3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    21387791.342952                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   25294171.032267                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07         2842     78.86%     78.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          563     15.62%     94.48% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          152      4.22%     98.70% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08           41      1.14%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08            2      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08            2      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total           3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       21449739.529011      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 773376                       # Number of bytes written
system.Lmon1.readLatencyHist::samples            6099                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       101580.570585                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      99983.699836                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      22339.956539                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535            1      0.02%      0.02% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303         5171     84.78%     84.80% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071          469      7.69%     92.49% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839          265      4.34%     96.84% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607          101      1.66%     98.49% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375           63      1.03%     99.52% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           19      0.31%     99.84% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            8      0.13%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679            0      0.00%     99.97% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            1      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            1      0.02%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total              6099                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples                6099                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           5911658.796524                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          4158889.558715                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               1      0.02%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               1      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows              6096     99.95%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value              9000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          37028000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                  6099                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              3021                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         11932152.267461                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        15966964.092041                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            3020     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           86000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       209009000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                3021                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                  9120                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             3953390.131579                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            2356279.882606                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 1      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 1      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 1      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 2      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                1      0.01%      0.10% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows                9111     99.90%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value                9000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            16089000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                    9120                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples         3604                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.014706                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.120390                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0             3551     98.53%     98.53% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1               53      1.47%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total         3604                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples         3604                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0            3604    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total         3604                       # Outstanding write transactions
system.Lmon1.readTransHist::samples              3604                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             1.687292                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            1.256742                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                  1569     43.53%     43.53% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  1962     54.44%     97.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                    53      1.47%     99.45% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                     6      0.17%     99.61% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                     2      0.06%     99.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   3      0.08%     99.75% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   1      0.03%     99.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   2      0.06%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   3      0.08%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   1      0.03%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total                3604                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples             3604                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.835461                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.988054                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   1634     45.34%     45.34% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1208     33.52%     78.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    563     15.62%     94.48% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                    152      4.22%     98.70% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     38      1.05%     99.75% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      3      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      0      0.00%     99.83% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      2      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total               3604                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples         6220                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271         6220    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total          6220                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2927                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2927    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2927                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples          3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     44082574.916759                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    31965114.491650                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07         1535     42.59%     42.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07         1501     41.65%     84.24% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08          495     13.73%     97.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08           49      1.36%     99.33% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08            5      0.14%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08            4      0.11%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08            3      0.08%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08            1      0.03%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.03%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08            5      0.14%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08            1      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total            3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        44163316.739639      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   1592320                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples         3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    20698779.134295                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   23996959.023206                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         1657     45.98%     45.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1218     33.80%     79.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     79.77% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          545     15.12%     94.89% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07          153      4.25%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.14% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           21      0.58%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08            4      0.11%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            1      0.03%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            3      0.08%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            2      0.06%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total           3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       20782319.629731      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 749312                       # Number of bytes written
system.Lmon2.readLatencyHist::samples            6220                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       101549.935691                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      99874.195280                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      22592.039937                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            9      0.14%      0.14% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.14% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            3      0.05%      0.19% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303         5275     84.81%     85.00% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          306      4.92%     89.92% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          160      2.57%     92.49% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          155      2.49%     94.98% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          108      1.74%     96.72% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223           85      1.37%     98.09% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           17      0.27%     98.36% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991           24      0.39%     98.75% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375           42      0.68%     99.42% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759           11      0.18%     99.60% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143           24      0.39%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            1      0.02%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total              6220                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples                6220                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           6037012.700965                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          19337148.897858                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               2      0.03%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               1      0.02%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows              6217     99.95%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             41000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value        1497672000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                  6220                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2927                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         12318143.833276                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        16843810.253480                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2926     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           93000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       258971000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2927                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                  9147                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             3941752.159178                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            2336018.195509                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 1      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 2      0.02%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 1      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 1      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 1      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 1      0.01%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 3      0.03%      0.12% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                1      0.01%      0.13% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows                9135     99.87%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               30000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            18053000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                    9147                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples         3604                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.015261                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.122605                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0             3549     98.47%     98.47% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1               55      1.53%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total         3604                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples         3604                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0            3604    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total         3604                       # Outstanding write transactions
system.Lmon2.readTransHist::samples              3604                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             1.721976                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.248860                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                  1530     42.45%     42.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  2002     55.55%     98.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                    49      1.36%     99.36% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                     8      0.22%     99.58% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                     3      0.08%     99.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   2      0.06%     99.72% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   4      0.11%     99.83% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   1      0.03%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   2      0.06%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   0      0.00%     99.92% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.03%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total                3604                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples             3604                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.808546                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.937381                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   1657     45.98%     45.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1218     33.80%     79.77% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    545     15.12%     94.89% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                    153      4.25%     99.14% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     21      0.58%     99.72% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      4      0.11%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      1      0.03%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      3      0.08%     99.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      2      0.06%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total               3604                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples         6196                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271         6196    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total          6196                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2977                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2977    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2977                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples          3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     43876581.576027                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    31247591.318707                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07         1509     41.87%     41.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07         1559     43.26%     85.13% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08          461     12.79%     97.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08           56      1.55%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08            0      0.00%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08            5      0.14%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08            5      0.14%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08            1      0.03%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            1      0.03%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08            4      0.11%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            1      0.03%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            1      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total            3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        43992911.658972      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   1586176                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples         3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    21068146.503885                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   25400482.222715                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-3.35544e+07         2849     79.05%     79.05% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-6.71089e+07          564     15.65%     94.70% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.00663e+08          151      4.19%     98.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.34218e+08           31      0.86%     99.75% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.67772e+08            3      0.08%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-2.01327e+08            2      0.06%     99.89% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.34881e+08            2      0.06%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.0199e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-3.69099e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total           3604                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       21137330.214454      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 762112                       # Number of bytes written
system.Lmon3.readLatencyHist::samples            6196                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       102440.300194                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      100634.830949                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      23498.946337                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            3      0.05%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            0      0.00%      0.05% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303         5146     83.05%     83.10% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          348      5.62%     88.72% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          169      2.73%     91.45% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          186      3.00%     94.45% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          104      1.68%     96.13% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          100      1.61%     97.74% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607           25      0.40%     98.14% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991           38      0.61%     98.76% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375           54      0.87%     99.63% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            6      0.10%     99.73% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143           11      0.18%     99.90% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            3      0.05%     99.95% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            2      0.03%     99.98% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            1      0.02%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total              6196                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples                6196                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           5819114.751453                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          4053108.604162                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.02%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               2      0.03%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.05% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               1      0.02%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.06% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows              6192     99.94%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             53000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          41901000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                  6196                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2977                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         12613246.221028                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        31658874.064444                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             1      0.03%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.03%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.07% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2975     99.93%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           53000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      1496939000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2977                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                  9173                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             3930582.688324                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            2338355.792126                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 2      0.02%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 1      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 2      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 1      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 3      0.03%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.01%      0.12% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows                9162     99.88%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               53000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            14786000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                    9173                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples         3604                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.015816                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.124780                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0             3547     98.42%     98.42% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1               57      1.58%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total         3604                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples         3604                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0            3604    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total         3604                       # Outstanding write transactions
system.Lmon3.readTransHist::samples              3604                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             1.713651                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            1.220885                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                  1507     41.81%     41.81% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  2025     56.19%     98.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                    53      1.47%     99.47% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                     6      0.17%     99.64% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                     4      0.11%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   0      0.00%     99.75% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   1      0.03%     99.78% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   2      0.06%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   4      0.11%     99.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total                3604                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples             3604                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.822974                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.992206                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   1664     46.17%     46.17% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1185     32.88%     79.05% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    564     15.65%     94.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                    151      4.19%     98.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     29      0.80%     99.69% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      2      0.06%     99.75% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      3      0.08%     99.83% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      2      0.06%     99.89% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      2      0.06%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     1      0.03%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%     99.97% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     1      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total               3604                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples        24704                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271        24704    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total          24704                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        11950                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.978661                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.881235                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.332686                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        11949     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         11950                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples           3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      174199334.073252                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     164294438.079850                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     98795034.600003                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08          917     25.44%     25.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08         2651     73.56%     99.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08           10      0.28%     99.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08            5      0.14%     99.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08            2      0.06%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            6      0.17%     99.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            2      0.06%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            1      0.03%     99.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            2      0.06%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            3      0.08%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            1      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            1      0.03%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            3      0.08%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total             3604                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         174601305.778854      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                    6295296                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples          3604                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     84542508.324084                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    67708857.576518                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07         1580     43.84%     43.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08         1399     38.82%     82.66% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08          452     12.54%     95.20% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08          141      3.91%     99.11% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           19      0.53%     99.64% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08            2      0.06%     99.69% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08            2      0.06%     99.75% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08            2      0.06%     99.81% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            1      0.03%     99.83% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            1      0.03%     99.86% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            2      0.06%     99.92% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            1      0.03%     99.94% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            1      0.03%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            1      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total            3604                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        84840457.272493      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 3058945                       # Number of bytes written
system.Hmon.readLatencyHist::samples            24591                       # Read request-response latency
system.Hmon.readLatencyHist::mean        110575.840755                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       108949.365383                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       23047.214969                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535           19      0.08%      0.08% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303            3      0.01%      0.09% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071        22305     90.70%     90.79% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         1200      4.88%     95.67% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607          609      2.48%     98.15% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          183      0.74%     98.89% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          194      0.79%     99.68% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           69      0.28%     99.96% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            5      0.02%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            3      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              24591                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples                24704                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            1459489.738504                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1634246.145444                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                    70      0.28%      0.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000                24      0.10%      0.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000               43      0.17%      0.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              291      1.18%      1.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             1285      5.20%      6.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              251      1.02%      7.95% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              607      2.46%     10.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              175      0.71%     11.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000               96      0.39%     11.50% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              909      3.68%     15.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              864      3.50%     18.68% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              688      2.78%     21.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000               41      0.17%     21.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              333      1.35%     22.98% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              101      0.41%     23.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               48      0.19%     23.58% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000              130      0.53%     24.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               98      0.40%     24.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000               24      0.10%     24.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              77      0.31%     24.91% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows              18549     75.09%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            6498500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                  24704                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              11950                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          3017176.820084                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         4273109.995827                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000            462      3.87%      3.87% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000             25      0.21%      4.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000            506      4.23%      8.31% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000            152      1.27%      9.58% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             75      0.63%     10.21% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             71      0.59%     10.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000            158      1.32%     12.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000            166      1.39%     13.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000            156      1.31%     14.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             45      0.38%     15.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             74      0.62%     15.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000             25      0.21%     16.03% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000            184      1.54%     17.56% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             42      0.35%     17.92% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             25      0.21%     18.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             13      0.11%     18.23% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            33      0.28%     18.51% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9738     81.49%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        134804000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                11950                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                  36654                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              983665.166148                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1456802.159081                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     122      0.33%      0.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                  67      0.18%      0.52% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                105      0.29%      0.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000                889      2.43%      3.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               1435      3.91%      7.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                930      2.54%      9.68% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                935      2.55%     12.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                314      0.86%     13.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                251      0.68%     13.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               1320      3.60%     17.37% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               1192      3.25%     20.63% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               1079      2.94%     23.57% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                652      1.78%     25.35% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                646      1.76%     27.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                201      0.55%     27.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                614      1.68%     29.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                263      0.72%     30.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                665      1.81%     31.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                 98      0.27%     32.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               252      0.69%     32.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows                24624     67.18%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              6412000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                    36654                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples         3604                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.065760                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.280465                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              3398     94.28%     94.28% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               175      4.86%     99.14% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                31      0.86%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total          3604                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples         3604                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0             3604    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total         3604                       # Outstanding write transactions
system.Hmon.readTransHist::samples               3604                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              6.835738                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean             6.444763                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             3.878346                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                   2558     70.98%     70.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                  1019     28.27%     99.25% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                    6      0.17%     99.42% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                    7      0.19%     99.61% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    4      0.11%     99.72% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    2      0.06%     99.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    1      0.03%     99.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    4      0.11%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    0      0.00%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    0      0.00%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    0      0.00%     99.92% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    3      0.08%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                 3604                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples              3604                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             3.302442                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            2.644877                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                   950     26.36%     26.36% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1178     32.69%     59.05% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   851     23.61%     82.66% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                   452     12.54%     95.20% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                   121      3.36%     98.56% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  29      0.80%     99.36% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  10      0.28%     99.64% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   2      0.06%     99.69% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   1      0.03%     99.72% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   2      0.06%     99.78% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   1      0.03%     99.81% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   1      0.03%     99.83% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   1      0.03%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%     99.86% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   2      0.06%     99.92% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   1      0.03%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%     99.94% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   1      0.03%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   1      0.03%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total                3604                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                     3891278                       # DTB read hits
system.cpu0.dtb.read_misses                       578                       # DTB read misses
system.cpu0.dtb.write_hits                    1690669                       # DTB write hits
system.cpu0.dtb.write_misses                      396                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                 3891856                       # DTB read accesses
system.cpu0.dtb.write_accesses                1691065                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                          5581947                       # DTB hits
system.cpu0.dtb.misses                            974                       # DTB misses
system.cpu0.dtb.accesses                      5582921                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    14745906                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                14745906                       # ITB inst accesses
system.cpu0.itb.hits                         14745906                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                     14745906                       # DTB accesses
system.cpu0.numCycles                        72078657                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   13021326                       # Number of instructions committed
system.cpu0.committedOps                     13289597                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             10482107                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                     264017                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      1455628                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    10482107                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads           21639394                       # number of times the integer registers were read
system.cpu0.num_int_register_writes           7220881                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads            52561186                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes            7557716                       # number of times the CC registers were written
system.cpu0.num_mem_refs                      5582772                       # number of memory refs
system.cpu0.num_load_insts                    3891523                       # Number of load instructions
system.cpu0.num_store_insts                   1691249                       # Number of store instructions
system.cpu0.num_idle_cycles              31855.923158                       # Number of idle cycles
system.cpu0.num_busy_cycles              72046801.076842                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999558                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000442                       # Percentage of idle cycles
system.cpu0.Branches                          2106968                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                  7707599     57.99%     57.99% # Class of executed instruction
system.cpu0.op_class::IntMult                     159      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 2      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     57.99% # Class of executed instruction
system.cpu0.op_class::MemRead                 3891523     29.28%     87.27% # Class of executed instruction
system.cpu0.op_class::MemWrite                1691249     12.73%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  13290532                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements              662                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16205840                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              662                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         24480.120846                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29492474                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29492474                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     14745244                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       14745244                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     14745244                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        14745244                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     14745244                       # number of overall hits
system.cpu0.icache.overall_hits::total       14745244                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst          662                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          662                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst          662                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           662                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst          662                       # number of overall misses
system.cpu0.icache.overall_misses::total          662                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst     20740927                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20740927                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst     20740927                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20740927                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst     20740927                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20740927                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     14745906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     14745906                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     14745906                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     14745906                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     14745906                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     14745906                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000045                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000045                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 31330.705438                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31330.705438                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 31330.705438                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31330.705438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 31330.705438                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31330.705438                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst          662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          662                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst          662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst          662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          662                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst     19379073                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     19379073                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst     19379073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     19379073                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst     19379073                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     19379073                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 29273.524169                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29273.524169                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 29273.524169                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29273.524169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 29273.524169                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29273.524169                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry                69                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements             9826                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          200.923331                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10180101                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             9826                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1036.037146                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   200.923331                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.784857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.784857                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         11566461                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        11566461                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data      3124649                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3124649                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      1286636                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1286636                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data           53                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           53                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       231959                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       231959                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          393                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          393                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data      4411285                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4411285                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data      4411338                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4411338                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       237365                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       237365                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        65476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        65476                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           22                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       297218                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       297218                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       217721                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       217721                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       302841                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        302841                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       302863                       # number of overall misses
system.cpu0.dcache.overall_misses::total       302863                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data   3743040471                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3743040471                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data    593716665                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    593716665                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   3564253017                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3564253017                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   2269627954                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   2269627954                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data   1052749492                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total   1052749492                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data   4336757136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4336757136                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data   4336757136                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4336757136                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data      3362014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      3362014                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      1352112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1352112                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data           75                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           75                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       529177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       529177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       218114                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       218114                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data      4714126                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4714126                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data      4714201                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4714201                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.070602                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070602                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.048425                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048425                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.293333                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.293333                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.561661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.561661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.998198                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.998198                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.064241                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.064241                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.064245                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.064245                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 15769.133912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 15769.133912                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data  9067.699081                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  9067.699081                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 11992.049664                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11992.049664                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 10424.478824                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10424.478824                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 14320.244405                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 14320.244405                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 14319.204181                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14319.204181                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1166                       # number of writebacks
system.cpu0.dcache.writebacks::total             1166                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           20                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           20                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       237365                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       237365                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        65476                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        65476                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           22                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           22                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       297198                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       297198                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       174242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       174242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       302841                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       302841                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       302863                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       302863                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data   3192815501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3192815501                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data    462569305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    462569305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data       608501                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       608501                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   2874762482                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2874762482                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   2008030046                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   2008030046                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data    963423508                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    963423508                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data   3655384806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3655384806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data   3655993307                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3655993307                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data       404495                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total       404495                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       354500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       354500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data       758995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       758995                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.070602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.070602                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.048425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.048425                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.293333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.293333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.561623                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.561623                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.798857                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.798857                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.064241                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064241                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.064245                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064245                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 13451.079565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13451.079565                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data  7064.715392                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  7064.715392                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 27659.136364                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 27659.136364                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  9672.886365                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9672.886365                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 11524.374410                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11524.374410                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 12070.310183                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12070.310183                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 12071.442557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12071.442557                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             65925                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                     3888268                       # DTB read hits
system.cpu1.dtb.read_misses                       576                       # DTB read misses
system.cpu1.dtb.write_hits                    1690537                       # DTB write hits
system.cpu1.dtb.write_misses                      393                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                 3888844                       # DTB read accesses
system.cpu1.dtb.write_accesses                1690930                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                          5578805                       # DTB hits
system.cpu1.dtb.misses                            969                       # DTB misses
system.cpu1.dtb.accesses                      5579774                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    14733435                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                14733435                       # ITB inst accesses
system.cpu1.itb.hits                         14733435                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     14733435                       # DTB accesses
system.cpu1.numCycles                        72002752                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   13010676                       # Number of instructions committed
system.cpu1.committedOps                     13279014                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             10475346                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     263981                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      1453987                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    10475346                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           21623136                       # number of times the integer registers were read
system.cpu1.num_int_register_writes           7216333                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads            52519648                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes            7552622                       # number of times the CC registers were written
system.cpu1.num_mem_refs                      5579628                       # number of memory refs
system.cpu1.num_load_insts                    3888516                       # Number of load instructions
system.cpu1.num_store_insts                   1691112                       # Number of store instructions
system.cpu1.num_idle_cycles              113848.618940                       # Number of idle cycles
system.cpu1.num_busy_cycles              71888903.381060                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.998419                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.001581                       # Percentage of idle cycles
system.cpu1.Branches                          2104764                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                  7700184     57.98%     57.98% # Class of executed instruction
system.cpu1.op_class::IntMult                     133      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 2      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     57.98% # Class of executed instruction
system.cpu1.op_class::MemRead                 3888516     29.28%     87.27% # Class of executed instruction
system.cpu1.op_class::MemWrite                1691112     12.73%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  13279947                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      24                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements              665                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16176376                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              665                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         24325.377444                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29467535                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29467535                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     14732770                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14732770                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     14732770                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14732770                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     14732770                       # number of overall hits
system.cpu1.icache.overall_hits::total       14732770                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst          665                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          665                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst          665                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           665                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst          665                       # number of overall misses
system.cpu1.icache.overall_misses::total          665                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst     16399948                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     16399948                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst     16399948                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     16399948                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst     16399948                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     16399948                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     14733435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14733435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     14733435                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14733435                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     14733435                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14733435                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000045                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000045                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 24661.575940                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24661.575940                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 24661.575940                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24661.575940                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 24661.575940                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24661.575940                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst          665                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          665                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst          665                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          665                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst          665                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          665                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst     15040052                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     15040052                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst     15040052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     15040052                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst     15040052                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     15040052                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 22616.619549                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22616.619549                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 22616.619549                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22616.619549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 22616.619549                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22616.619549                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry                80                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements             9784                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          201.817443                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             843765                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             9784                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            86.239268                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   201.817443                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.788349                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.788349                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          115                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11560199                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11560199                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data      3121999                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3121999                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      1286586                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1286586                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data           67                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           67                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       232056                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       232056                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data           65                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data      4408585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4408585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data      4408652                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4408652                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       237766                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       237766                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        65630                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        65630                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           32                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       296336                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       296336                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       218016                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       218016                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       303396                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        303396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       303428                       # number of overall misses
system.cpu1.dcache.overall_misses::total       303428                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data   3745604299                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3745604299                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data    592585704                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    592585704                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   3554256603                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3554256603                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   2260573475                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2260573475                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data   1049449018                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total   1049449018                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data   4338190003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4338190003                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data   4338190003                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4338190003                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data      3359765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3359765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      1352216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1352216                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data           99                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total           99                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       528392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       528392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       218081                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       218081                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data      4711981                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4711981                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data      4712080                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4712080                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.070769                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070769                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.048535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.048535                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.323232                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.323232                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.560826                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.560826                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.999702                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.999702                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.064388                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.064388                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.064394                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.064394                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 15753.321749                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15753.321749                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data  9029.189456                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  9029.189456                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 11994.008838                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11994.008838                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 10368.842080                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10368.842080                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 14298.771253                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 14298.771253                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 14297.263282                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 14297.263282                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1213                       # number of writebacks
system.cpu1.dcache.writebacks::total             1213                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       237766                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       237766                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        65630                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        65630                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           32                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       296309                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       296309                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       174501                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       174501                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       303396                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       303396                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       303428                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       303428                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data   3195079671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3195079671                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data    461143276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    461143276                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data       788500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       788500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   2866762897                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2866762897                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   1998344525                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1998344525                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data    960260982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total    960260982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data   3656222947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3656222947                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data   3657011447                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3657011447                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       399499                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       399499                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       129500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       129500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data       528999                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       528999                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.070769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.048535                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048535                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.323232                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.323232                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.560775                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.560775                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.800166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.800166                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.064388                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064388                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.064394                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064394                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 13437.916569                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13437.916569                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data  7026.409813                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  7026.409813                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 24640.625000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24640.625000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  9674.909966                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9674.909966                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 11451.765463                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11451.765463                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 12050.992587                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12050.992587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 12052.320310                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12052.320310                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             65289                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                     3887685                       # DTB read hits
system.cpu2.dtb.read_misses                       574                       # DTB read misses
system.cpu2.dtb.write_hits                    1689163                       # DTB write hits
system.cpu2.dtb.write_misses                      394                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     1                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                 3888259                       # DTB read accesses
system.cpu2.dtb.write_accesses                1689557                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                          5576848                       # DTB hits
system.cpu2.dtb.misses                            968                       # DTB misses
system.cpu2.dtb.accesses                      5577816                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                    14732700                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                14732700                       # ITB inst accesses
system.cpu2.itb.hits                         14732700                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                     14732700                       # DTB accesses
system.cpu2.numCycles                        72010909                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                   13008433                       # Number of instructions committed
system.cpu2.committedOps                     13275816                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             10470588                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                     263639                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      1454516                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    10470588                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads           21616194                       # number of times the integer registers were read
system.cpu2.num_int_register_writes           7212894                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads            52508507                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes            7551557                       # number of times the CC registers were written
system.cpu2.num_mem_refs                      5577384                       # number of memory refs
system.cpu2.num_load_insts                    3887887                       # Number of load instructions
system.cpu2.num_store_insts                   1689497                       # Number of store instructions
system.cpu2.num_idle_cycles              107932.722203                       # Number of idle cycles
system.cpu2.num_busy_cycles              71902976.277797                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.998501                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.001499                       # Percentage of idle cycles
system.cpu2.Branches                          2105133                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                  7698935     57.99%     57.99% # Class of executed instruction
system.cpu2.op_class::IntMult                     127      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 2      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     57.99% # Class of executed instruction
system.cpu2.op_class::MemRead                 3887887     29.28%     87.27% # Class of executed instruction
system.cpu2.op_class::MemWrite                1689497     12.73%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                  13276448                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      28                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements              529                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           16156912                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              529                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         30542.366730                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29465929                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29465929                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst     14732171                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14732171                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst     14732171                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14732171                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst     14732171                       # number of overall hits
system.cpu2.icache.overall_hits::total       14732171                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst          529                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          529                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst          529                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           529                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst          529                       # number of overall misses
system.cpu2.icache.overall_misses::total          529                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst     12829427                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12829427                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst     12829427                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12829427                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst     12829427                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12829427                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst     14732700                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14732700                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst     14732700                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14732700                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst     14732700                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14732700                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 24252.224953                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24252.224953                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 24252.224953                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24252.224953                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 24252.224953                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24252.224953                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst          529                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          529                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst          529                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst          529                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst     11730573                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     11730573                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst     11730573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     11730573                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst     11730573                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     11730573                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 22174.996219                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22174.996219                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 22174.996219                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22174.996219                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 22174.996219                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22174.996219                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                64                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements             9776                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          202.689493                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10165147                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             9776                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1039.806363                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   202.689493                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.791756                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.791756                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          220                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11555792                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11555792                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data      3120695                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3120695                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      1284856                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1284856                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data           35                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           35                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       232270                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       232270                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data           93                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           93                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data      4405551                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4405551                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data      4405586                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4405586                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       237940                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       237940                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        65615                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        65615                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           30                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       296704                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       296704                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       217867                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       217867                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       303555                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        303555                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       303585                       # number of overall misses
system.cpu2.dcache.overall_misses::total       303585                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data   3743235150                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   3743235150                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data    599107623                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    599107623                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   3560452648                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3560452648                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   2265306466                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2265306466                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data   1047270522                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total   1047270522                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data   4342342773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4342342773                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data   4342342773                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4342342773                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data      3358635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3358635                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      1350471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1350471                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       528974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       528974                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       217960                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       217960                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data      4709106                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4709106                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data      4709171                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4709171                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.070844                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.070844                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.048587                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.048587                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.461538                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.461538                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.560905                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.560905                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.999573                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.999573                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.064461                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.064461                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.064467                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.064467                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 15731.844793                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15731.844793                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data  9130.650354                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9130.650354                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 12000.015665                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 12000.015665                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 10397.657589                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 10397.657589                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 14304.962109                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 14304.962109                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 14303.548505                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 14303.548505                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1258                       # number of writebacks
system.cpu2.dcache.writebacks::total             1258                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           26                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           26                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       237940                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       237940                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        65615                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        65615                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           30                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           30                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       296678                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       296678                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       174416                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       174416                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       303555                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       303555                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       303585                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       303585                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data   3191982824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3191982824                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data    467645361                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    467645361                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data       533502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       533502                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   2872159850                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2872159850                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   2003142534                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   2003142534                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data    958200478                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total    958200478                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data   3659628185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3659628185                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data   3660161687                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3660161687                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       396000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       396000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       303500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       303500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       699500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       699500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.070844                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.070844                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.048587                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.048587                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.461538                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.461538                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.560856                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.560856                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.800220                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.800220                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.064461                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.064461                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.064467                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.064467                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 13415.074489                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13415.074489                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data  7127.110584                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  7127.110584                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 17783.400000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 17783.400000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data  9681.067858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9681.067858                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 11484.855369                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 11484.855369                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 12055.898223                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12055.898223                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 12056.464209                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12056.464209                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             65898                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                     3889992                       # DTB read hits
system.cpu3.dtb.read_misses                       575                       # DTB read misses
system.cpu3.dtb.write_hits                    1690570                       # DTB write hits
system.cpu3.dtb.write_misses                      394                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                 3890567                       # DTB read accesses
system.cpu3.dtb.write_accesses                1690964                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                          5580562                       # DTB hits
system.cpu3.dtb.misses                            969                       # DTB misses
system.cpu3.dtb.accesses                      5581531                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    14740029                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                14740029                       # ITB inst accesses
system.cpu3.itb.hits                         14740029                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                     14740029                       # DTB accesses
system.cpu3.numCycles                        71971288                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   13015705                       # Number of instructions committed
system.cpu3.committedOps                     13283350                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             10477098                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                     263720                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      1454799                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    10477098                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads           21629905                       # number of times the integer registers were read
system.cpu3.num_int_register_writes           7217525                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads            52537798                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes            7556377                       # number of times the CC registers were written
system.cpu3.num_mem_refs                      5581085                       # number of memory refs
system.cpu3.num_load_insts                    3890193                       # Number of load instructions
system.cpu3.num_store_insts                   1690892                       # Number of store instructions
system.cpu3.num_idle_cycles              139670.800313                       # Number of idle cycles
system.cpu3.num_busy_cycles              71831617.199687                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.998059                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.001941                       # Percentage of idle cycles
system.cpu3.Branches                          2105676                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                  7702763     57.99%     57.99% # Class of executed instruction
system.cpu3.op_class::IntMult                     127      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 2      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     57.99% # Class of executed instruction
system.cpu3.op_class::MemRead                 3890193     29.28%     87.27% # Class of executed instruction
system.cpu3.op_class::MemWrite                1690892     12.73%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  13283977                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       8                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements              558                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           16146041                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              558                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         28935.557348                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         29480616                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        29480616                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     14739471                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14739471                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     14739471                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14739471                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     14739471                       # number of overall hits
system.cpu3.icache.overall_hits::total       14739471                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst          558                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          558                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst          558                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           558                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst          558                       # number of overall misses
system.cpu3.icache.overall_misses::total          558                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst     15628428                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     15628428                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst     15628428                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     15628428                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst     15628428                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     15628428                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     14740029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14740029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     14740029                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14740029                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     14740029                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14740029                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 28007.935484                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 28007.935484                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 28007.935484                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 28007.935484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 28007.935484                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 28007.935484                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst          558                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          558                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst          558                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          558                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst          558                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          558                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst     14466572                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     14466572                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst     14466572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     14466572                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst     14466572                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     14466572                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 25925.756272                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25925.756272                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 25925.756272                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25925.756272                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 25925.756272                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25925.756272                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                62                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             9719                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          203.064459                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             856189                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             9719                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            88.094351                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   203.064459                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.793221                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.793221                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          215                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11563976                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11563976                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data      3122836                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3122836                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      1286344                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1286344                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data           43                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total           43                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       231777                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       231777                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data           84                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data      4409180                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4409180                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data      4409223                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4409223                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       238031                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       238031                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data        65624                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        65624                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           25                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           25                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       297268                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       297268                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       217930                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       217930                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       303655                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        303655                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       303680                       # number of overall misses
system.cpu3.dcache.overall_misses::total       303680                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data   3715151720                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3715151720                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data    599408186                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    599408186                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   3572379418                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3572379418                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   2262439455                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   2262439455                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data   1044519511                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total   1044519511                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data   4314559906                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4314559906                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data   4314559906                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4314559906                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data      3360867                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3360867                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      1351968                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1351968                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           68                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       529045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       529045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       218014                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       218014                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data      4712835                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4712835                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data      4712903                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4712903                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.070824                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070824                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.048540                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048540                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.367647                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.367647                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.561895                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.561895                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.999615                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.999615                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.064431                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.064431                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.064436                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.064436                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 15607.848221                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 15607.848221                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data  9133.978209                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  9133.978209                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 12017.369572                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 12017.369572                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 10381.496146                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 10381.496146                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 14208.756339                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 14208.756339                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 14207.586624                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 14207.586624                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1440                       # number of writebacks
system.cpu3.dcache.writebacks::total             1440                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           22                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           22                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       238031                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       238031                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data        65624                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        65624                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           25                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           25                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       297246                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       297246                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       174243                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       174243                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       303655                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       303655                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       303680                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       303680                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data   3163607250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3163607250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data    467945788                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    467945788                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data       478500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       478500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   2883034082                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2883034082                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data   2000239545                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   2000239545                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data    955809489                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total    955809489                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data   3631553038                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3631553038                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data   3632031538                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3632031538                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data       426997                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       426997                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       365500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       365500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data       792497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       792497                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.070824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.070824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.048540                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.048540                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.367647                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.367647                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.561854                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.561854                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.799228                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.799228                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.064431                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064431                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.064436                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064436                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 13290.736291                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13290.736291                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data  7130.711142                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  7130.711142                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data        19140                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        19140                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data  9699.151820                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9699.151820                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 11479.597717                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 11479.597717                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 11959.470577                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11959.470577                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 11960.061703                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11960.061703                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             65818                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                     3877027                       # DTB read hits
system.cpu4.dtb.read_misses                       571                       # DTB read misses
system.cpu4.dtb.write_hits                    1685704                       # DTB write hits
system.cpu4.dtb.write_misses                      393                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                 3877598                       # DTB read accesses
system.cpu4.dtb.write_accesses                1686097                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                          5562731                       # DTB hits
system.cpu4.dtb.misses                            964                       # DTB misses
system.cpu4.dtb.accesses                      5563695                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                    14687581                       # ITB inst hits
system.cpu4.itb.inst_misses                         4                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                14687585                       # ITB inst accesses
system.cpu4.itb.hits                         14687581                       # DTB hits
system.cpu4.itb.misses                              4                       # DTB misses
system.cpu4.itb.accesses                     14687585                       # DTB accesses
system.cpu4.numCycles                        71746655                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                   12971530                       # Number of instructions committed
system.cpu4.committedOps                     13239356                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses             10446122                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                     263900                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      1448662                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                    10446122                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads           21557129                       # number of times the integer registers were read
system.cpu4.num_int_register_writes           7197012                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads            52362656                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes            7526558                       # number of times the CC registers were written
system.cpu4.num_mem_refs                      5563525                       # number of memory refs
system.cpu4.num_load_insts                    3877254                       # Number of load instructions
system.cpu4.num_store_insts                   1686271                       # Number of store instructions
system.cpu4.num_idle_cycles              362035.903349                       # Number of idle cycles
system.cpu4.num_busy_cycles              71384619.096651                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.994954                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.005046                       # Percentage of idle cycles
system.cpu4.Branches                          2098063                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                  7676589     57.98%     57.98% # Class of executed instruction
system.cpu4.op_class::IntMult                     133      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 2      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     57.98% # Class of executed instruction
system.cpu4.op_class::MemRead                 3877254     29.28%     87.26% # Class of executed instruction
system.cpu4.op_class::MemWrite                1686271     12.74%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                  13240249                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements              588                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           16036138                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              588                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         27272.343537                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         29375750                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        29375750                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst     14686993                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       14686993                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst     14686993                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        14686993                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst     14686993                       # number of overall hits
system.cpu4.icache.overall_hits::total       14686993                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst          588                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          588                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst          588                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           588                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst          588                       # number of overall misses
system.cpu4.icache.overall_misses::total          588                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst     45377415                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     45377415                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst     45377415                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     45377415                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst     45377415                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     45377415                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst     14687581                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     14687581                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst     14687581                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     14687581                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst     14687581                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     14687581                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 77172.474490                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 77172.474490                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 77172.474490                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 77172.474490                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 77172.474490                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 77172.474490                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst          588                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total          588                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst          588                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst          588                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst     44153585                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     44153585                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst     44153585                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     44153585                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst     44153585                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     44153585                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 75091.130952                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 75091.130952                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 75091.130952                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 75091.130952                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 75091.130952                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 75091.130952                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                73                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements             9760                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          202.868481                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            5013594                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             9760                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           513.687910                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   202.868481                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.792455                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.792455                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          190                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         11526637                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        11526637                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data      3113606                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3113606                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      1283165                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       1283165                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data           47                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total           47                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       231000                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       231000                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data           84                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           84                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data      4396771                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         4396771                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data      4396818                       # number of overall hits
system.cpu4.dcache.overall_hits::total        4396818                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data       237613                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       237613                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data        65610                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        65610                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data           20                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       294731                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       294731                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       217075                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       217075                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data       303223                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        303223                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data       303243                       # number of overall misses
system.cpu4.dcache.overall_misses::total       303243                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data   3708767551                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   3708767551                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data    600121652                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    600121652                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   3541541392                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   3541541392                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   2261323470                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   2261323470                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data   1038470018                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total   1038470018                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data   4308889203                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   4308889203                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data   4308889203                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   4308889203                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data      3351219                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3351219                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      1348775                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      1348775                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data           67                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total           67                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       525731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       525731                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       217159                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       217159                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data      4699994                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      4699994                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data      4700061                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      4700061                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.070903                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.070903                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.048644                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.048644                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.298507                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.298507                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.560612                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.560612                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.999613                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.999613                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.064516                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.064516                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.064519                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.064519                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 15608.437043                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 15608.437043                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data  9146.801585                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total  9146.801585                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 12016.182186                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 12016.182186                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data 10417.245054                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 10417.245054                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 14210.298041                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 14210.298041                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 14209.360820                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 14209.360820                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1568                       # number of writebacks
system.cpu4.dcache.writebacks::total             1568                       # number of writebacks
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data           19                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           19                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data       237613                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       237613                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data        65610                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total        65610                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data           20                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       294712                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       294712                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       173873                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       173873                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data       303223                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       303223                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data       303243                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       303243                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data   3158835415                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   3158835415                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data    468671326                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total    468671326                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data       942502                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total       942502                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   2857281106                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   2857281106                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   1999140530                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1999140530                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data    950503982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total    950503982                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data   3627506741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   3627506741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data   3628449243                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   3628449243                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data       355996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       355996                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data       346500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       346500                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data       702496                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total       702496                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.070903                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.070903                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.048644                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.048644                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.298507                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.298507                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.560576                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.560576                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.800671                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.800671                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.064516                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.064516                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.064519                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.064519                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 13294.034480                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 13294.034480                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data  7143.291053                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total  7143.291053                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 47125.100000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 47125.100000                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data  9695.163773                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9695.163773                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data 11497.705394                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 11497.705394                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 11963.164869                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 11963.164869                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 11965.483929                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 11965.483929                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry             65159                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                     3884478                       # DTB read hits
system.cpu5.dtb.read_misses                       571                       # DTB read misses
system.cpu5.dtb.write_hits                    1688256                       # DTB write hits
system.cpu5.dtb.write_misses                      394                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                 3885049                       # DTB read accesses
system.cpu5.dtb.write_accesses                1688650                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                          5572734                       # DTB hits
system.cpu5.dtb.misses                            965                       # DTB misses
system.cpu5.dtb.accesses                      5573699                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                    14718251                       # ITB inst hits
system.cpu5.itb.inst_misses                         4                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                14718255                       # ITB inst accesses
system.cpu5.itb.hits                         14718251                       # DTB hits
system.cpu5.itb.misses                              4                       # DTB misses
system.cpu5.itb.accesses                     14718255                       # DTB accesses
system.cpu5.numCycles                        71781395                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   12997069                       # Number of instructions committed
system.cpu5.committedOps                     13264737                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses             10463750                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                     263901                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      1452331                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                    10463750                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads           21599326                       # number of times the integer registers were read
system.cpu5.num_int_register_writes           7208441                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads            52464226                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes            7542199                       # number of times the CC registers were written
system.cpu5.num_mem_refs                      5573522                       # number of memory refs
system.cpu5.num_load_insts                    3884704                       # Number of load instructions
system.cpu5.num_store_insts                   1688818                       # Number of store instructions
system.cpu5.num_idle_cycles              327629.764797                       # Number of idle cycles
system.cpu5.num_busy_cycles              71453765.235203                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.995436                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.004564                       # Percentage of idle cycles
system.cpu5.Branches                          2102748                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                  7691966     57.98%     57.98% # Class of executed instruction
system.cpu5.op_class::IntMult                     133      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     57.99% # Class of executed instruction
system.cpu5.op_class::MemRead                 3884704     29.28%     87.27% # Class of executed instruction
system.cpu5.op_class::MemWrite                1688818     12.73%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                  13265623                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements              593                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           16024467                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              593                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         27022.709949                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         29437095                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        29437095                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst     14717658                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14717658                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst     14717658                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14717658                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst     14717658                       # number of overall hits
system.cpu5.icache.overall_hits::total       14717658                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst          593                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          593                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst          593                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           593                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst          593                       # number of overall misses
system.cpu5.icache.overall_misses::total          593                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst     15000425                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     15000425                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst     15000425                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     15000425                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst     15000425                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     15000425                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst     14718251                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14718251                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst     14718251                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14718251                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst     14718251                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14718251                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 25295.826307                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 25295.826307                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 25295.826307                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 25295.826307                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 25295.826307                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 25295.826307                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst          593                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst          593                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst          593                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst     13780575                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     13780575                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst     13780575                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     13780575                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst     13780575                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     13780575                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 23238.743676                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 23238.743676                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 23238.743676                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 23238.743676                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 23238.743676                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 23238.743676                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                76                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements             9803                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          202.697393                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             836471                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             9803                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            85.328063                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   202.697393                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.791787                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.791787                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          216                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         11547588                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        11547588                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data      3118872                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3118872                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data      1284682                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1284682                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data           47                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           47                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data       231701                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       231701                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data           77                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data      4403554                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4403554                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data      4403601                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4403601                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data       237746                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       237746                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data        65614                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        65614                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data           20                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       296082                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       296082                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       217692                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       217692                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data       303360                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        303360                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data       303380                       # number of overall misses
system.cpu5.dcache.overall_misses::total       303380                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data   3670708713                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   3670708713                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data    600330205                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    600330205                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   3556250620                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   3556250620                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data   2262134457                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total   2262134457                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data   1037932014                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total   1037932014                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data   4271038918                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   4271038918                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data   4271038918                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   4271038918                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data      3356618                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3356618                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data      1350296                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1350296                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data           67                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total           67                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data       527783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       527783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data       217769                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       217769                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data      4706914                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4706914                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data      4706981                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4706981                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.070829                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.070829                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.048592                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048592                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.298507                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.298507                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.560992                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.560992                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.999646                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.999646                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.064450                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.064450                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.064453                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.064453                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 15439.623434                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 15439.623434                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data  9149.422456                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total  9149.422456                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 12011.032822                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 12011.032822                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 10391.445055                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 10391.445055                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 14079.110357                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 14079.110357                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 14078.182207                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14078.182207                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1767                       # number of writebacks
system.cpu5.dcache.writebacks::total             1767                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data           17                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data       237746                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       237746                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data        65614                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        65614                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data           20                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           20                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       296065                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       296065                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       174182                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       174182                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data       303360                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       303360                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data       303380                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       303380                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data   3120312251                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3120312251                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data    468908781                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    468908781                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data       671000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       671000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   2869377380                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   2869377380                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data   1999923543                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total   1999923543                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data    949335986                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total    949335986                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data   3589221032                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3589221032                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data   3589892032                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3589892032                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data       340498                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total       340498                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       315000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       315000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data       655498                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total       655498                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.070829                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.070829                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.048592                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.048592                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.298507                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.298507                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.560960                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.560960                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.799848                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.799848                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.064450                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.064450                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.064453                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.064453                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 13124.562563                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 13124.562563                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data  7146.474548                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  7146.474548                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data        33550                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total        33550                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data  9691.714252                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9691.714252                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 11481.803763                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 11481.803763                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 11831.556672                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 11831.556672                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 11832.988437                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 11832.988437                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry             65130                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                 183                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data          183                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.714844                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.714844                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        4351                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       3160                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    4354                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3160                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             7511                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         7514                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       21113                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       2                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   21113                       # ITB inst accesses
system.cpu7.itb.hits                            21113                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        21113                       # DTB accesses
system.cpu7.numCycles                        72110788                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      20594                       # Number of instructions committed
system.cpu7.committedOps                        24240                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                21466                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1079                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2996                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       21466                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              36711                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             14679                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               87435                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              10246                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         7975                       # number of memory refs
system.cpu7.num_load_insts                       4482                       # Number of load instructions
system.cpu7.num_store_insts                      3493                       # Number of store instructions
system.cpu7.num_idle_cycles              71973179.498031                       # Number of idle cycles
system.cpu7.num_busy_cycles              137608.501969                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.001908                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.998092                       # Percentage of idle cycles
system.cpu7.Branches                             4151                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    16725     67.56%     67.56% # Class of executed instruction
system.cpu7.op_class::IntMult                      48      0.19%     67.76% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     67.76% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.02%     67.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     67.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     67.78% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     67.78% # Class of executed instruction
system.cpu7.op_class::MemRead                    4482     18.11%     85.89% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3493     14.11%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     24754                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              340                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              15219                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              340                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            44.761765                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            42566                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           42566                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        20773                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          20773                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        20773                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           20773                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        20773                       # number of overall hits
system.cpu7.icache.overall_hits::total          20773                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          340                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          340                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          340                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           340                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          340                       # number of overall misses
system.cpu7.icache.overall_misses::total          340                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     23122500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     23122500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     23122500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     23122500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     23122500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     23122500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        21113                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        21113                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        21113                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        21113                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        21113                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        21113                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.016104                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.016104                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.016104                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.016104                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.016104                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.016104                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 68007.352941                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 68007.352941                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 68007.352941                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 68007.352941                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 68007.352941                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 68007.352941                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          340                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          340                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          340                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     22442500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     22442500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     22442500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     22442500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     22442500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     22442500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.016104                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.016104                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.016104                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.016104                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.016104                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.016104                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 66007.352941                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 66007.352941                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 66007.352941                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 66007.352941                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 66007.352941                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 66007.352941                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                39                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              108                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          227.073227                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              11684                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              108                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           108.185185                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   227.073227                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.887005                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.887005                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            15181                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           15181                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         4052                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           4052                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3012                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3012                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           43                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           43                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           98                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           98                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           96                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           96                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         7064                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            7064                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         7107                       # number of overall hits
system.cpu7.dcache.overall_hits::total           7107                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          136                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          136                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           38                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            9                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           12                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          174                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           174                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          183                       # number of overall misses
system.cpu7.dcache.overall_misses::total          183                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      4920498                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      4920498                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1536500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1536500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       238000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       238000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       256000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       256000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      6456998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      6456998                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      6456998                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      6456998                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         4188                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         4188                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3050                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3050                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          108                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         7238                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         7238                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         7290                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         7290                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.032474                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.032474                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.012459                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.012459                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.100917                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.100917                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.111111                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.111111                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.024040                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.024040                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.025103                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.025103                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 36180.132353                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 36180.132353                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 40434.210526                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 40434.210526                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 21636.363636                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 21636.363636                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 21333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 21333.333333                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 37109.183908                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 37109.183908                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 35284.142077                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 35284.142077                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           57                       # number of writebacks
system.cpu7.dcache.writebacks::total               57                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            8                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          136                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          136                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           38                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          174                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          174                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          183                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          183                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      4646502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      4646502                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1460500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1460500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data        96000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        96000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       138500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       138500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       232000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       232000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      6107002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      6107002                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      6203002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      6203002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        77500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       141500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.032474                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.032474                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.012459                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.012459                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.173077                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.027523                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.027523                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.111111                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.024040                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.024040                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.025103                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.025103                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 34165.455882                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 34165.455882                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 38434.210526                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 38434.210526                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data 10666.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 10666.666667                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data 46166.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46166.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 19333.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 19333.333333                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 35097.712644                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 35097.712644                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33896.185792                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33896.185792                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                27                       # Number of times sendTimingReq failed
sim_ticks.pim 36055263000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -146931926.400000
system.mem_ctrls.total_actEnergy                       171481968.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -99120744.000000
system.mem_ctrls.total_preEnergy                       115682280.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -546843148.800000
system.mem_ctrls.total_readEnergy                       644959411.200000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -258353971.200000
system.mem_ctrls.total_writeEnergy                       298007838.720000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -770760732180.479248
system.mem_ctrls.total_refreshEnergy                       810514043043.841187
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -225438841964.160004
system.mem_ctrls.total_actBackEnergy                       237243274839.360016
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -2486652126816.000000
system.mem_ctrls.total_preBackEnergy                       2614750173936.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.036055
system.cpu.totalNumCycles                       503702444.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       73056153.230791
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       62836477.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       64.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       12627503.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       23324559.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       10141332.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       78045333.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       129701795.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       43287765.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       64.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       1584237.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       62836477.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       64.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       88379023.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       8.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       88379015.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       3935.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       20153306.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       8108888.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       33466950.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       5812.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1426597.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       393607.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4787155
system.mem_ctrls.total_reads                       24591.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       11949.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       40594.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       171751.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       79833.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       18360.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
