# Prerequisites 
## Yosys
![Capture](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/f4583069-170a-45f7-87b3-469b123955ae)

## iverilog
![Capture2](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/41bcd52b-116d-46f1-829b-734bdfb0a6c8)

## gtkwave
![Capture3](https://github.com/adhiiiii/Hardware-Design---VLSI/assets/47310995/0cdab937-5654-453c-bcd4-e769aa763559)
