Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: PongDriver2018spring.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PongDriver2018spring.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PongDriver2018spring"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : PongDriver2018spring
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\UniversalCounter10bits.v" into library work
Parsing module <UniversalCounter10bits>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\ClockedNegativeOneShot.v" into library work
Parsing module <ClockedNegativeOneShot>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" into library work
Parsing module <vsyncModule2018spring_template>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\hsyncModule2018spring.v" into library work
Parsing module <hsyncModule2018spring>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTClock2018spring_template.v" into library work
Parsing module <CRTClock2018spring_template>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\GameZybo.v" into library work
Parsing module <gameZybo>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTcontroller2018spring.v" into library work
Parsing module <CRTcontroller2018spring>.
Analyzing Verilog file "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\PongDriver2018spring.v" into library work
Parsing module <PongDriver2018spring>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PongDriver2018spring>.

Elaborating module <CRTcontroller2018spring>.

Elaborating module <hsyncModule2018spring>.

Elaborating module <ClockedNegativeOneShot>.

Elaborating module <UniversalCounter10bits>.

Elaborating module <vsyncModule2018spring_template>.
WARNING:HDLCompiler:1127 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" Line 16: Assignment to NextLineOneShot ignored, since the identifier is never used

Elaborating module <CRTClock2018spring_template>.
WARNING:HDLCompiler:1499 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTClock2018spring_template.v" Line 6: Empty module <CRTClock2018spring_template> remains a black box.

Elaborating module <gameZybo>.
WARNING:Xst:2972 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" line 16. All outputs of instance <RestartUnit> of block <ClockedNegativeOneShot> are unconnected in block <vsyncModule2018spring_template>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PongDriver2018spring>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\PongDriver2018spring.v".
        NumberofPixels = 10'b1010000000
        NumberofLines = 10'b0111100000
        SystemClock = 10'b0001111101
        CRTClock = 10'b0000011001
    Summary:
	no macro.
Unit <PongDriver2018spring> synthesized.

Synthesizing Unit <CRTcontroller2018spring>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\CRTcontroller2018spring.v".
        ResolutionSize = 10
        SystemClockSize = 10
        vSynchPulse = 10'b0000000010
        vFrontPorch = 10'b0000001010
        vBackPorch = 10'b0000011101
        hSynchPulse = 10'b0001011111
        hFrontPorch = 10'b0000011001
        hBackPorch = 10'b0000101000
    Summary:
	no macro.
Unit <CRTcontroller2018spring> synthesized.

Synthesizing Unit <hsyncModule2018spring>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\hsyncModule2018spring.v".
        xresolution = 10
INFO:Xst:3210 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\hsyncModule2018spring.v" line 31: Output port <TerminalCount> of the instance <XPositionCounter> is unconnected or connected to loadless signal.
    Found 10-bit comparator lessequal for signal <n0005> created at line 26
    Found 10-bit comparator lessequal for signal <n0008> created at line 26
    Summary:
	inferred   2 Comparator(s).
Unit <hsyncModule2018spring> synthesized.

Synthesizing Unit <ClockedNegativeOneShot>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\ClockedNegativeOneShot.v".
        State0 = 0
        State1 = 1
        State2 = 2
        State3 = 3
    Found 2-bit register for signal <State>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | CLOCK (rising_edge)                            |
    | Reset              | Reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 01                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ClockedNegativeOneShot> synthesized.

Synthesizing Unit <UniversalCounter10bits>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\UniversalCounter10bits.v".
        length = 10
    Found 10-bit register for signal <Q>.
    Found 10-bit subtractor for signal <Q[9]_GND_5_o_sub_7_OUT> created at line 25.
    Found 10-bit adder for signal <Q[9]_GND_5_o_add_3_OUT> created at line 22.
    Found 1-bit 4-to-1 multiplexer for signal <TerminalCount> created at line 19.
    Found 10-bit comparator lessequal for signal <n0001> created at line 21
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <UniversalCounter10bits> synthesized.

Synthesizing Unit <vsyncModule2018spring_template>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v".
        yresolution = 10
WARNING:Xst:647 - Input <SynchPulse> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FrontPorch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ActiveVideo> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BackPorch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\vsyncModule2018spring_template.v" line 16: Output port <OneShot> of the instance <RestartUnit> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <yposition> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <vsyncModule2018spring_template> synthesized.

Synthesizing Unit <gameZybo>.
    Related source file is "C:\Users\summer2018\HUST\2018HUST\Software and Hardware Codesign2018\lectures2018springCoDesign\lecture7_8pring2018 VGA in Verilog\pongDriver2018spring_template\GameZybo.v".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <quadBr>.
    Found 9-bit register for signal <paddlePosition>.
    Found 10-bit register for signal <ballX>.
    Found 9-bit register for signal <ballY>.
    Found 1-bit register for signal <bounceX>.
    Found 1-bit register for signal <bounceY>.
    Found 11-bit register for signal <missTimer>.
    Found 1-bit register for signal <ballXdir>.
    Found 1-bit register for signal <ballYdir>.
    Found 3-bit register for signal <quadAr>.
    Found 9-bit subtractor for signal <paddlePosition[8]_GND_8_o_sub_10_OUT> created at line 35.
    Found 10-bit subtractor for signal <ballX[9]_GND_8_o_sub_21_OUT> created at line 57.
    Found 9-bit subtractor for signal <ballY[8]_GND_8_o_sub_24_OUT> created at line 62.
    Found 11-bit subtractor for signal <missTimer[10]_GND_8_o_sub_56_OUT> created at line 112.
    Found 10-bit adder for signal <ballX[9]_GND_8_o_add_19_OUT> created at line 55.
    Found 9-bit adder for signal <ballY[8]_GND_8_o_add_22_OUT> created at line 60.
    Found 10-bit adder for signal <n0164> created at line 75.
    Found 10-bit adder for signal <n0165> created at line 75.
    Found 11-bit adder for signal <n0167> created at line 76.
    Found 10-bit adder for signal <n0169> created at line 76.
    Found 9-bit comparator lessequal for signal <paddlePosition[8]_PWR_9_o_LessThan_6_o> created at line 30
    Found 9-bit comparator lessequal for signal <GND_8_o_paddlePosition[8]_LessThan_9_o> created at line 34
    Found 10-bit comparator greater for signal <xpos[9]_PWR_9_o_LessThan_32_o> created at line 69
    Found 10-bit comparator greater for signal <ypos[9]_GND_8_o_LessThan_33_o> created at line 69
    Found 10-bit comparator lessequal for signal <n0037> created at line 70
    Found 10-bit comparator lessequal for signal <n0040> created at line 71
    Found 10-bit comparator lessequal for signal <n0043> created at line 72
    Found 10-bit comparator lessequal for signal <n0046> created at line 73
    Found 10-bit comparator lessequal for signal <n0053> created at line 75
    Found 10-bit comparator lessequal for signal <n0056> created at line 75
    Found 10-bit comparator lessequal for signal <n0059> created at line 75
    Found 10-bit comparator lessequal for signal <n0062> created at line 75
    Found 10-bit comparator lessequal for signal <n0065> created at line 76
    Found 11-bit comparator lessequal for signal <n0068> created at line 76
    Found 10-bit comparator lessequal for signal <n0071> created at line 76
    Found 10-bit comparator lessequal for signal <n0075> created at line 76
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred  16 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <gameZybo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 3
 10-bit addsub                                         : 2
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 1
# Registers                                            : 11
 1-bit register                                        : 4
 10-bit register                                       : 2
 11-bit register                                       : 1
 3-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 19
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 14
 11-bit comparator lessequal                           : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 8
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 1-bit xor4                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ballX_2> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_3> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_4> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_5> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_6> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_7> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_8> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_9> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_0> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_1> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_2> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_3> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_4> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_5> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_6> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_7> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballY_8> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bounceX> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bounceY> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballXdir> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballYdir> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_0> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_1> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_2> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_3> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_4> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_5> (without init value) has a constant value of 1 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_6> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_7> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_8> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_9> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <missTimer_10> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_0> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ballX_1> (without init value) has a constant value of 0 in block <gameUnit>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <gameZybo>.
The following registers are absorbed into accumulator <ballX>: 1 register on signal <ballX>.
The following registers are absorbed into accumulator <ballY>: 1 register on signal <ballY>.
The following registers are absorbed into counter <missTimer>: 1 register on signal <missTimer>.
Unit <gameZybo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 10-bit adder                                          : 3
 10-bit addsub                                         : 1
 11-bit adder                                          : 1
 9-bit subtractor                                      : 1
# Counters                                             : 1
 11-bit down counter                                   : 1
# Accumulators                                         : 2
 10-bit updown accumulator                             : 1
 9-bit updown accumulator                              : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 19
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 14
 11-bit comparator lessequal                           : 1
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 8
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 5
 1-bit xor2                                            : 4
 1-bit xor4                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <bounceX> (without init value) has a constant value of 1 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bounceY> (without init value) has a constant value of 1 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballXdir> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballYdir> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <VGAdisplay/hsyncModule/FSM_0> on signal <State[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 01    | 001
 00    | 010
 11    | 100
-------------------
WARNING:Xst:1710 - FF/Latch <ballY_0> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_0> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_7> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_6> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_8> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_5> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_4> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_3> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_2> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballY_1> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_9> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_8> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_7> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_6> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_5> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_3> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_2> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_4> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ballX_1> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_10> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_9> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_8> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_7> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_6> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_5> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_4> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_3> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_2> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_0> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <missTimer_1> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddlePosition_1> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <paddlePosition_0> (without init value) has a constant value of 0 in block <gameZybo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <quadBr_0> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <quadBr_1> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <quadBr_2> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <quadAr_0> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <quadAr_1> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <quadAr_2> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <paddlePosition_2> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <paddlePosition_3> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <paddlePosition_4> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <paddlePosition_5> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <paddlePosition_6> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <paddlePosition_7> of sequential type is unconnected in block <gameZybo>.
WARNING:Xst:2677 - Node <paddlePosition_8> of sequential type is unconnected in block <gameZybo>.

Optimizing unit <PongDriver2018spring> ...

Optimizing unit <hsyncModule2018spring> ...

Optimizing unit <UniversalCounter10bits> ...

Optimizing unit <gameZybo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PongDriver2018spring, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 12
 Flip-Flops                                            : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PongDriver2018spring.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 63
#      GND                         : 1
#      LUT2                        : 11
#      LUT3                        : 6
#      LUT4                        : 10
#      LUT5                        : 3
#      LUT6                        : 25
#      MUXCY                       : 5
#      MUXF7                       : 1
#      VCC                         : 1
# FlipFlops/Latches                : 12
#      FDCE                        : 10
#      FDR                         : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 1
#      OBUF                        : 17
# Others                           : 1
#      CRTClock2018spring_template : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              12  out of  126800     0%  
 Number of Slice LUTs:                   55  out of  63400     0%  
    Number used as Logic:                55  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     56
   Number with an unused Flip Flop:      44  out of     56    78%  
   Number with an unused LUT:             1  out of     56     1%  
   Number of fully used LUT-FF pairs:    11  out of     56    19%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 12    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.973ns (Maximum Frequency: 336.327MHz)
   Minimum input arrival time before clock: 0.680ns
   Maximum output required time after clock: 2.596ns
   Maximum combinational path delay: 0.331ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 2.973ns (frequency: 336.327MHz)
  Total number of paths / destination ports: 1204 / 21
-------------------------------------------------------------------------
Delay:               2.973ns (Levels of Logic = 5)
  Source:            VGAdisplay/hsyncModule/XPositionCounter/Q_1 (FF)
  Destination:       VGAdisplay/hsyncModule/XPositionCounter/Q_9 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: VGAdisplay/hsyncModule/XPositionCounter/Q_1 to VGAdisplay/hsyncModule/XPositionCounter/Q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.361   0.720  VGAdisplay/hsyncModule/XPositionCounter/Q_1 (VGAdisplay/hsyncModule/XPositionCounter/Q_1)
     LUT5:I0->O            4   0.097   0.309  VGAdisplay/hsyncModule/LineEnd<9>_SW0 (N4)
     LUT6:I5->O           21   0.097   0.470  VGAdisplay/hsyncModule/LineEnd<9> (VGAdisplay/hsyncModule/LineEnd)
     LUT6:I4->O            5   0.097   0.314  VGAdisplay/hsyncModule/XPositionCounter/Mmux_NextQ_rs_cy<2>11 (VGAdisplay/hsyncModule/XPositionCounter/Mmux_NextQ_rs_cy<2>)
     LUT6:I5->O            3   0.097   0.305  VGAdisplay/hsyncModule/XPositionCounter/Mmux_NextQ_rs_cy<4>11 (VGAdisplay/hsyncModule/XPositionCounter/Mmux_NextQ_rs_cy<4>)
     LUT6:I5->O            1   0.097   0.000  VGAdisplay/hsyncModule/XPositionCounter/Mmux_NextQ_rs_xor<9>11 (VGAdisplay/hsyncModule/XPositionCounter/NextQ<9>)
     FDCE:D                    0.008          VGAdisplay/hsyncModule/XPositionCounter/Q_9
    ----------------------------------------
    Total                      2.973ns (0.854ns logic, 2.119ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.680ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       VGAdisplay/hsyncModule/PixelClockUnit/State_FSM_FFd2 (FF)
  Destination Clock: Clock rising

  Data Path: Reset to VGAdisplay/hsyncModule/PixelClockUnit/State_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.330  Reset_IBUF (Reset_IBUF)
     FDS:S                     0.349          VGAdisplay/hsyncModule/PixelClockUnit/State_FSM_FFd3
    ----------------------------------------
    Total                      0.680ns (0.350ns logic, 0.330ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 67 / 6
-------------------------------------------------------------------------
Offset:              2.596ns (Levels of Logic = 7)
  Source:            VGAdisplay/hsyncModule/XPositionCounter/Q_2 (FF)
  Destination:       green<5> (PAD)
  Source Clock:      Clock rising

  Data Path: VGAdisplay/hsyncModule/XPositionCounter/Q_2 to green<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.361   0.589  VGAdisplay/hsyncModule/XPositionCounter/Q_2 (VGAdisplay/hsyncModule/XPositionCounter/Q_2)
     LUT4:I0->O            1   0.097   0.000  gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_lut<1> (gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_lut<1>)
     MUXCY:S->O            1   0.353   0.000  gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_cy<1> (gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_cy<2> (gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_cy<3> (gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_cy<3>)
     MUXCY:CI->O           1   0.253   0.511  gameUnit/Mcompar_GND_8_o_BUS_0006_LessThan_46_o_cy<4> (gameUnit/GND_8_o_BUS_0006_LessThan_46_o)
     LUT4:I1->O            3   0.097   0.289  gameUnit/blue<4>1 (blue_4_OBUF)
     OBUF:I->O                 0.000          green_5_OBUF (green<5>)
    ----------------------------------------
    Total                      2.596ns (1.207ns logic, 1.389ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.331ns (Levels of Logic = 1)
  Source:            Reset (PAD)
  Destination:       VGAdisplay/CRTclockUnit:Reset (PAD)

  Data Path: Reset to VGAdisplay/CRTclockUnit:Reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.330  Reset_IBUF (Reset_IBUF)
    CRTClock2018spring_template:Reset        0.000          VGAdisplay/CRTclockUnit
    ----------------------------------------
    Total                      0.331ns (0.001ns logic, 0.330ns route)
                                       (0.3% logic, 99.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clock          |    2.973|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.14 secs
 
--> 

Total memory usage is 448248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   92 (   0 filtered)
Number of infos    :    3 (   0 filtered)

