/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [15:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(in_data[141] | in_data[129]);
  assign celloutsig_1_10z = celloutsig_1_4z[2] | celloutsig_1_5z;
  assign celloutsig_1_12z = celloutsig_1_11z[9] | celloutsig_1_6z[0];
  assign celloutsig_1_19z = ~(celloutsig_1_14z[8] ^ in_data[130]);
  assign celloutsig_0_5z = in_data[76:72] / { 1'h1, celloutsig_0_1z[3:1], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_1z[4:1], celloutsig_0_4z } / { 1'h1, in_data[94:91] };
  assign celloutsig_0_15z = celloutsig_0_9z[8:2] >= { celloutsig_0_14z, celloutsig_0_8z };
  assign celloutsig_1_0z = in_data[130:102] >= in_data[145:117];
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[166:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z } >= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_12z = { celloutsig_0_7z[2:1], celloutsig_0_6z } > celloutsig_0_11z[4:2];
  assign celloutsig_0_0z = in_data[31:16] <= in_data[90:75];
  assign celloutsig_1_13z = celloutsig_1_11z[11:1] <= { in_data[103:100], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_3z[0], celloutsig_0_5z } <= { celloutsig_0_5z[2], celloutsig_0_5z };
  assign celloutsig_1_2z = { in_data[186:184], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } <= { in_data[106:105], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = ! celloutsig_1_6z[14:10];
  assign celloutsig_1_18z = celloutsig_1_9z % { 1'h1, celloutsig_1_6z[5:4], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[25:21] % { 1'h1, celloutsig_0_1z[3:0] };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z } * { celloutsig_1_6z[13:6], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_8z, celloutsig_0_7z } * in_data[50:41];
  assign celloutsig_1_4z = { in_data[100:99], celloutsig_1_0z } * { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[37:21], celloutsig_0_3z, celloutsig_0_3z } != in_data[44:22];
  assign celloutsig_0_14z = { celloutsig_0_7z[1:0], celloutsig_0_3z } != { celloutsig_0_7z[2:0], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_7z = celloutsig_0_1z[4:1] | celloutsig_0_2z[4:1];
  assign celloutsig_0_8z = { in_data[49], celloutsig_0_7z, celloutsig_0_4z } | { celloutsig_0_2z[3], celloutsig_0_5z };
  assign celloutsig_1_9z = celloutsig_1_6z[10:6] | { in_data[169:167], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_13z = in_data[84] & celloutsig_0_6z;
  assign celloutsig_0_20z = ^ { in_data[63:62], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_22z = ^ { celloutsig_0_10z[3:0], celloutsig_0_3z };
  assign celloutsig_0_3z = celloutsig_0_1z[3:1] <<< in_data[52:50];
  assign celloutsig_0_21z = in_data[28:25] <<< { celloutsig_0_8z[1], celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z } - { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_10z = { celloutsig_0_8z[4], celloutsig_0_2z } ~^ { celloutsig_0_5z[1:0], celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 5'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[5:2], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_6z = 16'h0000;
    else if (clkin_data[0]) celloutsig_1_6z = { in_data[156:146], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_5z = ~((in_data[118] & celloutsig_1_1z) | (celloutsig_1_1z & celloutsig_1_4z[1]));
  assign { out_data[132:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
