
*** Running vivado
    with args -log dma_axis_data_fifo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_axis_data_fifo_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dma_axis_data_fifo_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1071.656 ; gain = 134.086 ; free physical = 1864 ; free virtual = 12447
INFO: [Synth 8-638] synthesizing module 'dma_axis_data_fifo_0_0' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axis_data_fifo_0_0/synth/dma_axis_data_fifo_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fe67/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_12_axis_data_fifo' (31#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ipshared/fcef/hdl/axis_data_fifo_v1_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'dma_axis_data_fifo_0_0' (32#1) [/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/ip/dma_axis_data_fifo_0_0/synth/dma_axis_data_fifo_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 1284.801 ; gain = 347.230 ; free physical = 1636 ; free virtual = 12318
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:31 ; elapsed = 00:01:59 . Memory (MB): peak = 1284.801 ; gain = 347.230 ; free physical = 1636 ; free virtual = 12318
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1410.660 ; gain = 0.004 ; free physical = 1428 ; free virtual = 12107
Finished Constraint Validation : Time (s): cpu = 00:01:49 ; elapsed = 00:02:22 . Memory (MB): peak = 1410.660 ; gain = 473.090 ; free physical = 1353 ; free virtual = 12036
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:49 ; elapsed = 00:02:22 . Memory (MB): peak = 1410.660 ; gain = 473.090 ; free physical = 1353 ; free virtual = 12036
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:49 ; elapsed = 00:02:22 . Memory (MB): peak = 1410.660 ; gain = 473.090 ; free physical = 1347 ; free virtual = 12030
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:50 ; elapsed = 00:02:23 . Memory (MB): peak = 1410.660 ; gain = 473.090 ; free physical = 1327 ; free virtual = 12010
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:24 . Memory (MB): peak = 1410.664 ; gain = 473.094 ; free physical = 1292 ; free virtual = 11994
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:41 . Memory (MB): peak = 1423.656 ; gain = 486.086 ; free physical = 1063 ; free virtual = 11746
Finished Timing Optimization : Time (s): cpu = 00:02:06 ; elapsed = 00:02:41 . Memory (MB): peak = 1423.656 ; gain = 486.086 ; free physical = 1063 ; free virtual = 11746
Finished Technology Mapping : Time (s): cpu = 00:02:06 ; elapsed = 00:02:41 . Memory (MB): peak = 1443.688 ; gain = 506.117 ; free physical = 1044 ; free virtual = 11727
Finished IO Insertion : Time (s): cpu = 00:02:07 ; elapsed = 00:02:42 . Memory (MB): peak = 1443.691 ; gain = 506.121 ; free physical = 1043 ; free virtual = 11726
Finished Renaming Generated Instances : Time (s): cpu = 00:02:07 ; elapsed = 00:02:42 . Memory (MB): peak = 1443.691 ; gain = 506.121 ; free physical = 1043 ; free virtual = 11726
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:07 ; elapsed = 00:02:42 . Memory (MB): peak = 1443.691 ; gain = 506.121 ; free physical = 1043 ; free virtual = 11726
Finished Renaming Generated Ports : Time (s): cpu = 00:02:07 ; elapsed = 00:02:42 . Memory (MB): peak = 1443.691 ; gain = 506.121 ; free physical = 1043 ; free virtual = 11726
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:02:42 . Memory (MB): peak = 1443.691 ; gain = 506.121 ; free physical = 1043 ; free virtual = 11726
Finished Renaming Generated Nets : Time (s): cpu = 00:02:07 ; elapsed = 00:02:42 . Memory (MB): peak = 1443.691 ; gain = 506.121 ; free physical = 1043 ; free virtual = 11726

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     9|
|3     |LUT2     |    19|
|4     |LUT3     |     9|
|5     |LUT4     |    32|
|6     |LUT5     |     7|
|7     |LUT6     |     6|
|8     |MUXCY    |    20|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDCE     |    12|
|12    |FDPE     |    21|
|13    |FDRE     |    96|
|14    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:07 ; elapsed = 00:02:42 . Memory (MB): peak = 1443.691 ; gain = 506.121 ; free physical = 1043 ; free virtual = 11726
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:40 . Memory (MB): peak = 1448.688 ; gain = 443.613 ; free physical = 1039 ; free virtual = 11722
