Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun 15 22:17:34 2022
| Host         : OSPREY running 64-bit major release  (build 9200)
| Command      : report_methodology -file LFSR_methodology_drc_routed.rpt -pb LFSR_methodology_drc_routed.pb -rpx LFSR_methodology_drc_routed.rpx
| Design       : LFSR
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 35
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 35         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_n relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on seed[0] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on seed[10] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on seed[11] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on seed[12] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on seed[13] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on seed[14] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on seed[15] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on seed[1] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on seed[2] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on seed[3] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on seed[4] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on seed[5] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on seed[6] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on seed[7] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on seed[8] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on seed[9] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on seed_load relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on output_bit relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on state[0] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on state[10] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on state[11] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on state[12] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on state[13] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on state[14] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on state[15] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on state[1] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on state[2] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on state[3] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on state[4] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on state[5] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on state[6] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on state[7] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on state[8] relative to clock(s) LFSR_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on state[9] relative to clock(s) LFSR_clk
Related violations: <none>


