
TP2_DetectionVol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a78  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002c08  08002c08  00003c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c6c  08002c6c  00004060  2**0
                  CONTENTS
  4 .ARM          00000008  08002c6c  08002c6c  00003c6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c74  08002c74  00004060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c74  08002c74  00003c74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c78  08002c78  00003c78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08002c7c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004060  2**0
                  CONTENTS
 10 .bss          00000190  20000060  20000060  00004060  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001f0  200001f0  00004060  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004060  2**0
                  CONTENTS, READONLY
 13 .debug_info   00005eb1  00000000  00000000  00004090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001677  00000000  00000000  00009f41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000005d8  00000000  00000000  0000b5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000442  00000000  00000000  0000bb90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000017e8  00000000  00000000  0000bfd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007c72  00000000  00000000  0000d7ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c45cf  00000000  00000000  0001542c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d99fb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001abc  00000000  00000000  000d9a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000052  00000000  00000000  000db4fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08002bf0 	.word	0x08002bf0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08002bf0 	.word	0x08002bf0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000562:	b091      	sub	sp, #68	@ 0x44
 8000564:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000566:	f000 fb07 	bl	8000b78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800056a:	f000 f851 	bl	8000610 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056e:	f000 f915 	bl	800079c <MX_GPIO_Init>
  MX_RTC_Init();
 8000572:	f000 f8b9 	bl	80006e8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  init_usart();
 8000576:	f000 fa33 	bl	80009e0 <init_usart>

  char time_string[20];
  RTC_DateTypeDef date;
  RTC_TimeTypeDef time1;
  uint8_t second = time1.Seconds;
 800057a:	78bb      	ldrb	r3, [r7, #2]
 800057c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BCD);
 8000580:	f107 0314 	add.w	r3, r7, #20
 8000584:	2201      	movs	r2, #1
 8000586:	4619      	mov	r1, r3
 8000588:	481d      	ldr	r0, [pc, #116]	@ (8000600 <main+0xa0>)
 800058a:	f001 fd84 	bl	8002096 <HAL_RTC_GetDate>
	  HAL_RTC_GetTime(&hrtc, &time1, RTC_FORMAT_BCD);
 800058e:	463b      	mov	r3, r7
 8000590:	2201      	movs	r2, #1
 8000592:	4619      	mov	r1, r3
 8000594:	481a      	ldr	r0, [pc, #104]	@ (8000600 <main+0xa0>)
 8000596:	f001 fc9c 	bl	8001ed2 <HAL_RTC_GetTime>

	  HAL_GPIO_WritePin(portA, GPIO_PIN_0, GPIO_PIN_SET);
 800059a:	4b1a      	ldr	r3, [pc, #104]	@ (8000604 <main+0xa4>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2201      	movs	r2, #1
 80005a0:	2101      	movs	r1, #1
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 fe18 	bl	80011d8 <HAL_GPIO_WritePin>
	  btn_poussoir_state = HAL_GPIO_ReadPin(portA, GPIO_PIN_0);
 80005a8:	4b16      	ldr	r3, [pc, #88]	@ (8000604 <main+0xa4>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	2101      	movs	r1, #1
 80005ae:	4618      	mov	r0, r3
 80005b0:	f000 fdfa 	bl	80011a8 <HAL_GPIO_ReadPin>
 80005b4:	4603      	mov	r3, r0
 80005b6:	461a      	mov	r2, r3
 80005b8:	4b13      	ldr	r3, [pc, #76]	@ (8000608 <main+0xa8>)
 80005ba:	701a      	strb	r2, [r3, #0]
	  if(btn_poussoir_state == GPIO_PIN_SET)
 80005bc:	4b12      	ldr	r3, [pc, #72]	@ (8000608 <main+0xa8>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b01      	cmp	r3, #1
 80005c2:	d1dd      	bne.n	8000580 <main+0x20>
	  {
		  sprintf(time_string, "%02d-%02d-%04d %02d:%02d:%02d\r\n", date.Date, date.Month, 2000 + date.Year, time1.Hours, time1.Minutes, time1.Seconds);
 80005c4:	7dbb      	ldrb	r3, [r7, #22]
 80005c6:	461d      	mov	r5, r3
 80005c8:	7d7b      	ldrb	r3, [r7, #21]
 80005ca:	461e      	mov	r6, r3
 80005cc:	7dfb      	ldrb	r3, [r7, #23]
 80005ce:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80005d2:	783a      	ldrb	r2, [r7, #0]
 80005d4:	7879      	ldrb	r1, [r7, #1]
 80005d6:	78b8      	ldrb	r0, [r7, #2]
 80005d8:	4604      	mov	r4, r0
 80005da:	f107 0018 	add.w	r0, r7, #24
 80005de:	9403      	str	r4, [sp, #12]
 80005e0:	9102      	str	r1, [sp, #8]
 80005e2:	9201      	str	r2, [sp, #4]
 80005e4:	9300      	str	r3, [sp, #0]
 80005e6:	4633      	mov	r3, r6
 80005e8:	462a      	mov	r2, r5
 80005ea:	4908      	ldr	r1, [pc, #32]	@ (800060c <main+0xac>)
 80005ec:	f001 fe60 	bl	80022b0 <siprintf>
		  serial_puts(&time_string);
 80005f0:	f107 0318 	add.w	r3, r7, #24
 80005f4:	4618      	mov	r0, r3
 80005f6:	f000 fa6f 	bl	8000ad8 <serial_puts>
		  newLine();
 80005fa:	f000 fa89 	bl	8000b10 <newLine>
	  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BCD);
 80005fe:	e7bf      	b.n	8000580 <main+0x20>
 8000600:	2000007c 	.word	0x2000007c
 8000604:	20000000 	.word	0x20000000
 8000608:	2000009c 	.word	0x2000009c
 800060c:	08002c08 	.word	0x08002c08

08000610 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b094      	sub	sp, #80	@ 0x50
 8000614:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000616:	f107 0320 	add.w	r3, r7, #32
 800061a:	2230      	movs	r2, #48	@ 0x30
 800061c:	2100      	movs	r1, #0
 800061e:	4618      	mov	r0, r3
 8000620:	f001 fe66 	bl	80022f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000624:	f107 030c 	add.w	r3, r7, #12
 8000628:	2200      	movs	r2, #0
 800062a:	601a      	str	r2, [r3, #0]
 800062c:	605a      	str	r2, [r3, #4]
 800062e:	609a      	str	r2, [r3, #8]
 8000630:	60da      	str	r2, [r3, #12]
 8000632:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000634:	2300      	movs	r3, #0
 8000636:	60bb      	str	r3, [r7, #8]
 8000638:	4b29      	ldr	r3, [pc, #164]	@ (80006e0 <SystemClock_Config+0xd0>)
 800063a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063c:	4a28      	ldr	r2, [pc, #160]	@ (80006e0 <SystemClock_Config+0xd0>)
 800063e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000642:	6413      	str	r3, [r2, #64]	@ 0x40
 8000644:	4b26      	ldr	r3, [pc, #152]	@ (80006e0 <SystemClock_Config+0xd0>)
 8000646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000648:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	4b23      	ldr	r3, [pc, #140]	@ (80006e4 <SystemClock_Config+0xd4>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a22      	ldr	r2, [pc, #136]	@ (80006e4 <SystemClock_Config+0xd4>)
 800065a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	4b20      	ldr	r3, [pc, #128]	@ (80006e4 <SystemClock_Config+0xd4>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 800066c:	2309      	movs	r3, #9
 800066e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000670:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000674:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000676:	2301      	movs	r3, #1
 8000678:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800067a:	2302      	movs	r3, #2
 800067c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800067e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000682:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000684:	2308      	movs	r3, #8
 8000686:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000688:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800068c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800068e:	2302      	movs	r3, #2
 8000690:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000692:	2307      	movs	r3, #7
 8000694:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000696:	f107 0320 	add.w	r3, r7, #32
 800069a:	4618      	mov	r0, r3
 800069c:	f000 fdb6 	bl	800120c <HAL_RCC_OscConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006a6:	f000 f8cb 	bl	8000840 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006aa:	230f      	movs	r3, #15
 80006ac:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ae:	2302      	movs	r3, #2
 80006b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b2:	2300      	movs	r3, #0
 80006b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006b6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006ba:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006c2:	f107 030c 	add.w	r3, r7, #12
 80006c6:	2105      	movs	r1, #5
 80006c8:	4618      	mov	r0, r3
 80006ca:	f001 f817 	bl	80016fc <HAL_RCC_ClockConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80006d4:	f000 f8b4 	bl	8000840 <Error_Handler>
  }
}
 80006d8:	bf00      	nop
 80006da:	3750      	adds	r7, #80	@ 0x50
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	40023800 	.word	0x40023800
 80006e4:	40007000 	.word	0x40007000

080006e8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b086      	sub	sp, #24
 80006ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
 80006fa:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80006fc:	2300      	movs	r3, #0
 80006fe:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000700:	4b24      	ldr	r3, [pc, #144]	@ (8000794 <MX_RTC_Init+0xac>)
 8000702:	4a25      	ldr	r2, [pc, #148]	@ (8000798 <MX_RTC_Init+0xb0>)
 8000704:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000706:	4b23      	ldr	r3, [pc, #140]	@ (8000794 <MX_RTC_Init+0xac>)
 8000708:	2200      	movs	r2, #0
 800070a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800070c:	4b21      	ldr	r3, [pc, #132]	@ (8000794 <MX_RTC_Init+0xac>)
 800070e:	227f      	movs	r2, #127	@ 0x7f
 8000710:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000712:	4b20      	ldr	r3, [pc, #128]	@ (8000794 <MX_RTC_Init+0xac>)
 8000714:	22ff      	movs	r2, #255	@ 0xff
 8000716:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000718:	4b1e      	ldr	r3, [pc, #120]	@ (8000794 <MX_RTC_Init+0xac>)
 800071a:	2200      	movs	r2, #0
 800071c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800071e:	4b1d      	ldr	r3, [pc, #116]	@ (8000794 <MX_RTC_Init+0xac>)
 8000720:	2200      	movs	r2, #0
 8000722:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000724:	4b1b      	ldr	r3, [pc, #108]	@ (8000794 <MX_RTC_Init+0xac>)
 8000726:	2200      	movs	r2, #0
 8000728:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800072a:	481a      	ldr	r0, [pc, #104]	@ (8000794 <MX_RTC_Init+0xac>)
 800072c:	f001 fab4 	bl	8001c98 <HAL_RTC_Init>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8000736:	f000 f883 	bl	8000840 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 14;
 800073a:	230e      	movs	r3, #14
 800073c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 34;
 800073e:	2322      	movs	r3, #34	@ 0x22
 8000740:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000742:	2300      	movs	r3, #0
 8000744:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800074e:	1d3b      	adds	r3, r7, #4
 8000750:	2201      	movs	r2, #1
 8000752:	4619      	mov	r1, r3
 8000754:	480f      	ldr	r0, [pc, #60]	@ (8000794 <MX_RTC_Init+0xac>)
 8000756:	f001 fb22 	bl	8001d9e <HAL_RTC_SetTime>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000760:	f000 f86e 	bl	8000840 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8000764:	2307      	movs	r3, #7
 8000766:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MARCH;
 8000768:	2303      	movs	r3, #3
 800076a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 24;
 800076c:	2318      	movs	r3, #24
 800076e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 24;
 8000770:	2318      	movs	r3, #24
 8000772:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000774:	463b      	mov	r3, r7
 8000776:	2201      	movs	r2, #1
 8000778:	4619      	mov	r1, r3
 800077a:	4806      	ldr	r0, [pc, #24]	@ (8000794 <MX_RTC_Init+0xac>)
 800077c:	f001 fc07 	bl	8001f8e <HAL_RTC_SetDate>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8000786:	f000 f85b 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	3718      	adds	r7, #24
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	2000007c 	.word	0x2000007c
 8000798:	40002800 	.word	0x40002800

0800079c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b088      	sub	sp, #32
 80007a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a2:	f107 030c 	add.w	r3, r7, #12
 80007a6:	2200      	movs	r2, #0
 80007a8:	601a      	str	r2, [r3, #0]
 80007aa:	605a      	str	r2, [r3, #4]
 80007ac:	609a      	str	r2, [r3, #8]
 80007ae:	60da      	str	r2, [r3, #12]
 80007b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	4b20      	ldr	r3, [pc, #128]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a1f      	ldr	r2, [pc, #124]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b1d      	ldr	r3, [pc, #116]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	607b      	str	r3, [r7, #4]
 80007d2:	4b19      	ldr	r3, [pc, #100]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	4a18      	ldr	r2, [pc, #96]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007d8:	f043 0308 	orr.w	r3, r3, #8
 80007dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007de:	4b16      	ldr	r3, [pc, #88]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	f003 0308 	and.w	r3, r3, #8
 80007e6:	607b      	str	r3, [r7, #4]
 80007e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	603b      	str	r3, [r7, #0]
 80007ee:	4b12      	ldr	r3, [pc, #72]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	4a11      	ldr	r2, [pc, #68]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007f4:	f043 0301 	orr.w	r3, r3, #1
 80007f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007fa:	4b0f      	ldr	r3, [pc, #60]	@ (8000838 <MX_GPIO_Init+0x9c>)
 80007fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	603b      	str	r3, [r7, #0]
 8000804:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, led_verte_Pin|led_orange_1_Pin|led_rouge_1_Pin|led_bleue_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800080c:	480b      	ldr	r0, [pc, #44]	@ (800083c <MX_GPIO_Init+0xa0>)
 800080e:	f000 fce3 	bl	80011d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : led_verte_Pin led_orange_1_Pin led_rouge_1_Pin led_bleue_Pin */
  GPIO_InitStruct.Pin = led_verte_Pin|led_orange_1_Pin|led_rouge_1_Pin|led_bleue_Pin;
 8000812:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000816:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000818:	2301      	movs	r3, #1
 800081a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000820:	2302      	movs	r3, #2
 8000822:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000824:	f107 030c 	add.w	r3, r7, #12
 8000828:	4619      	mov	r1, r3
 800082a:	4804      	ldr	r0, [pc, #16]	@ (800083c <MX_GPIO_Init+0xa0>)
 800082c:	f000 fb20 	bl	8000e70 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000830:	bf00      	nop
 8000832:	3720      	adds	r7, #32
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40023800 	.word	0x40023800
 800083c:	40020c00 	.word	0x40020c00

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000844:	b672      	cpsid	i
}
 8000846:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000848:	bf00      	nop
 800084a:	e7fd      	b.n	8000848 <Error_Handler+0x8>

0800084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
 8000856:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <HAL_MspInit+0x4c>)
 8000858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800085a:	4a0f      	ldr	r2, [pc, #60]	@ (8000898 <HAL_MspInit+0x4c>)
 800085c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000860:	6453      	str	r3, [r2, #68]	@ 0x44
 8000862:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <HAL_MspInit+0x4c>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	603b      	str	r3, [r7, #0]
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <HAL_MspInit+0x4c>)
 8000874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000876:	4a08      	ldr	r2, [pc, #32]	@ (8000898 <HAL_MspInit+0x4c>)
 8000878:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800087c:	6413      	str	r3, [r2, #64]	@ 0x40
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <HAL_MspInit+0x4c>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000882:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000886:	603b      	str	r3, [r7, #0]
 8000888:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800088a:	2007      	movs	r0, #7
 800088c:	f000 fabc 	bl	8000e08 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000890:	bf00      	nop
 8000892:	3708      	adds	r7, #8
 8000894:	46bd      	mov	sp, r7
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40023800 	.word	0x40023800

0800089c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b086      	sub	sp, #24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008a4:	f107 0308 	add.w	r3, r7, #8
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	4a0c      	ldr	r2, [pc, #48]	@ (80008e8 <HAL_RTC_MspInit+0x4c>)
 80008b8:	4293      	cmp	r3, r2
 80008ba:	d111      	bne.n	80008e0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80008bc:	2302      	movs	r3, #2
 80008be:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80008c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008c4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008c6:	f107 0308 	add.w	r3, r7, #8
 80008ca:	4618      	mov	r0, r3
 80008cc:	f001 f902 	bl	8001ad4 <HAL_RCCEx_PeriphCLKConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80008d6:	f7ff ffb3 	bl	8000840 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80008da:	4b04      	ldr	r3, [pc, #16]	@ (80008ec <HAL_RTC_MspInit+0x50>)
 80008dc:	2201      	movs	r2, #1
 80008de:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80008e0:	bf00      	nop
 80008e2:	3718      	adds	r7, #24
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}
 80008e8:	40002800 	.word	0x40002800
 80008ec:	42470e3c 	.word	0x42470e3c

080008f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008f4:	bf00      	nop
 80008f6:	e7fd      	b.n	80008f4 <NMI_Handler+0x4>

080008f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008f8:	b480      	push	{r7}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008fc:	bf00      	nop
 80008fe:	e7fd      	b.n	80008fc <HardFault_Handler+0x4>

08000900 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000904:	bf00      	nop
 8000906:	e7fd      	b.n	8000904 <MemManage_Handler+0x4>

08000908 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800090c:	bf00      	nop
 800090e:	e7fd      	b.n	800090c <BusFault_Handler+0x4>

08000910 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000914:	bf00      	nop
 8000916:	e7fd      	b.n	8000914 <UsageFault_Handler+0x4>

08000918 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr

08000926 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000926:	b480      	push	{r7}
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800092a:	bf00      	nop
 800092c:	46bd      	mov	sp, r7
 800092e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000932:	4770      	bx	lr

08000934 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr

08000942 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000946:	f000 f969 	bl	8000c1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800094a:	bf00      	nop
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000958:	4a14      	ldr	r2, [pc, #80]	@ (80009ac <_sbrk+0x5c>)
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <_sbrk+0x60>)
 800095c:	1ad3      	subs	r3, r2, r3
 800095e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000960:	697b      	ldr	r3, [r7, #20]
 8000962:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000964:	4b13      	ldr	r3, [pc, #76]	@ (80009b4 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	2b00      	cmp	r3, #0
 800096a:	d102      	bne.n	8000972 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800096c:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <_sbrk+0x64>)
 800096e:	4a12      	ldr	r2, [pc, #72]	@ (80009b8 <_sbrk+0x68>)
 8000970:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000972:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <_sbrk+0x64>)
 8000974:	681a      	ldr	r2, [r3, #0]
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	4413      	add	r3, r2
 800097a:	693a      	ldr	r2, [r7, #16]
 800097c:	429a      	cmp	r2, r3
 800097e:	d207      	bcs.n	8000990 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000980:	f001 fcbe 	bl	8002300 <__errno>
 8000984:	4603      	mov	r3, r0
 8000986:	220c      	movs	r2, #12
 8000988:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800098a:	f04f 33ff 	mov.w	r3, #4294967295
 800098e:	e009      	b.n	80009a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000990:	4b08      	ldr	r3, [pc, #32]	@ (80009b4 <_sbrk+0x64>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000996:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <_sbrk+0x64>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	4413      	add	r3, r2
 800099e:	4a05      	ldr	r2, [pc, #20]	@ (80009b4 <_sbrk+0x64>)
 80009a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009a2:	68fb      	ldr	r3, [r7, #12]
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3718      	adds	r7, #24
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20020000 	.word	0x20020000
 80009b0:	00000400 	.word	0x00000400
 80009b4:	200000a0 	.word	0x200000a0
 80009b8:	200001f0 	.word	0x200001f0

080009bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009c0:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <SystemInit+0x20>)
 80009c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009c6:	4a05      	ldr	r2, [pc, #20]	@ (80009dc <SystemInit+0x20>)
 80009c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000ed00 	.word	0xe000ed00

080009e0 <init_usart>:
#include "stm32f4xx_hal.h"
#include "usart2.h"


// USART2 Initialization
void init_usart(void){
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0

	//Initialize PA2 as USART2_TX and PA3 as USART2_RX
	//Activate A port
	SET_BIT(RCC->AHB1ENR,RCC_AHB1ENR_GPIOAEN);
 80009e4:	4b29      	ldr	r3, [pc, #164]	@ (8000a8c <init_usart+0xac>)
 80009e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e8:	4a28      	ldr	r2, [pc, #160]	@ (8000a8c <init_usart+0xac>)
 80009ea:	f043 0301 	orr.w	r3, r3, #1
 80009ee:	6313      	str	r3, [r2, #48]	@ 0x30
    /* Setup PA2 and PA3 as Alternate Function */
	//MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODER2, 0b01);
	//MODIFY_REG(GPIOA->MODER, GPIO_MODER_MODER3, 0b01);
	GPIOA->MODER |= 0x000000A0;
 80009f0:	4b27      	ldr	r3, [pc, #156]	@ (8000a90 <init_usart+0xb0>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a26      	ldr	r2, [pc, #152]	@ (8000a90 <init_usart+0xb0>)
 80009f6:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80009fa:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= 0xFFFFFFAF;
 80009fc:	4b24      	ldr	r3, [pc, #144]	@ (8000a90 <init_usart+0xb0>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a23      	ldr	r2, [pc, #140]	@ (8000a90 <init_usart+0xb0>)
 8000a02:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000a06:	6013      	str	r3, [r2, #0]
	/* Setup Alternate function as USART2 */
	GPIOA->AFR[0] &= 0xFFFF77FF;
 8000a08:	4b21      	ldr	r3, [pc, #132]	@ (8000a90 <init_usart+0xb0>)
 8000a0a:	6a1b      	ldr	r3, [r3, #32]
 8000a0c:	4a20      	ldr	r2, [pc, #128]	@ (8000a90 <init_usart+0xb0>)
 8000a0e:	f423 4308 	bic.w	r3, r3, #34816	@ 0x8800
 8000a12:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= 0x00007700;
 8000a14:	4b1e      	ldr	r3, [pc, #120]	@ (8000a90 <init_usart+0xb0>)
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	4a1d      	ldr	r2, [pc, #116]	@ (8000a90 <init_usart+0xb0>)
 8000a1a:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000a1e:	6213      	str	r3, [r2, #32]
	/* Push pull output */
	GPIOA->OTYPER &= 0xFFFFFFF3;
 8000a20:	4b1b      	ldr	r3, [pc, #108]	@ (8000a90 <init_usart+0xb0>)
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	4a1a      	ldr	r2, [pc, #104]	@ (8000a90 <init_usart+0xb0>)
 8000a26:	f023 030c 	bic.w	r3, r3, #12
 8000a2a:	6053      	str	r3, [r2, #4]
	/* Pull up resistor on */
	GPIOA->PUPDR &= 0xFFFFFF5F;
 8000a2c:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <init_usart+0xb0>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	4a17      	ldr	r2, [pc, #92]	@ (8000a90 <init_usart+0xb0>)
 8000a32:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8000a36:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= 0x00000050;
 8000a38:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <init_usart+0xb0>)
 8000a3a:	68db      	ldr	r3, [r3, #12]
 8000a3c:	4a14      	ldr	r2, [pc, #80]	@ (8000a90 <init_usart+0xb0>)
 8000a3e:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000a42:	60d3      	str	r3, [r2, #12]
	/* Output speed set to VeryHigh */
	GPIOA->OSPEEDR |= 0x000000F0;
 8000a44:	4b12      	ldr	r3, [pc, #72]	@ (8000a90 <init_usart+0xb0>)
 8000a46:	689b      	ldr	r3, [r3, #8]
 8000a48:	4a11      	ldr	r2, [pc, #68]	@ (8000a90 <init_usart+0xb0>)
 8000a4a:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 8000a4e:	6093      	str	r3, [r2, #8]


	//Activate USART2 Clock
	SET_BIT(RCC->APB1ENR,RCC_APB1ENR_USART2EN);
 8000a50:	4b0e      	ldr	r3, [pc, #56]	@ (8000a8c <init_usart+0xac>)
 8000a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a54:	4a0d      	ldr	r2, [pc, #52]	@ (8000a8c <init_usart+0xac>)
 8000a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a5a:	6413      	str	r3, [r2, #64]	@ 0x40
	//Enable USART, no TE no RE yet, Oversampling = 8, 8bit mode, no parity
	//Enable Tx and Rx
	USART2->CR1 = 0x0000800C;
 8000a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8000a94 <init_usart+0xb4>)
 8000a5e:	f248 020c 	movw	r2, #32780	@ 0x800c
 8000a62:	60da      	str	r2, [r3, #12]
	// No LIN mode, No clock output (synchronous mode)
	USART2->CR2 = 0x00000000;
 8000a64:	4b0b      	ldr	r3, [pc, #44]	@ (8000a94 <init_usart+0xb4>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	611a      	str	r2, [r3, #16]
	// No control mode, 3 sample point,
	USART2->CR3 = 0x00000000;
 8000a6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <init_usart+0xb4>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	615a      	str	r2, [r3, #20]
	// 19200bauds -> USARTDIV = 273.4375 -> Mantissa = 273d=0x111 , Fraction = 0.4375*16 = 7d = 0x7
	USART2->BRR = 0x00001117;
 8000a70:	4b08      	ldr	r3, [pc, #32]	@ (8000a94 <init_usart+0xb4>)
 8000a72:	f241 1217 	movw	r2, #4375	@ 0x1117
 8000a76:	609a      	str	r2, [r3, #8]
	//Enable UART
	USART2->CR1 = 0x0000A00C;
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <init_usart+0xb4>)
 8000a7a:	f24a 020c 	movw	r2, #40972	@ 0xa00c
 8000a7e:	60da      	str	r2, [r3, #12]
	//SET_BIT(USART2->CR1, USART_CR1_UE );

	HAL_Delay(1);
 8000a80:	2001      	movs	r0, #1
 8000a82:	f000 f8eb 	bl	8000c5c <HAL_Delay>
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40023800 	.word	0x40023800
 8000a90:	40020000 	.word	0x40020000
 8000a94:	40004400 	.word	0x40004400

08000a98 <serial_putc>:
	NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
	NVIC_EnableIRQ(USART2_IRQn);
}

void serial_putc(char c)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
	//Load data to register
	USART2->DR = c;
 8000aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8000ad4 <serial_putc+0x3c>)
 8000aa4:	79fb      	ldrb	r3, [r7, #7]
 8000aa6:	6053      	str	r3, [r2, #4]
	while(!(USART2->SR & 0x00000080));
 8000aa8:	bf00      	nop
 8000aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8000ad4 <serial_putc+0x3c>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d0f9      	beq.n	8000aaa <serial_putc+0x12>
	while(!(USART2->SR & 0x00000040));
 8000ab6:	bf00      	nop
 8000ab8:	4b06      	ldr	r3, [pc, #24]	@ (8000ad4 <serial_putc+0x3c>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d0f9      	beq.n	8000ab8 <serial_putc+0x20>
}
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	40004400 	.word	0x40004400

08000ad8 <serial_puts>:

void serial_puts( char *msg)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
	int cnt = 0;;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	60fb      	str	r3, [r7, #12]
	while(msg[cnt] != '\0'){
 8000ae4:	e009      	b.n	8000afa <serial_puts+0x22>
		serial_putc(msg[cnt]);
 8000ae6:	68fb      	ldr	r3, [r7, #12]
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	4413      	add	r3, r2
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ffd2 	bl	8000a98 <serial_putc>
		cnt++;
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	3301      	adds	r3, #1
 8000af8:	60fb      	str	r3, [r7, #12]
	while(msg[cnt] != '\0'){
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	687a      	ldr	r2, [r7, #4]
 8000afe:	4413      	add	r3, r2
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d1ef      	bne.n	8000ae6 <serial_puts+0xe>
	}
}
 8000b06:	bf00      	nop
 8000b08:	bf00      	nop
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}

08000b10 <newLine>:

void newLine()
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
	serial_putc(10); // nouvelle ligne
 8000b14:	200a      	movs	r0, #10
 8000b16:	f7ff ffbf 	bl	8000a98 <serial_putc>
	serial_putc(13); // retour chariot
 8000b1a:	200d      	movs	r0, #13
 8000b1c:	f7ff ffbc 	bl	8000a98 <serial_putc>
}
 8000b20:	bf00      	nop
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b24:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b5c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b28:	f7ff ff48 	bl	80009bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b2c:	480c      	ldr	r0, [pc, #48]	@ (8000b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b2e:	490d      	ldr	r1, [pc, #52]	@ (8000b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b30:	4a0d      	ldr	r2, [pc, #52]	@ (8000b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b34:	e002      	b.n	8000b3c <LoopCopyDataInit>

08000b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b3a:	3304      	adds	r3, #4

08000b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b40:	d3f9      	bcc.n	8000b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b42:	4a0a      	ldr	r2, [pc, #40]	@ (8000b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b44:	4c0a      	ldr	r4, [pc, #40]	@ (8000b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b48:	e001      	b.n	8000b4e <LoopFillZerobss>

08000b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b4c:	3204      	adds	r2, #4

08000b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b50:	d3fb      	bcc.n	8000b4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b52:	f001 fbdb 	bl	800230c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b56:	f7ff fd03 	bl	8000560 <main>
  bx  lr    
 8000b5a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b5c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b64:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000b68:	08002c7c 	.word	0x08002c7c
  ldr r2, =_sbss
 8000b6c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000b70:	200001f0 	.word	0x200001f0

08000b74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b74:	e7fe      	b.n	8000b74 <ADC_IRQHandler>
	...

08000b78 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb8 <HAL_Init+0x40>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a0d      	ldr	r2, [pc, #52]	@ (8000bb8 <HAL_Init+0x40>)
 8000b82:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b86:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b88:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_Init+0x40>)
 8000b8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b92:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b94:	4b08      	ldr	r3, [pc, #32]	@ (8000bb8 <HAL_Init+0x40>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a07      	ldr	r2, [pc, #28]	@ (8000bb8 <HAL_Init+0x40>)
 8000b9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b9e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ba0:	2003      	movs	r0, #3
 8000ba2:	f000 f931 	bl	8000e08 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f000 f808 	bl	8000bbc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bac:	f7ff fe4e 	bl	800084c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	bf00      	nop
 8000bb8:	40023c00 	.word	0x40023c00

08000bbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bc4:	4b12      	ldr	r3, [pc, #72]	@ (8000c10 <HAL_InitTick+0x54>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b12      	ldr	r3, [pc, #72]	@ (8000c14 <HAL_InitTick+0x58>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 f93b 	bl	8000e56 <HAL_SYSTICK_Config>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000be6:	2301      	movs	r3, #1
 8000be8:	e00e      	b.n	8000c08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	2b0f      	cmp	r3, #15
 8000bee:	d80a      	bhi.n	8000c06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	6879      	ldr	r1, [r7, #4]
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	f000 f911 	bl	8000e1e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bfc:	4a06      	ldr	r2, [pc, #24]	@ (8000c18 <HAL_InitTick+0x5c>)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c02:	2300      	movs	r3, #0
 8000c04:	e000      	b.n	8000c08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	20000004 	.word	0x20000004
 8000c14:	2000000c 	.word	0x2000000c
 8000c18:	20000008 	.word	0x20000008

08000c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	2000000c 	.word	0x2000000c
 8000c40:	200000a4 	.word	0x200000a4

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	200000a4 	.word	0x200000a4

08000c5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b084      	sub	sp, #16
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c64:	f7ff ffee 	bl	8000c44 <HAL_GetTick>
 8000c68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c74:	d005      	beq.n	8000c82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <HAL_Delay+0x44>)
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	461a      	mov	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	4413      	add	r3, r2
 8000c80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c82:	bf00      	nop
 8000c84:	f7ff ffde 	bl	8000c44 <HAL_GetTick>
 8000c88:	4602      	mov	r2, r0
 8000c8a:	68bb      	ldr	r3, [r7, #8]
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	68fa      	ldr	r2, [r7, #12]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d8f7      	bhi.n	8000c84 <HAL_Delay+0x28>
  {
  }
}
 8000c94:	bf00      	nop
 8000c96:	bf00      	nop
 8000c98:	3710      	adds	r7, #16
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	2000000c 	.word	0x2000000c

08000ca4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cb6:	68db      	ldr	r3, [r3, #12]
 8000cb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cba:	68ba      	ldr	r2, [r7, #8]
 8000cbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cc0:	4013      	ands	r3, r2
 8000cc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ccc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cd6:	4a04      	ldr	r2, [pc, #16]	@ (8000ce8 <__NVIC_SetPriorityGrouping+0x44>)
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	60d3      	str	r3, [r2, #12]
}
 8000cdc:	bf00      	nop
 8000cde:	3714      	adds	r7, #20
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce6:	4770      	bx	lr
 8000ce8:	e000ed00 	.word	0xe000ed00

08000cec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cf0:	4b04      	ldr	r3, [pc, #16]	@ (8000d04 <__NVIC_GetPriorityGrouping+0x18>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	0a1b      	lsrs	r3, r3, #8
 8000cf6:	f003 0307 	and.w	r3, r3, #7
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d02:	4770      	bx	lr
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	6039      	str	r1, [r7, #0]
 8000d12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	db0a      	blt.n	8000d32 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	490c      	ldr	r1, [pc, #48]	@ (8000d54 <__NVIC_SetPriority+0x4c>)
 8000d22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d26:	0112      	lsls	r2, r2, #4
 8000d28:	b2d2      	uxtb	r2, r2
 8000d2a:	440b      	add	r3, r1
 8000d2c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d30:	e00a      	b.n	8000d48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d32:	683b      	ldr	r3, [r7, #0]
 8000d34:	b2da      	uxtb	r2, r3
 8000d36:	4908      	ldr	r1, [pc, #32]	@ (8000d58 <__NVIC_SetPriority+0x50>)
 8000d38:	79fb      	ldrb	r3, [r7, #7]
 8000d3a:	f003 030f 	and.w	r3, r3, #15
 8000d3e:	3b04      	subs	r3, #4
 8000d40:	0112      	lsls	r2, r2, #4
 8000d42:	b2d2      	uxtb	r2, r2
 8000d44:	440b      	add	r3, r1
 8000d46:	761a      	strb	r2, [r3, #24]
}
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	e000e100 	.word	0xe000e100
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b089      	sub	sp, #36	@ 0x24
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	f003 0307 	and.w	r3, r3, #7
 8000d6e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d70:	69fb      	ldr	r3, [r7, #28]
 8000d72:	f1c3 0307 	rsb	r3, r3, #7
 8000d76:	2b04      	cmp	r3, #4
 8000d78:	bf28      	it	cs
 8000d7a:	2304      	movcs	r3, #4
 8000d7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d7e:	69fb      	ldr	r3, [r7, #28]
 8000d80:	3304      	adds	r3, #4
 8000d82:	2b06      	cmp	r3, #6
 8000d84:	d902      	bls.n	8000d8c <NVIC_EncodePriority+0x30>
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3b03      	subs	r3, #3
 8000d8a:	e000      	b.n	8000d8e <NVIC_EncodePriority+0x32>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d90:	f04f 32ff 	mov.w	r2, #4294967295
 8000d94:	69bb      	ldr	r3, [r7, #24]
 8000d96:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	401a      	ands	r2, r3
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000da4:	f04f 31ff 	mov.w	r1, #4294967295
 8000da8:	697b      	ldr	r3, [r7, #20]
 8000daa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dae:	43d9      	mvns	r1, r3
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	4313      	orrs	r3, r2
         );
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3724      	adds	r7, #36	@ 0x24
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc0:	4770      	bx	lr
	...

08000dc4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3b01      	subs	r3, #1
 8000dd0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000dd4:	d301      	bcc.n	8000dda <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e00f      	b.n	8000dfa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <SysTick_Config+0x40>)
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	3b01      	subs	r3, #1
 8000de0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000de2:	210f      	movs	r1, #15
 8000de4:	f04f 30ff 	mov.w	r0, #4294967295
 8000de8:	f7ff ff8e 	bl	8000d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000dec:	4b05      	ldr	r3, [pc, #20]	@ (8000e04 <SysTick_Config+0x40>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000df2:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <SysTick_Config+0x40>)
 8000df4:	2207      	movs	r2, #7
 8000df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000df8:	2300      	movs	r3, #0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	e000e010 	.word	0xe000e010

08000e08 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e10:	6878      	ldr	r0, [r7, #4]
 8000e12:	f7ff ff47 	bl	8000ca4 <__NVIC_SetPriorityGrouping>
}
 8000e16:	bf00      	nop
 8000e18:	3708      	adds	r7, #8
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bd80      	pop	{r7, pc}

08000e1e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e1e:	b580      	push	{r7, lr}
 8000e20:	b086      	sub	sp, #24
 8000e22:	af00      	add	r7, sp, #0
 8000e24:	4603      	mov	r3, r0
 8000e26:	60b9      	str	r1, [r7, #8]
 8000e28:	607a      	str	r2, [r7, #4]
 8000e2a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e30:	f7ff ff5c 	bl	8000cec <__NVIC_GetPriorityGrouping>
 8000e34:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e36:	687a      	ldr	r2, [r7, #4]
 8000e38:	68b9      	ldr	r1, [r7, #8]
 8000e3a:	6978      	ldr	r0, [r7, #20]
 8000e3c:	f7ff ff8e 	bl	8000d5c <NVIC_EncodePriority>
 8000e40:	4602      	mov	r2, r0
 8000e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e46:	4611      	mov	r1, r2
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff ff5d 	bl	8000d08 <__NVIC_SetPriority>
}
 8000e4e:	bf00      	nop
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e5e:	6878      	ldr	r0, [r7, #4]
 8000e60:	f7ff ffb0 	bl	8000dc4 <SysTick_Config>
 8000e64:	4603      	mov	r3, r0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	3708      	adds	r7, #8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
	...

08000e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b089      	sub	sp, #36	@ 0x24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e82:	2300      	movs	r3, #0
 8000e84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e86:	2300      	movs	r3, #0
 8000e88:	61fb      	str	r3, [r7, #28]
 8000e8a:	e16b      	b.n	8001164 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	fa02 f303 	lsl.w	r3, r2, r3
 8000e94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	697a      	ldr	r2, [r7, #20]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ea0:	693a      	ldr	r2, [r7, #16]
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	f040 815a 	bne.w	800115e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	f003 0303 	and.w	r3, r3, #3
 8000eb2:	2b01      	cmp	r3, #1
 8000eb4:	d005      	beq.n	8000ec2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d130      	bne.n	8000f24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	689b      	ldr	r3, [r3, #8]
 8000ec6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	2203      	movs	r2, #3
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	43db      	mvns	r3, r3
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	68da      	ldr	r2, [r3, #12]
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	69ba      	ldr	r2, [r7, #24]
 8000ef0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	685b      	ldr	r3, [r3, #4]
 8000ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ef8:	2201      	movs	r2, #1
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	fa02 f303 	lsl.w	r3, r2, r3
 8000f00:	43db      	mvns	r3, r3
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	4013      	ands	r3, r2
 8000f06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	091b      	lsrs	r3, r3, #4
 8000f0e:	f003 0201 	and.w	r2, r3, #1
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	69ba      	ldr	r2, [r7, #24]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f24:	683b      	ldr	r3, [r7, #0]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f003 0303 	and.w	r3, r3, #3
 8000f2c:	2b03      	cmp	r3, #3
 8000f2e:	d017      	beq.n	8000f60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	005b      	lsls	r3, r3, #1
 8000f3a:	2203      	movs	r2, #3
 8000f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f40:	43db      	mvns	r3, r3
 8000f42:	69ba      	ldr	r2, [r7, #24]
 8000f44:	4013      	ands	r3, r2
 8000f46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	689a      	ldr	r2, [r3, #8]
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	4313      	orrs	r3, r2
 8000f58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f60:	683b      	ldr	r3, [r7, #0]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	2b02      	cmp	r3, #2
 8000f6a:	d123      	bne.n	8000fb4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f6c:	69fb      	ldr	r3, [r7, #28]
 8000f6e:	08da      	lsrs	r2, r3, #3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	3208      	adds	r2, #8
 8000f74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f7a:	69fb      	ldr	r3, [r7, #28]
 8000f7c:	f003 0307 	and.w	r3, r3, #7
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	220f      	movs	r2, #15
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	69ba      	ldr	r2, [r7, #24]
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	691a      	ldr	r2, [r3, #16]
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	f003 0307 	and.w	r3, r3, #7
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa0:	69ba      	ldr	r2, [r7, #24]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fa6:	69fb      	ldr	r3, [r7, #28]
 8000fa8:	08da      	lsrs	r2, r3, #3
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	3208      	adds	r2, #8
 8000fae:	69b9      	ldr	r1, [r7, #24]
 8000fb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0203 	and.w	r2, r3, #3
 8000fd4:	69fb      	ldr	r3, [r7, #28]
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fdc:	69ba      	ldr	r2, [r7, #24]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	f000 80b4 	beq.w	800115e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	60fb      	str	r3, [r7, #12]
 8000ffa:	4b60      	ldr	r3, [pc, #384]	@ (800117c <HAL_GPIO_Init+0x30c>)
 8000ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ffe:	4a5f      	ldr	r2, [pc, #380]	@ (800117c <HAL_GPIO_Init+0x30c>)
 8001000:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001004:	6453      	str	r3, [r2, #68]	@ 0x44
 8001006:	4b5d      	ldr	r3, [pc, #372]	@ (800117c <HAL_GPIO_Init+0x30c>)
 8001008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800100a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800100e:	60fb      	str	r3, [r7, #12]
 8001010:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001012:	4a5b      	ldr	r2, [pc, #364]	@ (8001180 <HAL_GPIO_Init+0x310>)
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	089b      	lsrs	r3, r3, #2
 8001018:	3302      	adds	r3, #2
 800101a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800101e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	f003 0303 	and.w	r3, r3, #3
 8001026:	009b      	lsls	r3, r3, #2
 8001028:	220f      	movs	r2, #15
 800102a:	fa02 f303 	lsl.w	r3, r2, r3
 800102e:	43db      	mvns	r3, r3
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	4013      	ands	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	4a52      	ldr	r2, [pc, #328]	@ (8001184 <HAL_GPIO_Init+0x314>)
 800103a:	4293      	cmp	r3, r2
 800103c:	d02b      	beq.n	8001096 <HAL_GPIO_Init+0x226>
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	4a51      	ldr	r2, [pc, #324]	@ (8001188 <HAL_GPIO_Init+0x318>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d025      	beq.n	8001092 <HAL_GPIO_Init+0x222>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	4a50      	ldr	r2, [pc, #320]	@ (800118c <HAL_GPIO_Init+0x31c>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d01f      	beq.n	800108e <HAL_GPIO_Init+0x21e>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	4a4f      	ldr	r2, [pc, #316]	@ (8001190 <HAL_GPIO_Init+0x320>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d019      	beq.n	800108a <HAL_GPIO_Init+0x21a>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a4e      	ldr	r2, [pc, #312]	@ (8001194 <HAL_GPIO_Init+0x324>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d013      	beq.n	8001086 <HAL_GPIO_Init+0x216>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a4d      	ldr	r2, [pc, #308]	@ (8001198 <HAL_GPIO_Init+0x328>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d00d      	beq.n	8001082 <HAL_GPIO_Init+0x212>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a4c      	ldr	r2, [pc, #304]	@ (800119c <HAL_GPIO_Init+0x32c>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d007      	beq.n	800107e <HAL_GPIO_Init+0x20e>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a4b      	ldr	r2, [pc, #300]	@ (80011a0 <HAL_GPIO_Init+0x330>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d101      	bne.n	800107a <HAL_GPIO_Init+0x20a>
 8001076:	2307      	movs	r3, #7
 8001078:	e00e      	b.n	8001098 <HAL_GPIO_Init+0x228>
 800107a:	2308      	movs	r3, #8
 800107c:	e00c      	b.n	8001098 <HAL_GPIO_Init+0x228>
 800107e:	2306      	movs	r3, #6
 8001080:	e00a      	b.n	8001098 <HAL_GPIO_Init+0x228>
 8001082:	2305      	movs	r3, #5
 8001084:	e008      	b.n	8001098 <HAL_GPIO_Init+0x228>
 8001086:	2304      	movs	r3, #4
 8001088:	e006      	b.n	8001098 <HAL_GPIO_Init+0x228>
 800108a:	2303      	movs	r3, #3
 800108c:	e004      	b.n	8001098 <HAL_GPIO_Init+0x228>
 800108e:	2302      	movs	r3, #2
 8001090:	e002      	b.n	8001098 <HAL_GPIO_Init+0x228>
 8001092:	2301      	movs	r3, #1
 8001094:	e000      	b.n	8001098 <HAL_GPIO_Init+0x228>
 8001096:	2300      	movs	r3, #0
 8001098:	69fa      	ldr	r2, [r7, #28]
 800109a:	f002 0203 	and.w	r2, r2, #3
 800109e:	0092      	lsls	r2, r2, #2
 80010a0:	4093      	lsls	r3, r2
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010a8:	4935      	ldr	r1, [pc, #212]	@ (8001180 <HAL_GPIO_Init+0x310>)
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	089b      	lsrs	r3, r3, #2
 80010ae:	3302      	adds	r3, #2
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010b6:	4b3b      	ldr	r3, [pc, #236]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010bc:	693b      	ldr	r3, [r7, #16]
 80010be:	43db      	mvns	r3, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4013      	ands	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d003      	beq.n	80010da <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010da:	4a32      	ldr	r2, [pc, #200]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010e0:	4b30      	ldr	r3, [pc, #192]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4013      	ands	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d003      	beq.n	8001104 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	4313      	orrs	r3, r2
 8001102:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001104:	4a27      	ldr	r2, [pc, #156]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 8001106:	69bb      	ldr	r3, [r7, #24]
 8001108:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800110a:	4b26      	ldr	r3, [pc, #152]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001110:	693b      	ldr	r3, [r7, #16]
 8001112:	43db      	mvns	r3, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4013      	ands	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800111a:	683b      	ldr	r3, [r7, #0]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001122:	2b00      	cmp	r3, #0
 8001124:	d003      	beq.n	800112e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800112e:	4a1d      	ldr	r2, [pc, #116]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001134:	4b1b      	ldr	r3, [pc, #108]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	43db      	mvns	r3, r3
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4013      	ands	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d003      	beq.n	8001158 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001150:	69ba      	ldr	r2, [r7, #24]
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	4313      	orrs	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001158:	4a12      	ldr	r2, [pc, #72]	@ (80011a4 <HAL_GPIO_Init+0x334>)
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	3301      	adds	r3, #1
 8001162:	61fb      	str	r3, [r7, #28]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	2b0f      	cmp	r3, #15
 8001168:	f67f ae90 	bls.w	8000e8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800116c:	bf00      	nop
 800116e:	bf00      	nop
 8001170:	3724      	adds	r7, #36	@ 0x24
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	40023800 	.word	0x40023800
 8001180:	40013800 	.word	0x40013800
 8001184:	40020000 	.word	0x40020000
 8001188:	40020400 	.word	0x40020400
 800118c:	40020800 	.word	0x40020800
 8001190:	40020c00 	.word	0x40020c00
 8001194:	40021000 	.word	0x40021000
 8001198:	40021400 	.word	0x40021400
 800119c:	40021800 	.word	0x40021800
 80011a0:	40021c00 	.word	0x40021c00
 80011a4:	40013c00 	.word	0x40013c00

080011a8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	460b      	mov	r3, r1
 80011b2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	691a      	ldr	r2, [r3, #16]
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	4013      	ands	r3, r2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d002      	beq.n	80011c6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80011c0:	2301      	movs	r3, #1
 80011c2:	73fb      	strb	r3, [r7, #15]
 80011c4:	e001      	b.n	80011ca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80011c6:	2300      	movs	r3, #0
 80011c8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
 80011e0:	460b      	mov	r3, r1
 80011e2:	807b      	strh	r3, [r7, #2]
 80011e4:	4613      	mov	r3, r2
 80011e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011e8:	787b      	ldrb	r3, [r7, #1]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d003      	beq.n	80011f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011ee:	887a      	ldrh	r2, [r7, #2]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011f4:	e003      	b.n	80011fe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011f6:	887b      	ldrh	r3, [r7, #2]
 80011f8:	041a      	lsls	r2, r3, #16
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	619a      	str	r2, [r3, #24]
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
	...

0800120c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e267      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	2b00      	cmp	r3, #0
 8001228:	d075      	beq.n	8001316 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800122a:	4b88      	ldr	r3, [pc, #544]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	f003 030c 	and.w	r3, r3, #12
 8001232:	2b04      	cmp	r3, #4
 8001234:	d00c      	beq.n	8001250 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001236:	4b85      	ldr	r3, [pc, #532]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001238:	689b      	ldr	r3, [r3, #8]
 800123a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800123e:	2b08      	cmp	r3, #8
 8001240:	d112      	bne.n	8001268 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001242:	4b82      	ldr	r3, [pc, #520]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800124a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800124e:	d10b      	bne.n	8001268 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001250:	4b7e      	ldr	r3, [pc, #504]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001258:	2b00      	cmp	r3, #0
 800125a:	d05b      	beq.n	8001314 <HAL_RCC_OscConfig+0x108>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d157      	bne.n	8001314 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e242      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001270:	d106      	bne.n	8001280 <HAL_RCC_OscConfig+0x74>
 8001272:	4b76      	ldr	r3, [pc, #472]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a75      	ldr	r2, [pc, #468]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001278:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	e01d      	b.n	80012bc <HAL_RCC_OscConfig+0xb0>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001288:	d10c      	bne.n	80012a4 <HAL_RCC_OscConfig+0x98>
 800128a:	4b70      	ldr	r3, [pc, #448]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a6f      	ldr	r2, [pc, #444]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001290:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001294:	6013      	str	r3, [r2, #0]
 8001296:	4b6d      	ldr	r3, [pc, #436]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a6c      	ldr	r2, [pc, #432]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 800129c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012a0:	6013      	str	r3, [r2, #0]
 80012a2:	e00b      	b.n	80012bc <HAL_RCC_OscConfig+0xb0>
 80012a4:	4b69      	ldr	r3, [pc, #420]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4a68      	ldr	r2, [pc, #416]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80012aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012ae:	6013      	str	r3, [r2, #0]
 80012b0:	4b66      	ldr	r3, [pc, #408]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a65      	ldr	r2, [pc, #404]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80012b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d013      	beq.n	80012ec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c4:	f7ff fcbe 	bl	8000c44 <HAL_GetTick>
 80012c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012cc:	f7ff fcba 	bl	8000c44 <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b64      	cmp	r3, #100	@ 0x64
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e207      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012de:	4b5b      	ldr	r3, [pc, #364]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d0f0      	beq.n	80012cc <HAL_RCC_OscConfig+0xc0>
 80012ea:	e014      	b.n	8001316 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ec:	f7ff fcaa 	bl	8000c44 <HAL_GetTick>
 80012f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012f2:	e008      	b.n	8001306 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f4:	f7ff fca6 	bl	8000c44 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	2b64      	cmp	r3, #100	@ 0x64
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e1f3      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001306:	4b51      	ldr	r3, [pc, #324]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1f0      	bne.n	80012f4 <HAL_RCC_OscConfig+0xe8>
 8001312:	e000      	b.n	8001316 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001314:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0302 	and.w	r3, r3, #2
 800131e:	2b00      	cmp	r3, #0
 8001320:	d063      	beq.n	80013ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001322:	4b4a      	ldr	r3, [pc, #296]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 030c 	and.w	r3, r3, #12
 800132a:	2b00      	cmp	r3, #0
 800132c:	d00b      	beq.n	8001346 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800132e:	4b47      	ldr	r3, [pc, #284]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001336:	2b08      	cmp	r3, #8
 8001338:	d11c      	bne.n	8001374 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800133a:	4b44      	ldr	r3, [pc, #272]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001342:	2b00      	cmp	r3, #0
 8001344:	d116      	bne.n	8001374 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001346:	4b41      	ldr	r3, [pc, #260]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d005      	beq.n	800135e <HAL_RCC_OscConfig+0x152>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	68db      	ldr	r3, [r3, #12]
 8001356:	2b01      	cmp	r3, #1
 8001358:	d001      	beq.n	800135e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e1c7      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800135e:	4b3b      	ldr	r3, [pc, #236]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	00db      	lsls	r3, r3, #3
 800136c:	4937      	ldr	r1, [pc, #220]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 800136e:	4313      	orrs	r3, r2
 8001370:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001372:	e03a      	b.n	80013ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d020      	beq.n	80013be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800137c:	4b34      	ldr	r3, [pc, #208]	@ (8001450 <HAL_RCC_OscConfig+0x244>)
 800137e:	2201      	movs	r2, #1
 8001380:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001382:	f7ff fc5f 	bl	8000c44 <HAL_GetTick>
 8001386:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001388:	e008      	b.n	800139c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800138a:	f7ff fc5b 	bl	8000c44 <HAL_GetTick>
 800138e:	4602      	mov	r2, r0
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d901      	bls.n	800139c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e1a8      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800139c:	4b2b      	ldr	r3, [pc, #172]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	f003 0302 	and.w	r3, r3, #2
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d0f0      	beq.n	800138a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013a8:	4b28      	ldr	r3, [pc, #160]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	00db      	lsls	r3, r3, #3
 80013b6:	4925      	ldr	r1, [pc, #148]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80013b8:	4313      	orrs	r3, r2
 80013ba:	600b      	str	r3, [r1, #0]
 80013bc:	e015      	b.n	80013ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013be:	4b24      	ldr	r3, [pc, #144]	@ (8001450 <HAL_RCC_OscConfig+0x244>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c4:	f7ff fc3e 	bl	8000c44 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013cc:	f7ff fc3a 	bl	8000c44 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e187      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013de:	4b1b      	ldr	r3, [pc, #108]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0302 	and.w	r3, r3, #2
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1f0      	bne.n	80013cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f003 0308 	and.w	r3, r3, #8
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d036      	beq.n	8001464 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	695b      	ldr	r3, [r3, #20]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d016      	beq.n	800142c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013fe:	4b15      	ldr	r3, [pc, #84]	@ (8001454 <HAL_RCC_OscConfig+0x248>)
 8001400:	2201      	movs	r2, #1
 8001402:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001404:	f7ff fc1e 	bl	8000c44 <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800140c:	f7ff fc1a 	bl	8000c44 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b02      	cmp	r3, #2
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e167      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800141e:	4b0b      	ldr	r3, [pc, #44]	@ (800144c <HAL_RCC_OscConfig+0x240>)
 8001420:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001422:	f003 0302 	and.w	r3, r3, #2
 8001426:	2b00      	cmp	r3, #0
 8001428:	d0f0      	beq.n	800140c <HAL_RCC_OscConfig+0x200>
 800142a:	e01b      	b.n	8001464 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800142c:	4b09      	ldr	r3, [pc, #36]	@ (8001454 <HAL_RCC_OscConfig+0x248>)
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001432:	f7ff fc07 	bl	8000c44 <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001438:	e00e      	b.n	8001458 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800143a:	f7ff fc03 	bl	8000c44 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d907      	bls.n	8001458 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e150      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
 800144c:	40023800 	.word	0x40023800
 8001450:	42470000 	.word	0x42470000
 8001454:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001458:	4b88      	ldr	r3, [pc, #544]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 800145a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d1ea      	bne.n	800143a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0304 	and.w	r3, r3, #4
 800146c:	2b00      	cmp	r3, #0
 800146e:	f000 8097 	beq.w	80015a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001472:	2300      	movs	r3, #0
 8001474:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001476:	4b81      	ldr	r3, [pc, #516]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800147a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d10f      	bne.n	80014a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	4b7d      	ldr	r3, [pc, #500]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	4a7c      	ldr	r2, [pc, #496]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 800148c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001490:	6413      	str	r3, [r2, #64]	@ 0x40
 8001492:	4b7a      	ldr	r3, [pc, #488]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800149e:	2301      	movs	r3, #1
 80014a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014a2:	4b77      	ldr	r3, [pc, #476]	@ (8001680 <HAL_RCC_OscConfig+0x474>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d118      	bne.n	80014e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014ae:	4b74      	ldr	r3, [pc, #464]	@ (8001680 <HAL_RCC_OscConfig+0x474>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4a73      	ldr	r2, [pc, #460]	@ (8001680 <HAL_RCC_OscConfig+0x474>)
 80014b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014ba:	f7ff fbc3 	bl	8000c44 <HAL_GetTick>
 80014be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c0:	e008      	b.n	80014d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014c2:	f7ff fbbf 	bl	8000c44 <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d901      	bls.n	80014d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	e10c      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014d4:	4b6a      	ldr	r3, [pc, #424]	@ (8001680 <HAL_RCC_OscConfig+0x474>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d0f0      	beq.n	80014c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d106      	bne.n	80014f6 <HAL_RCC_OscConfig+0x2ea>
 80014e8:	4b64      	ldr	r3, [pc, #400]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 80014ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014ec:	4a63      	ldr	r2, [pc, #396]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 80014ee:	f043 0301 	orr.w	r3, r3, #1
 80014f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80014f4:	e01c      	b.n	8001530 <HAL_RCC_OscConfig+0x324>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	2b05      	cmp	r3, #5
 80014fc:	d10c      	bne.n	8001518 <HAL_RCC_OscConfig+0x30c>
 80014fe:	4b5f      	ldr	r3, [pc, #380]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001502:	4a5e      	ldr	r2, [pc, #376]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001504:	f043 0304 	orr.w	r3, r3, #4
 8001508:	6713      	str	r3, [r2, #112]	@ 0x70
 800150a:	4b5c      	ldr	r3, [pc, #368]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 800150c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800150e:	4a5b      	ldr	r2, [pc, #364]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6713      	str	r3, [r2, #112]	@ 0x70
 8001516:	e00b      	b.n	8001530 <HAL_RCC_OscConfig+0x324>
 8001518:	4b58      	ldr	r3, [pc, #352]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 800151a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800151c:	4a57      	ldr	r2, [pc, #348]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 800151e:	f023 0301 	bic.w	r3, r3, #1
 8001522:	6713      	str	r3, [r2, #112]	@ 0x70
 8001524:	4b55      	ldr	r3, [pc, #340]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001526:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001528:	4a54      	ldr	r2, [pc, #336]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 800152a:	f023 0304 	bic.w	r3, r3, #4
 800152e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d015      	beq.n	8001564 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001538:	f7ff fb84 	bl	8000c44 <HAL_GetTick>
 800153c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800153e:	e00a      	b.n	8001556 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001540:	f7ff fb80 	bl	8000c44 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800154e:	4293      	cmp	r3, r2
 8001550:	d901      	bls.n	8001556 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001552:	2303      	movs	r3, #3
 8001554:	e0cb      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001556:	4b49      	ldr	r3, [pc, #292]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001558:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d0ee      	beq.n	8001540 <HAL_RCC_OscConfig+0x334>
 8001562:	e014      	b.n	800158e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001564:	f7ff fb6e 	bl	8000c44 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800156a:	e00a      	b.n	8001582 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800156c:	f7ff fb6a 	bl	8000c44 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800157a:	4293      	cmp	r3, r2
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e0b5      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001582:	4b3e      	ldr	r3, [pc, #248]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001584:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1ee      	bne.n	800156c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800158e:	7dfb      	ldrb	r3, [r7, #23]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d105      	bne.n	80015a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001594:	4b39      	ldr	r3, [pc, #228]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001598:	4a38      	ldr	r2, [pc, #224]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 800159a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800159e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 80a1 	beq.w	80016ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015aa:	4b34      	ldr	r3, [pc, #208]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f003 030c 	and.w	r3, r3, #12
 80015b2:	2b08      	cmp	r3, #8
 80015b4:	d05c      	beq.n	8001670 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d141      	bne.n	8001642 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015be:	4b31      	ldr	r3, [pc, #196]	@ (8001684 <HAL_RCC_OscConfig+0x478>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c4:	f7ff fb3e 	bl	8000c44 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff fb3a 	bl	8000c44 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e087      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015de:	4b27      	ldr	r3, [pc, #156]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	69da      	ldr	r2, [r3, #28]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	431a      	orrs	r2, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f8:	019b      	lsls	r3, r3, #6
 80015fa:	431a      	orrs	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001600:	085b      	lsrs	r3, r3, #1
 8001602:	3b01      	subs	r3, #1
 8001604:	041b      	lsls	r3, r3, #16
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800160c:	061b      	lsls	r3, r3, #24
 800160e:	491b      	ldr	r1, [pc, #108]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001610:	4313      	orrs	r3, r2
 8001612:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001614:	4b1b      	ldr	r3, [pc, #108]	@ (8001684 <HAL_RCC_OscConfig+0x478>)
 8001616:	2201      	movs	r2, #1
 8001618:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800161a:	f7ff fb13 	bl	8000c44 <HAL_GetTick>
 800161e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001620:	e008      	b.n	8001634 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001622:	f7ff fb0f 	bl	8000c44 <HAL_GetTick>
 8001626:	4602      	mov	r2, r0
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d901      	bls.n	8001634 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001630:	2303      	movs	r3, #3
 8001632:	e05c      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001634:	4b11      	ldr	r3, [pc, #68]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d0f0      	beq.n	8001622 <HAL_RCC_OscConfig+0x416>
 8001640:	e054      	b.n	80016ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001642:	4b10      	ldr	r3, [pc, #64]	@ (8001684 <HAL_RCC_OscConfig+0x478>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001648:	f7ff fafc 	bl	8000c44 <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001650:	f7ff faf8 	bl	8000c44 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e045      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001662:	4b06      	ldr	r3, [pc, #24]	@ (800167c <HAL_RCC_OscConfig+0x470>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f0      	bne.n	8001650 <HAL_RCC_OscConfig+0x444>
 800166e:	e03d      	b.n	80016ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d107      	bne.n	8001688 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e038      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
 800167c:	40023800 	.word	0x40023800
 8001680:	40007000 	.word	0x40007000
 8001684:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001688:	4b1b      	ldr	r3, [pc, #108]	@ (80016f8 <HAL_RCC_OscConfig+0x4ec>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	699b      	ldr	r3, [r3, #24]
 8001692:	2b01      	cmp	r3, #1
 8001694:	d028      	beq.n	80016e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d121      	bne.n	80016e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d11a      	bne.n	80016e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016b2:	68fa      	ldr	r2, [r7, #12]
 80016b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80016b8:	4013      	ands	r3, r2
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80016be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d111      	bne.n	80016e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016ce:	085b      	lsrs	r3, r3, #1
 80016d0:	3b01      	subs	r3, #1
 80016d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d107      	bne.n	80016e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80016e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d001      	beq.n	80016ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e000      	b.n	80016ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3718      	adds	r7, #24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e0cc      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001710:	4b68      	ldr	r3, [pc, #416]	@ (80018b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0307 	and.w	r3, r3, #7
 8001718:	683a      	ldr	r2, [r7, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	d90c      	bls.n	8001738 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800171e:	4b65      	ldr	r3, [pc, #404]	@ (80018b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001720:	683a      	ldr	r2, [r7, #0]
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001726:	4b63      	ldr	r3, [pc, #396]	@ (80018b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0307 	and.w	r3, r3, #7
 800172e:	683a      	ldr	r2, [r7, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d001      	beq.n	8001738 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e0b8      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d020      	beq.n	8001786 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f003 0304 	and.w	r3, r3, #4
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001750:	4b59      	ldr	r3, [pc, #356]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	4a58      	ldr	r2, [pc, #352]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001756:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800175a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0308 	and.w	r3, r3, #8
 8001764:	2b00      	cmp	r3, #0
 8001766:	d005      	beq.n	8001774 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001768:	4b53      	ldr	r3, [pc, #332]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	4a52      	ldr	r2, [pc, #328]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 800176e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001772:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001774:	4b50      	ldr	r3, [pc, #320]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	494d      	ldr	r1, [pc, #308]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001782:	4313      	orrs	r3, r2
 8001784:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	2b00      	cmp	r3, #0
 8001790:	d044      	beq.n	800181c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b01      	cmp	r3, #1
 8001798:	d107      	bne.n	80017aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179a:	4b47      	ldr	r3, [pc, #284]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d119      	bne.n	80017da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e07f      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d003      	beq.n	80017ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017b6:	2b03      	cmp	r3, #3
 80017b8:	d107      	bne.n	80017ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017ba:	4b3f      	ldr	r3, [pc, #252]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d109      	bne.n	80017da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e06f      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ca:	4b3b      	ldr	r3, [pc, #236]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e067      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017da:	4b37      	ldr	r3, [pc, #220]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f023 0203 	bic.w	r2, r3, #3
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	4934      	ldr	r1, [pc, #208]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 80017e8:	4313      	orrs	r3, r2
 80017ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017ec:	f7ff fa2a 	bl	8000c44 <HAL_GetTick>
 80017f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017f2:	e00a      	b.n	800180a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017f4:	f7ff fa26 	bl	8000c44 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001802:	4293      	cmp	r3, r2
 8001804:	d901      	bls.n	800180a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e04f      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800180a:	4b2b      	ldr	r3, [pc, #172]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 020c 	and.w	r2, r3, #12
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	009b      	lsls	r3, r3, #2
 8001818:	429a      	cmp	r2, r3
 800181a:	d1eb      	bne.n	80017f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800181c:	4b25      	ldr	r3, [pc, #148]	@ (80018b4 <HAL_RCC_ClockConfig+0x1b8>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f003 0307 	and.w	r3, r3, #7
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	429a      	cmp	r2, r3
 8001828:	d20c      	bcs.n	8001844 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800182a:	4b22      	ldr	r3, [pc, #136]	@ (80018b4 <HAL_RCC_ClockConfig+0x1b8>)
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	b2d2      	uxtb	r2, r2
 8001830:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001832:	4b20      	ldr	r3, [pc, #128]	@ (80018b4 <HAL_RCC_ClockConfig+0x1b8>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	683a      	ldr	r2, [r7, #0]
 800183c:	429a      	cmp	r2, r3
 800183e:	d001      	beq.n	8001844 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e032      	b.n	80018aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0304 	and.w	r3, r3, #4
 800184c:	2b00      	cmp	r3, #0
 800184e:	d008      	beq.n	8001862 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001850:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001852:	689b      	ldr	r3, [r3, #8]
 8001854:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	4916      	ldr	r1, [pc, #88]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	4313      	orrs	r3, r2
 8001860:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0308 	and.w	r3, r3, #8
 800186a:	2b00      	cmp	r3, #0
 800186c:	d009      	beq.n	8001882 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800186e:	4b12      	ldr	r3, [pc, #72]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	490e      	ldr	r1, [pc, #56]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	4313      	orrs	r3, r2
 8001880:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001882:	f000 f821 	bl	80018c8 <HAL_RCC_GetSysClockFreq>
 8001886:	4602      	mov	r2, r0
 8001888:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <HAL_RCC_ClockConfig+0x1bc>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	091b      	lsrs	r3, r3, #4
 800188e:	f003 030f 	and.w	r3, r3, #15
 8001892:	490a      	ldr	r1, [pc, #40]	@ (80018bc <HAL_RCC_ClockConfig+0x1c0>)
 8001894:	5ccb      	ldrb	r3, [r1, r3]
 8001896:	fa22 f303 	lsr.w	r3, r2, r3
 800189a:	4a09      	ldr	r2, [pc, #36]	@ (80018c0 <HAL_RCC_ClockConfig+0x1c4>)
 800189c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800189e:	4b09      	ldr	r3, [pc, #36]	@ (80018c4 <HAL_RCC_ClockConfig+0x1c8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff f98a 	bl	8000bbc <HAL_InitTick>

  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40023c00 	.word	0x40023c00
 80018b8:	40023800 	.word	0x40023800
 80018bc:	08002c28 	.word	0x08002c28
 80018c0:	20000004 	.word	0x20000004
 80018c4:	20000008 	.word	0x20000008

080018c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018cc:	b094      	sub	sp, #80	@ 0x50
 80018ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018d0:	2300      	movs	r3, #0
 80018d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80018d4:	2300      	movs	r3, #0
 80018d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80018d8:	2300      	movs	r3, #0
 80018da:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80018dc:	2300      	movs	r3, #0
 80018de:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80018e0:	4b79      	ldr	r3, [pc, #484]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f003 030c 	and.w	r3, r3, #12
 80018e8:	2b08      	cmp	r3, #8
 80018ea:	d00d      	beq.n	8001908 <HAL_RCC_GetSysClockFreq+0x40>
 80018ec:	2b08      	cmp	r3, #8
 80018ee:	f200 80e1 	bhi.w	8001ab4 <HAL_RCC_GetSysClockFreq+0x1ec>
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d002      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x34>
 80018f6:	2b04      	cmp	r3, #4
 80018f8:	d003      	beq.n	8001902 <HAL_RCC_GetSysClockFreq+0x3a>
 80018fa:	e0db      	b.n	8001ab4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80018fc:	4b73      	ldr	r3, [pc, #460]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x204>)
 80018fe:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8001900:	e0db      	b.n	8001aba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001902:	4b73      	ldr	r3, [pc, #460]	@ (8001ad0 <HAL_RCC_GetSysClockFreq+0x208>)
 8001904:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001906:	e0d8      	b.n	8001aba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001908:	4b6f      	ldr	r3, [pc, #444]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001910:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001912:	4b6d      	ldr	r3, [pc, #436]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001914:	685b      	ldr	r3, [r3, #4]
 8001916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d063      	beq.n	80019e6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800191e:	4b6a      	ldr	r3, [pc, #424]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	099b      	lsrs	r3, r3, #6
 8001924:	2200      	movs	r2, #0
 8001926:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001928:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800192a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800192c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001930:	633b      	str	r3, [r7, #48]	@ 0x30
 8001932:	2300      	movs	r3, #0
 8001934:	637b      	str	r3, [r7, #52]	@ 0x34
 8001936:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800193a:	4622      	mov	r2, r4
 800193c:	462b      	mov	r3, r5
 800193e:	f04f 0000 	mov.w	r0, #0
 8001942:	f04f 0100 	mov.w	r1, #0
 8001946:	0159      	lsls	r1, r3, #5
 8001948:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800194c:	0150      	lsls	r0, r2, #5
 800194e:	4602      	mov	r2, r0
 8001950:	460b      	mov	r3, r1
 8001952:	4621      	mov	r1, r4
 8001954:	1a51      	subs	r1, r2, r1
 8001956:	6139      	str	r1, [r7, #16]
 8001958:	4629      	mov	r1, r5
 800195a:	eb63 0301 	sbc.w	r3, r3, r1
 800195e:	617b      	str	r3, [r7, #20]
 8001960:	f04f 0200 	mov.w	r2, #0
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800196c:	4659      	mov	r1, fp
 800196e:	018b      	lsls	r3, r1, #6
 8001970:	4651      	mov	r1, sl
 8001972:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001976:	4651      	mov	r1, sl
 8001978:	018a      	lsls	r2, r1, #6
 800197a:	4651      	mov	r1, sl
 800197c:	ebb2 0801 	subs.w	r8, r2, r1
 8001980:	4659      	mov	r1, fp
 8001982:	eb63 0901 	sbc.w	r9, r3, r1
 8001986:	f04f 0200 	mov.w	r2, #0
 800198a:	f04f 0300 	mov.w	r3, #0
 800198e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001992:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001996:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800199a:	4690      	mov	r8, r2
 800199c:	4699      	mov	r9, r3
 800199e:	4623      	mov	r3, r4
 80019a0:	eb18 0303 	adds.w	r3, r8, r3
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	462b      	mov	r3, r5
 80019a8:	eb49 0303 	adc.w	r3, r9, r3
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80019ba:	4629      	mov	r1, r5
 80019bc:	024b      	lsls	r3, r1, #9
 80019be:	4621      	mov	r1, r4
 80019c0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80019c4:	4621      	mov	r1, r4
 80019c6:	024a      	lsls	r2, r1, #9
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80019ce:	2200      	movs	r2, #0
 80019d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80019d2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80019d4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80019d8:	f7fe fc4a 	bl	8000270 <__aeabi_uldivmod>
 80019dc:	4602      	mov	r2, r0
 80019de:	460b      	mov	r3, r1
 80019e0:	4613      	mov	r3, r2
 80019e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019e4:	e058      	b.n	8001a98 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019e6:	4b38      	ldr	r3, [pc, #224]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	099b      	lsrs	r3, r3, #6
 80019ec:	2200      	movs	r2, #0
 80019ee:	4618      	mov	r0, r3
 80019f0:	4611      	mov	r1, r2
 80019f2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80019f6:	623b      	str	r3, [r7, #32]
 80019f8:	2300      	movs	r3, #0
 80019fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80019fc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a00:	4642      	mov	r2, r8
 8001a02:	464b      	mov	r3, r9
 8001a04:	f04f 0000 	mov.w	r0, #0
 8001a08:	f04f 0100 	mov.w	r1, #0
 8001a0c:	0159      	lsls	r1, r3, #5
 8001a0e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a12:	0150      	lsls	r0, r2, #5
 8001a14:	4602      	mov	r2, r0
 8001a16:	460b      	mov	r3, r1
 8001a18:	4641      	mov	r1, r8
 8001a1a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a1e:	4649      	mov	r1, r9
 8001a20:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a24:	f04f 0200 	mov.w	r2, #0
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a30:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a34:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a38:	ebb2 040a 	subs.w	r4, r2, sl
 8001a3c:	eb63 050b 	sbc.w	r5, r3, fp
 8001a40:	f04f 0200 	mov.w	r2, #0
 8001a44:	f04f 0300 	mov.w	r3, #0
 8001a48:	00eb      	lsls	r3, r5, #3
 8001a4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a4e:	00e2      	lsls	r2, r4, #3
 8001a50:	4614      	mov	r4, r2
 8001a52:	461d      	mov	r5, r3
 8001a54:	4643      	mov	r3, r8
 8001a56:	18e3      	adds	r3, r4, r3
 8001a58:	603b      	str	r3, [r7, #0]
 8001a5a:	464b      	mov	r3, r9
 8001a5c:	eb45 0303 	adc.w	r3, r5, r3
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	f04f 0200 	mov.w	r2, #0
 8001a66:	f04f 0300 	mov.w	r3, #0
 8001a6a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a6e:	4629      	mov	r1, r5
 8001a70:	028b      	lsls	r3, r1, #10
 8001a72:	4621      	mov	r1, r4
 8001a74:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a78:	4621      	mov	r1, r4
 8001a7a:	028a      	lsls	r2, r1, #10
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a82:	2200      	movs	r2, #0
 8001a84:	61bb      	str	r3, [r7, #24]
 8001a86:	61fa      	str	r2, [r7, #28]
 8001a88:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a8c:	f7fe fbf0 	bl	8000270 <__aeabi_uldivmod>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4613      	mov	r3, r2
 8001a96:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a98:	4b0b      	ldr	r3, [pc, #44]	@ (8001ac8 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	0c1b      	lsrs	r3, r3, #16
 8001a9e:	f003 0303 	and.w	r3, r3, #3
 8001aa2:	3301      	adds	r3, #1
 8001aa4:	005b      	lsls	r3, r3, #1
 8001aa6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001aa8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001aaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001aac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ab2:	e002      	b.n	8001aba <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ab4:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <HAL_RCC_GetSysClockFreq+0x204>)
 8001ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ab8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3750      	adds	r7, #80	@ 0x50
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ac6:	bf00      	nop
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	00f42400 	.word	0x00f42400
 8001ad0:	007a1200 	.word	0x007a1200

08001ad4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d105      	bne.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d035      	beq.n	8001b68 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001afc:	4b62      	ldr	r3, [pc, #392]	@ (8001c88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b02:	f7ff f89f 	bl	8000c44 <HAL_GetTick>
 8001b06:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b08:	e008      	b.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b0a:	f7ff f89b 	bl	8000c44 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e0b0      	b.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b1c:	4b5b      	ldr	r3, [pc, #364]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1f0      	bne.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	019a      	lsls	r2, r3, #6
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	071b      	lsls	r3, r3, #28
 8001b34:	4955      	ldr	r1, [pc, #340]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b36:	4313      	orrs	r3, r2
 8001b38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001b3c:	4b52      	ldr	r3, [pc, #328]	@ (8001c88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001b3e:	2201      	movs	r2, #1
 8001b40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b42:	f7ff f87f 	bl	8000c44 <HAL_GetTick>
 8001b46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b48:	e008      	b.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001b4a:	f7ff f87b 	bl	8000c44 <HAL_GetTick>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d901      	bls.n	8001b5c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e090      	b.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b5c:	4b4b      	ldr	r3, [pc, #300]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d0f0      	beq.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 8083 	beq.w	8001c7c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b44      	ldr	r3, [pc, #272]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	4a43      	ldr	r2, [pc, #268]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b86:	4b41      	ldr	r3, [pc, #260]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001b92:	4b3f      	ldr	r3, [pc, #252]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a3e      	ldr	r2, [pc, #248]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b9c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b9e:	f7ff f851 	bl	8000c44 <HAL_GetTick>
 8001ba2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001ba6:	f7ff f84d 	bl	8000c44 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e062      	b.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001bb8:	4b35      	ldr	r3, [pc, #212]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0f0      	beq.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bc4:	4b31      	ldr	r3, [pc, #196]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001bc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bc8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bcc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bce:	693b      	ldr	r3, [r7, #16]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d02f      	beq.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	68db      	ldr	r3, [r3, #12]
 8001bd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d028      	beq.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001be2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001be6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001bea:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bec:	4b29      	ldr	r3, [pc, #164]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001bf2:	4b28      	ldr	r3, [pc, #160]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001bf8:	4a24      	ldr	r2, [pc, #144]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001bfe:	4b23      	ldr	r3, [pc, #140]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d114      	bne.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001c0a:	f7ff f81b 	bl	8000c44 <HAL_GetTick>
 8001c0e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c10:	e00a      	b.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c12:	f7ff f817 	bl	8000c44 <HAL_GetTick>
 8001c16:	4602      	mov	r2, r0
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	1ad3      	subs	r3, r2, r3
 8001c1c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d901      	bls.n	8001c28 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001c24:	2303      	movs	r3, #3
 8001c26:	e02a      	b.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c28:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d0ee      	beq.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	68db      	ldr	r3, [r3, #12]
 8001c38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001c40:	d10d      	bne.n	8001c5e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001c42:	4b12      	ldr	r3, [pc, #72]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001c52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c56:	490d      	ldr	r1, [pc, #52]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	608b      	str	r3, [r1, #8]
 8001c5c:	e005      	b.n	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c60:	689b      	ldr	r3, [r3, #8]
 8001c62:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c64:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001c68:	6093      	str	r3, [r2, #8]
 8001c6a:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c6c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c76:	4905      	ldr	r1, [pc, #20]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3718      	adds	r7, #24
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	42470068 	.word	0x42470068
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40007000 	.word	0x40007000
 8001c94:	42470e40 	.word	0x42470e40

08001c98 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d101      	bne.n	8001cae <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001caa:	2301      	movs	r3, #1
 8001cac:	e073      	b.n	8001d96 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	7f5b      	ldrb	r3, [r3, #29]
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d105      	bne.n	8001cc4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7fe fdec 	bl	800089c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2202      	movs	r2, #2
 8001cc8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	f003 0310 	and.w	r3, r3, #16
 8001cd4:	2b10      	cmp	r3, #16
 8001cd6:	d055      	beq.n	8001d84 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	22ca      	movs	r2, #202	@ 0xca
 8001cde:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2253      	movs	r2, #83	@ 0x53
 8001ce6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 fa49 	bl	8002180 <RTC_EnterInitMode>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d12c      	bne.n	8001d52 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	687a      	ldr	r2, [r7, #4]
 8001d00:	6812      	ldr	r2, [r2, #0]
 8001d02:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8001d06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d0a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	6899      	ldr	r1, [r3, #8]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	431a      	orrs	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	695b      	ldr	r3, [r3, #20]
 8001d20:	431a      	orrs	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	68d2      	ldr	r2, [r2, #12]
 8001d32:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	6919      	ldr	r1, [r3, #16]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	041a      	lsls	r2, r3, #16
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	430a      	orrs	r2, r1
 8001d46:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 fa50 	bl	80021ee <RTC_ExitInitMode>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8001d52:	7bfb      	ldrb	r3, [r7, #15]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d110      	bne.n	8001d7a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d66:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	699a      	ldr	r2, [r3, #24]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	430a      	orrs	r2, r1
 8001d78:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	22ff      	movs	r2, #255	@ 0xff
 8001d80:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d82:	e001      	b.n	8001d88 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001d84:	2300      	movs	r3, #0
 8001d86:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2201      	movs	r2, #1
 8001d92:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001d94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}

08001d9e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001d9e:	b590      	push	{r4, r7, lr}
 8001da0:	b087      	sub	sp, #28
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	60f8      	str	r0, [r7, #12]
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	7f1b      	ldrb	r3, [r3, #28]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d101      	bne.n	8001dba <HAL_RTC_SetTime+0x1c>
 8001db6:	2302      	movs	r3, #2
 8001db8:	e087      	b.n	8001eca <HAL_RTC_SetTime+0x12c>
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	2202      	movs	r2, #2
 8001dc4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d126      	bne.n	8001e1a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	689b      	ldr	r3, [r3, #8]
 8001dd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d102      	bne.n	8001de0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	4618      	mov	r0, r3
 8001de6:	f000 fa27 	bl	8002238 <RTC_ByteToBcd2>
 8001dea:	4603      	mov	r3, r0
 8001dec:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001dee:	68bb      	ldr	r3, [r7, #8]
 8001df0:	785b      	ldrb	r3, [r3, #1]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f000 fa20 	bl	8002238 <RTC_ByteToBcd2>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001dfc:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	789b      	ldrb	r3, [r3, #2]
 8001e02:	4618      	mov	r0, r3
 8001e04:	f000 fa18 	bl	8002238 <RTC_ByteToBcd2>
 8001e08:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001e0a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	78db      	ldrb	r3, [r3, #3]
 8001e12:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e14:	4313      	orrs	r3, r2
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	e018      	b.n	8001e4c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	689b      	ldr	r3, [r3, #8]
 8001e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d102      	bne.n	8001e2e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	781b      	ldrb	r3, [r3, #0]
 8001e32:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	785b      	ldrb	r3, [r3, #1]
 8001e38:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e3a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001e3c:	68ba      	ldr	r2, [r7, #8]
 8001e3e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e40:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	78db      	ldrb	r3, [r3, #3]
 8001e46:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	22ca      	movs	r2, #202	@ 0xca
 8001e52:	625a      	str	r2, [r3, #36]	@ 0x24
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2253      	movs	r2, #83	@ 0x53
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001e5c:	68f8      	ldr	r0, [r7, #12]
 8001e5e:	f000 f98f 	bl	8002180 <RTC_EnterInitMode>
 8001e62:	4603      	mov	r3, r0
 8001e64:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001e66:	7cfb      	ldrb	r3, [r7, #19]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d120      	bne.n	8001eae <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001e76:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001e7a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	689a      	ldr	r2, [r3, #8]
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e8a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	6899      	ldr	r1, [r3, #8]
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	68da      	ldr	r2, [r3, #12]
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	691b      	ldr	r3, [r3, #16]
 8001e9a:	431a      	orrs	r2, r3
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001ea4:	68f8      	ldr	r0, [r7, #12]
 8001ea6:	f000 f9a2 	bl	80021ee <RTC_ExitInitMode>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001eae:	7cfb      	ldrb	r3, [r7, #19]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d102      	bne.n	8001eba <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	22ff      	movs	r2, #255	@ 0xff
 8001ec0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	771a      	strb	r2, [r3, #28]

  return status;
 8001ec8:	7cfb      	ldrb	r3, [r7, #19]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	371c      	adds	r7, #28
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd90      	pop	{r4, r7, pc}

08001ed2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b086      	sub	sp, #24
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001f04:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001f08:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	0c1b      	lsrs	r3, r3, #16
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f14:	b2da      	uxtb	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	0a1b      	lsrs	r3, r3, #8
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	0d9b      	lsrs	r3, r3, #22
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	b2da      	uxtb	r2, r3
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d11a      	bne.n	8001f84 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f000 f98e 	bl	8002274 <RTC_Bcd2ToByte>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	785b      	ldrb	r3, [r3, #1]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f000 f985 	bl	8002274 <RTC_Bcd2ToByte>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	789b      	ldrb	r3, [r3, #2]
 8001f76:	4618      	mov	r0, r3
 8001f78:	f000 f97c 	bl	8002274 <RTC_Bcd2ToByte>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	461a      	mov	r2, r3
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001f8e:	b590      	push	{r4, r7, lr}
 8001f90:	b087      	sub	sp, #28
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	60f8      	str	r0, [r7, #12]
 8001f96:	60b9      	str	r1, [r7, #8]
 8001f98:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	7f1b      	ldrb	r3, [r3, #28]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d101      	bne.n	8001faa <HAL_RTC_SetDate+0x1c>
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	e071      	b.n	800208e <HAL_RTC_SetDate+0x100>
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2201      	movs	r2, #1
 8001fae:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d10e      	bne.n	8001fda <HAL_RTC_SetDate+0x4c>
 8001fbc:	68bb      	ldr	r3, [r7, #8]
 8001fbe:	785b      	ldrb	r3, [r3, #1]
 8001fc0:	f003 0310 	and.w	r3, r3, #16
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d008      	beq.n	8001fda <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001fc8:	68bb      	ldr	r3, [r7, #8]
 8001fca:	785b      	ldrb	r3, [r3, #1]
 8001fcc:	f023 0310 	bic.w	r3, r3, #16
 8001fd0:	b2db      	uxtb	r3, r3
 8001fd2:	330a      	adds	r3, #10
 8001fd4:	b2da      	uxtb	r2, r3
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d11c      	bne.n	800201a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	78db      	ldrb	r3, [r3, #3]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 f927 	bl	8002238 <RTC_ByteToBcd2>
 8001fea:	4603      	mov	r3, r0
 8001fec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	785b      	ldrb	r3, [r3, #1]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f920 	bl	8002238 <RTC_ByteToBcd2>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001ffc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	789b      	ldrb	r3, [r3, #2]
 8002002:	4618      	mov	r0, r3
 8002004:	f000 f918 	bl	8002238 <RTC_ByteToBcd2>
 8002008:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800200a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002014:	4313      	orrs	r3, r2
 8002016:	617b      	str	r3, [r7, #20]
 8002018:	e00e      	b.n	8002038 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	78db      	ldrb	r3, [r3, #3]
 800201e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	785b      	ldrb	r3, [r3, #1]
 8002024:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002026:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002028:	68ba      	ldr	r2, [r7, #8]
 800202a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800202c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	781b      	ldrb	r3, [r3, #0]
 8002032:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002034:	4313      	orrs	r3, r2
 8002036:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	22ca      	movs	r2, #202	@ 0xca
 800203e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2253      	movs	r2, #83	@ 0x53
 8002046:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	f000 f899 	bl	8002180 <RTC_EnterInitMode>
 800204e:	4603      	mov	r3, r0
 8002050:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002052:	7cfb      	ldrb	r3, [r7, #19]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d10c      	bne.n	8002072 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002062:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002066:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002068:	68f8      	ldr	r0, [r7, #12]
 800206a:	f000 f8c0 	bl	80021ee <RTC_ExitInitMode>
 800206e:	4603      	mov	r3, r0
 8002070:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002072:	7cfb      	ldrb	r3, [r7, #19]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d102      	bne.n	800207e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	2201      	movs	r2, #1
 800207c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	22ff      	movs	r2, #255	@ 0xff
 8002084:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2200      	movs	r2, #0
 800208a:	771a      	strb	r2, [r3, #28]

  return status;
 800208c:	7cfb      	ldrb	r3, [r7, #19]
}
 800208e:	4618      	mov	r0, r3
 8002090:	371c      	adds	r7, #28
 8002092:	46bd      	mov	sp, r7
 8002094:	bd90      	pop	{r4, r7, pc}

08002096 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002096:	b580      	push	{r7, lr}
 8002098:	b086      	sub	sp, #24
 800209a:	af00      	add	r7, sp, #0
 800209c:	60f8      	str	r0, [r7, #12]
 800209e:	60b9      	str	r1, [r7, #8]
 80020a0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80020a2:	2300      	movs	r3, #0
 80020a4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80020b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80020b4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	0c1b      	lsrs	r3, r3, #16
 80020ba:	b2da      	uxtb	r2, r3
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	0a1b      	lsrs	r3, r3, #8
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	f003 031f 	and.w	r3, r3, #31
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	68bb      	ldr	r3, [r7, #8]
 80020dc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	0b5b      	lsrs	r3, r3, #13
 80020e2:	b2db      	uxtb	r3, r3
 80020e4:	f003 0307 	and.w	r3, r3, #7
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d11a      	bne.n	800212a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	78db      	ldrb	r3, [r3, #3]
 80020f8:	4618      	mov	r0, r3
 80020fa:	f000 f8bb 	bl	8002274 <RTC_Bcd2ToByte>
 80020fe:	4603      	mov	r3, r0
 8002100:	461a      	mov	r2, r3
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	785b      	ldrb	r3, [r3, #1]
 800210a:	4618      	mov	r0, r3
 800210c:	f000 f8b2 	bl	8002274 <RTC_Bcd2ToByte>
 8002110:	4603      	mov	r3, r0
 8002112:	461a      	mov	r2, r3
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	789b      	ldrb	r3, [r3, #2]
 800211c:	4618      	mov	r0, r3
 800211e:	f000 f8a9 	bl	8002274 <RTC_Bcd2ToByte>
 8002122:	4603      	mov	r3, r0
 8002124:	461a      	mov	r2, r3
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	3718      	adds	r7, #24
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}

08002134 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b084      	sub	sp, #16
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800213c:	2300      	movs	r3, #0
 800213e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0d      	ldr	r2, [pc, #52]	@ (800217c <HAL_RTC_WaitForSynchro+0x48>)
 8002146:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002148:	f7fe fd7c 	bl	8000c44 <HAL_GetTick>
 800214c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800214e:	e009      	b.n	8002164 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002150:	f7fe fd78 	bl	8000c44 <HAL_GetTick>
 8002154:	4602      	mov	r2, r0
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800215e:	d901      	bls.n	8002164 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e007      	b.n	8002174 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	f003 0320 	and.w	r3, r3, #32
 800216e:	2b00      	cmp	r3, #0
 8002170:	d0ee      	beq.n	8002150 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	3710      	adds	r7, #16
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	00017f5f 	.word	0x00017f5f

08002180 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002188:	2300      	movs	r3, #0
 800218a:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800218c:	2300      	movs	r3, #0
 800218e:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	68db      	ldr	r3, [r3, #12]
 8002196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800219a:	2b00      	cmp	r3, #0
 800219c:	d122      	bne.n	80021e4 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68da      	ldr	r2, [r3, #12]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80021ac:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021ae:	f7fe fd49 	bl	8000c44 <HAL_GetTick>
 80021b2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80021b4:	e00c      	b.n	80021d0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80021b6:	f7fe fd45 	bl	8000c44 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021c4:	d904      	bls.n	80021d0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2204      	movs	r2, #4
 80021ca:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d102      	bne.n	80021e4 <RTC_EnterInitMode+0x64>
 80021de:	7bfb      	ldrb	r3, [r7, #15]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d1e8      	bne.n	80021b6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b084      	sub	sp, #16
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021f6:	2300      	movs	r3, #0
 80021f8:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68da      	ldr	r2, [r3, #12]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002208:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 0320 	and.w	r3, r3, #32
 8002214:	2b00      	cmp	r3, #0
 8002216:	d10a      	bne.n	800222e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f7ff ff8b 	bl	8002134 <HAL_RTC_WaitForSynchro>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d004      	beq.n	800222e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2204      	movs	r2, #4
 8002228:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800222e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002238:	b480      	push	{r7}
 800223a:	b085      	sub	sp, #20
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002242:	2300      	movs	r3, #0
 8002244:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002246:	e005      	b.n	8002254 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	3301      	adds	r3, #1
 800224c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	3b0a      	subs	r3, #10
 8002252:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	2b09      	cmp	r3, #9
 8002258:	d8f6      	bhi.n	8002248 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	011b      	lsls	r3, r3, #4
 8002260:	b2da      	uxtb	r2, r3
 8002262:	79fb      	ldrb	r3, [r7, #7]
 8002264:	4313      	orrs	r3, r2
 8002266:	b2db      	uxtb	r3, r3
}
 8002268:	4618      	mov	r0, r3
 800226a:	3714      	adds	r7, #20
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002282:	79fb      	ldrb	r3, [r7, #7]
 8002284:	091b      	lsrs	r3, r3, #4
 8002286:	b2db      	uxtb	r3, r3
 8002288:	461a      	mov	r2, r3
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	b2da      	uxtb	r2, r3
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	f003 030f 	and.w	r3, r3, #15
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	4413      	add	r3, r2
 80022a2:	b2db      	uxtb	r3, r3
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3714      	adds	r7, #20
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <siprintf>:
 80022b0:	b40e      	push	{r1, r2, r3}
 80022b2:	b500      	push	{lr}
 80022b4:	b09c      	sub	sp, #112	@ 0x70
 80022b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80022b8:	9002      	str	r0, [sp, #8]
 80022ba:	9006      	str	r0, [sp, #24]
 80022bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80022c0:	4809      	ldr	r0, [pc, #36]	@ (80022e8 <siprintf+0x38>)
 80022c2:	9107      	str	r1, [sp, #28]
 80022c4:	9104      	str	r1, [sp, #16]
 80022c6:	4909      	ldr	r1, [pc, #36]	@ (80022ec <siprintf+0x3c>)
 80022c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80022cc:	9105      	str	r1, [sp, #20]
 80022ce:	6800      	ldr	r0, [r0, #0]
 80022d0:	9301      	str	r3, [sp, #4]
 80022d2:	a902      	add	r1, sp, #8
 80022d4:	f000 f994 	bl	8002600 <_svfiprintf_r>
 80022d8:	9b02      	ldr	r3, [sp, #8]
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
 80022de:	b01c      	add	sp, #112	@ 0x70
 80022e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80022e4:	b003      	add	sp, #12
 80022e6:	4770      	bx	lr
 80022e8:	20000010 	.word	0x20000010
 80022ec:	ffff0208 	.word	0xffff0208

080022f0 <memset>:
 80022f0:	4402      	add	r2, r0
 80022f2:	4603      	mov	r3, r0
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d100      	bne.n	80022fa <memset+0xa>
 80022f8:	4770      	bx	lr
 80022fa:	f803 1b01 	strb.w	r1, [r3], #1
 80022fe:	e7f9      	b.n	80022f4 <memset+0x4>

08002300 <__errno>:
 8002300:	4b01      	ldr	r3, [pc, #4]	@ (8002308 <__errno+0x8>)
 8002302:	6818      	ldr	r0, [r3, #0]
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	20000010 	.word	0x20000010

0800230c <__libc_init_array>:
 800230c:	b570      	push	{r4, r5, r6, lr}
 800230e:	4d0d      	ldr	r5, [pc, #52]	@ (8002344 <__libc_init_array+0x38>)
 8002310:	4c0d      	ldr	r4, [pc, #52]	@ (8002348 <__libc_init_array+0x3c>)
 8002312:	1b64      	subs	r4, r4, r5
 8002314:	10a4      	asrs	r4, r4, #2
 8002316:	2600      	movs	r6, #0
 8002318:	42a6      	cmp	r6, r4
 800231a:	d109      	bne.n	8002330 <__libc_init_array+0x24>
 800231c:	4d0b      	ldr	r5, [pc, #44]	@ (800234c <__libc_init_array+0x40>)
 800231e:	4c0c      	ldr	r4, [pc, #48]	@ (8002350 <__libc_init_array+0x44>)
 8002320:	f000 fc66 	bl	8002bf0 <_init>
 8002324:	1b64      	subs	r4, r4, r5
 8002326:	10a4      	asrs	r4, r4, #2
 8002328:	2600      	movs	r6, #0
 800232a:	42a6      	cmp	r6, r4
 800232c:	d105      	bne.n	800233a <__libc_init_array+0x2e>
 800232e:	bd70      	pop	{r4, r5, r6, pc}
 8002330:	f855 3b04 	ldr.w	r3, [r5], #4
 8002334:	4798      	blx	r3
 8002336:	3601      	adds	r6, #1
 8002338:	e7ee      	b.n	8002318 <__libc_init_array+0xc>
 800233a:	f855 3b04 	ldr.w	r3, [r5], #4
 800233e:	4798      	blx	r3
 8002340:	3601      	adds	r6, #1
 8002342:	e7f2      	b.n	800232a <__libc_init_array+0x1e>
 8002344:	08002c74 	.word	0x08002c74
 8002348:	08002c74 	.word	0x08002c74
 800234c:	08002c74 	.word	0x08002c74
 8002350:	08002c78 	.word	0x08002c78

08002354 <__retarget_lock_acquire_recursive>:
 8002354:	4770      	bx	lr

08002356 <__retarget_lock_release_recursive>:
 8002356:	4770      	bx	lr

08002358 <_free_r>:
 8002358:	b538      	push	{r3, r4, r5, lr}
 800235a:	4605      	mov	r5, r0
 800235c:	2900      	cmp	r1, #0
 800235e:	d041      	beq.n	80023e4 <_free_r+0x8c>
 8002360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002364:	1f0c      	subs	r4, r1, #4
 8002366:	2b00      	cmp	r3, #0
 8002368:	bfb8      	it	lt
 800236a:	18e4      	addlt	r4, r4, r3
 800236c:	f000 f8e0 	bl	8002530 <__malloc_lock>
 8002370:	4a1d      	ldr	r2, [pc, #116]	@ (80023e8 <_free_r+0x90>)
 8002372:	6813      	ldr	r3, [r2, #0]
 8002374:	b933      	cbnz	r3, 8002384 <_free_r+0x2c>
 8002376:	6063      	str	r3, [r4, #4]
 8002378:	6014      	str	r4, [r2, #0]
 800237a:	4628      	mov	r0, r5
 800237c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002380:	f000 b8dc 	b.w	800253c <__malloc_unlock>
 8002384:	42a3      	cmp	r3, r4
 8002386:	d908      	bls.n	800239a <_free_r+0x42>
 8002388:	6820      	ldr	r0, [r4, #0]
 800238a:	1821      	adds	r1, r4, r0
 800238c:	428b      	cmp	r3, r1
 800238e:	bf01      	itttt	eq
 8002390:	6819      	ldreq	r1, [r3, #0]
 8002392:	685b      	ldreq	r3, [r3, #4]
 8002394:	1809      	addeq	r1, r1, r0
 8002396:	6021      	streq	r1, [r4, #0]
 8002398:	e7ed      	b.n	8002376 <_free_r+0x1e>
 800239a:	461a      	mov	r2, r3
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	b10b      	cbz	r3, 80023a4 <_free_r+0x4c>
 80023a0:	42a3      	cmp	r3, r4
 80023a2:	d9fa      	bls.n	800239a <_free_r+0x42>
 80023a4:	6811      	ldr	r1, [r2, #0]
 80023a6:	1850      	adds	r0, r2, r1
 80023a8:	42a0      	cmp	r0, r4
 80023aa:	d10b      	bne.n	80023c4 <_free_r+0x6c>
 80023ac:	6820      	ldr	r0, [r4, #0]
 80023ae:	4401      	add	r1, r0
 80023b0:	1850      	adds	r0, r2, r1
 80023b2:	4283      	cmp	r3, r0
 80023b4:	6011      	str	r1, [r2, #0]
 80023b6:	d1e0      	bne.n	800237a <_free_r+0x22>
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	6053      	str	r3, [r2, #4]
 80023be:	4408      	add	r0, r1
 80023c0:	6010      	str	r0, [r2, #0]
 80023c2:	e7da      	b.n	800237a <_free_r+0x22>
 80023c4:	d902      	bls.n	80023cc <_free_r+0x74>
 80023c6:	230c      	movs	r3, #12
 80023c8:	602b      	str	r3, [r5, #0]
 80023ca:	e7d6      	b.n	800237a <_free_r+0x22>
 80023cc:	6820      	ldr	r0, [r4, #0]
 80023ce:	1821      	adds	r1, r4, r0
 80023d0:	428b      	cmp	r3, r1
 80023d2:	bf04      	itt	eq
 80023d4:	6819      	ldreq	r1, [r3, #0]
 80023d6:	685b      	ldreq	r3, [r3, #4]
 80023d8:	6063      	str	r3, [r4, #4]
 80023da:	bf04      	itt	eq
 80023dc:	1809      	addeq	r1, r1, r0
 80023de:	6021      	streq	r1, [r4, #0]
 80023e0:	6054      	str	r4, [r2, #4]
 80023e2:	e7ca      	b.n	800237a <_free_r+0x22>
 80023e4:	bd38      	pop	{r3, r4, r5, pc}
 80023e6:	bf00      	nop
 80023e8:	200001ec 	.word	0x200001ec

080023ec <sbrk_aligned>:
 80023ec:	b570      	push	{r4, r5, r6, lr}
 80023ee:	4e0f      	ldr	r6, [pc, #60]	@ (800242c <sbrk_aligned+0x40>)
 80023f0:	460c      	mov	r4, r1
 80023f2:	6831      	ldr	r1, [r6, #0]
 80023f4:	4605      	mov	r5, r0
 80023f6:	b911      	cbnz	r1, 80023fe <sbrk_aligned+0x12>
 80023f8:	f000 fba6 	bl	8002b48 <_sbrk_r>
 80023fc:	6030      	str	r0, [r6, #0]
 80023fe:	4621      	mov	r1, r4
 8002400:	4628      	mov	r0, r5
 8002402:	f000 fba1 	bl	8002b48 <_sbrk_r>
 8002406:	1c43      	adds	r3, r0, #1
 8002408:	d103      	bne.n	8002412 <sbrk_aligned+0x26>
 800240a:	f04f 34ff 	mov.w	r4, #4294967295
 800240e:	4620      	mov	r0, r4
 8002410:	bd70      	pop	{r4, r5, r6, pc}
 8002412:	1cc4      	adds	r4, r0, #3
 8002414:	f024 0403 	bic.w	r4, r4, #3
 8002418:	42a0      	cmp	r0, r4
 800241a:	d0f8      	beq.n	800240e <sbrk_aligned+0x22>
 800241c:	1a21      	subs	r1, r4, r0
 800241e:	4628      	mov	r0, r5
 8002420:	f000 fb92 	bl	8002b48 <_sbrk_r>
 8002424:	3001      	adds	r0, #1
 8002426:	d1f2      	bne.n	800240e <sbrk_aligned+0x22>
 8002428:	e7ef      	b.n	800240a <sbrk_aligned+0x1e>
 800242a:	bf00      	nop
 800242c:	200001e8 	.word	0x200001e8

08002430 <_malloc_r>:
 8002430:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002434:	1ccd      	adds	r5, r1, #3
 8002436:	f025 0503 	bic.w	r5, r5, #3
 800243a:	3508      	adds	r5, #8
 800243c:	2d0c      	cmp	r5, #12
 800243e:	bf38      	it	cc
 8002440:	250c      	movcc	r5, #12
 8002442:	2d00      	cmp	r5, #0
 8002444:	4606      	mov	r6, r0
 8002446:	db01      	blt.n	800244c <_malloc_r+0x1c>
 8002448:	42a9      	cmp	r1, r5
 800244a:	d904      	bls.n	8002456 <_malloc_r+0x26>
 800244c:	230c      	movs	r3, #12
 800244e:	6033      	str	r3, [r6, #0]
 8002450:	2000      	movs	r0, #0
 8002452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002456:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800252c <_malloc_r+0xfc>
 800245a:	f000 f869 	bl	8002530 <__malloc_lock>
 800245e:	f8d8 3000 	ldr.w	r3, [r8]
 8002462:	461c      	mov	r4, r3
 8002464:	bb44      	cbnz	r4, 80024b8 <_malloc_r+0x88>
 8002466:	4629      	mov	r1, r5
 8002468:	4630      	mov	r0, r6
 800246a:	f7ff ffbf 	bl	80023ec <sbrk_aligned>
 800246e:	1c43      	adds	r3, r0, #1
 8002470:	4604      	mov	r4, r0
 8002472:	d158      	bne.n	8002526 <_malloc_r+0xf6>
 8002474:	f8d8 4000 	ldr.w	r4, [r8]
 8002478:	4627      	mov	r7, r4
 800247a:	2f00      	cmp	r7, #0
 800247c:	d143      	bne.n	8002506 <_malloc_r+0xd6>
 800247e:	2c00      	cmp	r4, #0
 8002480:	d04b      	beq.n	800251a <_malloc_r+0xea>
 8002482:	6823      	ldr	r3, [r4, #0]
 8002484:	4639      	mov	r1, r7
 8002486:	4630      	mov	r0, r6
 8002488:	eb04 0903 	add.w	r9, r4, r3
 800248c:	f000 fb5c 	bl	8002b48 <_sbrk_r>
 8002490:	4581      	cmp	r9, r0
 8002492:	d142      	bne.n	800251a <_malloc_r+0xea>
 8002494:	6821      	ldr	r1, [r4, #0]
 8002496:	1a6d      	subs	r5, r5, r1
 8002498:	4629      	mov	r1, r5
 800249a:	4630      	mov	r0, r6
 800249c:	f7ff ffa6 	bl	80023ec <sbrk_aligned>
 80024a0:	3001      	adds	r0, #1
 80024a2:	d03a      	beq.n	800251a <_malloc_r+0xea>
 80024a4:	6823      	ldr	r3, [r4, #0]
 80024a6:	442b      	add	r3, r5
 80024a8:	6023      	str	r3, [r4, #0]
 80024aa:	f8d8 3000 	ldr.w	r3, [r8]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	bb62      	cbnz	r2, 800250c <_malloc_r+0xdc>
 80024b2:	f8c8 7000 	str.w	r7, [r8]
 80024b6:	e00f      	b.n	80024d8 <_malloc_r+0xa8>
 80024b8:	6822      	ldr	r2, [r4, #0]
 80024ba:	1b52      	subs	r2, r2, r5
 80024bc:	d420      	bmi.n	8002500 <_malloc_r+0xd0>
 80024be:	2a0b      	cmp	r2, #11
 80024c0:	d917      	bls.n	80024f2 <_malloc_r+0xc2>
 80024c2:	1961      	adds	r1, r4, r5
 80024c4:	42a3      	cmp	r3, r4
 80024c6:	6025      	str	r5, [r4, #0]
 80024c8:	bf18      	it	ne
 80024ca:	6059      	strne	r1, [r3, #4]
 80024cc:	6863      	ldr	r3, [r4, #4]
 80024ce:	bf08      	it	eq
 80024d0:	f8c8 1000 	streq.w	r1, [r8]
 80024d4:	5162      	str	r2, [r4, r5]
 80024d6:	604b      	str	r3, [r1, #4]
 80024d8:	4630      	mov	r0, r6
 80024da:	f000 f82f 	bl	800253c <__malloc_unlock>
 80024de:	f104 000b 	add.w	r0, r4, #11
 80024e2:	1d23      	adds	r3, r4, #4
 80024e4:	f020 0007 	bic.w	r0, r0, #7
 80024e8:	1ac2      	subs	r2, r0, r3
 80024ea:	bf1c      	itt	ne
 80024ec:	1a1b      	subne	r3, r3, r0
 80024ee:	50a3      	strne	r3, [r4, r2]
 80024f0:	e7af      	b.n	8002452 <_malloc_r+0x22>
 80024f2:	6862      	ldr	r2, [r4, #4]
 80024f4:	42a3      	cmp	r3, r4
 80024f6:	bf0c      	ite	eq
 80024f8:	f8c8 2000 	streq.w	r2, [r8]
 80024fc:	605a      	strne	r2, [r3, #4]
 80024fe:	e7eb      	b.n	80024d8 <_malloc_r+0xa8>
 8002500:	4623      	mov	r3, r4
 8002502:	6864      	ldr	r4, [r4, #4]
 8002504:	e7ae      	b.n	8002464 <_malloc_r+0x34>
 8002506:	463c      	mov	r4, r7
 8002508:	687f      	ldr	r7, [r7, #4]
 800250a:	e7b6      	b.n	800247a <_malloc_r+0x4a>
 800250c:	461a      	mov	r2, r3
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	42a3      	cmp	r3, r4
 8002512:	d1fb      	bne.n	800250c <_malloc_r+0xdc>
 8002514:	2300      	movs	r3, #0
 8002516:	6053      	str	r3, [r2, #4]
 8002518:	e7de      	b.n	80024d8 <_malloc_r+0xa8>
 800251a:	230c      	movs	r3, #12
 800251c:	6033      	str	r3, [r6, #0]
 800251e:	4630      	mov	r0, r6
 8002520:	f000 f80c 	bl	800253c <__malloc_unlock>
 8002524:	e794      	b.n	8002450 <_malloc_r+0x20>
 8002526:	6005      	str	r5, [r0, #0]
 8002528:	e7d6      	b.n	80024d8 <_malloc_r+0xa8>
 800252a:	bf00      	nop
 800252c:	200001ec 	.word	0x200001ec

08002530 <__malloc_lock>:
 8002530:	4801      	ldr	r0, [pc, #4]	@ (8002538 <__malloc_lock+0x8>)
 8002532:	f7ff bf0f 	b.w	8002354 <__retarget_lock_acquire_recursive>
 8002536:	bf00      	nop
 8002538:	200001e4 	.word	0x200001e4

0800253c <__malloc_unlock>:
 800253c:	4801      	ldr	r0, [pc, #4]	@ (8002544 <__malloc_unlock+0x8>)
 800253e:	f7ff bf0a 	b.w	8002356 <__retarget_lock_release_recursive>
 8002542:	bf00      	nop
 8002544:	200001e4 	.word	0x200001e4

08002548 <__ssputs_r>:
 8002548:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800254c:	688e      	ldr	r6, [r1, #8]
 800254e:	461f      	mov	r7, r3
 8002550:	42be      	cmp	r6, r7
 8002552:	680b      	ldr	r3, [r1, #0]
 8002554:	4682      	mov	sl, r0
 8002556:	460c      	mov	r4, r1
 8002558:	4690      	mov	r8, r2
 800255a:	d82d      	bhi.n	80025b8 <__ssputs_r+0x70>
 800255c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002560:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002564:	d026      	beq.n	80025b4 <__ssputs_r+0x6c>
 8002566:	6965      	ldr	r5, [r4, #20]
 8002568:	6909      	ldr	r1, [r1, #16]
 800256a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800256e:	eba3 0901 	sub.w	r9, r3, r1
 8002572:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002576:	1c7b      	adds	r3, r7, #1
 8002578:	444b      	add	r3, r9
 800257a:	106d      	asrs	r5, r5, #1
 800257c:	429d      	cmp	r5, r3
 800257e:	bf38      	it	cc
 8002580:	461d      	movcc	r5, r3
 8002582:	0553      	lsls	r3, r2, #21
 8002584:	d527      	bpl.n	80025d6 <__ssputs_r+0x8e>
 8002586:	4629      	mov	r1, r5
 8002588:	f7ff ff52 	bl	8002430 <_malloc_r>
 800258c:	4606      	mov	r6, r0
 800258e:	b360      	cbz	r0, 80025ea <__ssputs_r+0xa2>
 8002590:	6921      	ldr	r1, [r4, #16]
 8002592:	464a      	mov	r2, r9
 8002594:	f000 fae8 	bl	8002b68 <memcpy>
 8002598:	89a3      	ldrh	r3, [r4, #12]
 800259a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800259e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025a2:	81a3      	strh	r3, [r4, #12]
 80025a4:	6126      	str	r6, [r4, #16]
 80025a6:	6165      	str	r5, [r4, #20]
 80025a8:	444e      	add	r6, r9
 80025aa:	eba5 0509 	sub.w	r5, r5, r9
 80025ae:	6026      	str	r6, [r4, #0]
 80025b0:	60a5      	str	r5, [r4, #8]
 80025b2:	463e      	mov	r6, r7
 80025b4:	42be      	cmp	r6, r7
 80025b6:	d900      	bls.n	80025ba <__ssputs_r+0x72>
 80025b8:	463e      	mov	r6, r7
 80025ba:	6820      	ldr	r0, [r4, #0]
 80025bc:	4632      	mov	r2, r6
 80025be:	4641      	mov	r1, r8
 80025c0:	f000 faa8 	bl	8002b14 <memmove>
 80025c4:	68a3      	ldr	r3, [r4, #8]
 80025c6:	1b9b      	subs	r3, r3, r6
 80025c8:	60a3      	str	r3, [r4, #8]
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	4433      	add	r3, r6
 80025ce:	6023      	str	r3, [r4, #0]
 80025d0:	2000      	movs	r0, #0
 80025d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80025d6:	462a      	mov	r2, r5
 80025d8:	f000 fad4 	bl	8002b84 <_realloc_r>
 80025dc:	4606      	mov	r6, r0
 80025de:	2800      	cmp	r0, #0
 80025e0:	d1e0      	bne.n	80025a4 <__ssputs_r+0x5c>
 80025e2:	6921      	ldr	r1, [r4, #16]
 80025e4:	4650      	mov	r0, sl
 80025e6:	f7ff feb7 	bl	8002358 <_free_r>
 80025ea:	230c      	movs	r3, #12
 80025ec:	f8ca 3000 	str.w	r3, [sl]
 80025f0:	89a3      	ldrh	r3, [r4, #12]
 80025f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80025f6:	81a3      	strh	r3, [r4, #12]
 80025f8:	f04f 30ff 	mov.w	r0, #4294967295
 80025fc:	e7e9      	b.n	80025d2 <__ssputs_r+0x8a>
	...

08002600 <_svfiprintf_r>:
 8002600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002604:	4698      	mov	r8, r3
 8002606:	898b      	ldrh	r3, [r1, #12]
 8002608:	061b      	lsls	r3, r3, #24
 800260a:	b09d      	sub	sp, #116	@ 0x74
 800260c:	4607      	mov	r7, r0
 800260e:	460d      	mov	r5, r1
 8002610:	4614      	mov	r4, r2
 8002612:	d510      	bpl.n	8002636 <_svfiprintf_r+0x36>
 8002614:	690b      	ldr	r3, [r1, #16]
 8002616:	b973      	cbnz	r3, 8002636 <_svfiprintf_r+0x36>
 8002618:	2140      	movs	r1, #64	@ 0x40
 800261a:	f7ff ff09 	bl	8002430 <_malloc_r>
 800261e:	6028      	str	r0, [r5, #0]
 8002620:	6128      	str	r0, [r5, #16]
 8002622:	b930      	cbnz	r0, 8002632 <_svfiprintf_r+0x32>
 8002624:	230c      	movs	r3, #12
 8002626:	603b      	str	r3, [r7, #0]
 8002628:	f04f 30ff 	mov.w	r0, #4294967295
 800262c:	b01d      	add	sp, #116	@ 0x74
 800262e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002632:	2340      	movs	r3, #64	@ 0x40
 8002634:	616b      	str	r3, [r5, #20]
 8002636:	2300      	movs	r3, #0
 8002638:	9309      	str	r3, [sp, #36]	@ 0x24
 800263a:	2320      	movs	r3, #32
 800263c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002640:	f8cd 800c 	str.w	r8, [sp, #12]
 8002644:	2330      	movs	r3, #48	@ 0x30
 8002646:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80027e4 <_svfiprintf_r+0x1e4>
 800264a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800264e:	f04f 0901 	mov.w	r9, #1
 8002652:	4623      	mov	r3, r4
 8002654:	469a      	mov	sl, r3
 8002656:	f813 2b01 	ldrb.w	r2, [r3], #1
 800265a:	b10a      	cbz	r2, 8002660 <_svfiprintf_r+0x60>
 800265c:	2a25      	cmp	r2, #37	@ 0x25
 800265e:	d1f9      	bne.n	8002654 <_svfiprintf_r+0x54>
 8002660:	ebba 0b04 	subs.w	fp, sl, r4
 8002664:	d00b      	beq.n	800267e <_svfiprintf_r+0x7e>
 8002666:	465b      	mov	r3, fp
 8002668:	4622      	mov	r2, r4
 800266a:	4629      	mov	r1, r5
 800266c:	4638      	mov	r0, r7
 800266e:	f7ff ff6b 	bl	8002548 <__ssputs_r>
 8002672:	3001      	adds	r0, #1
 8002674:	f000 80a7 	beq.w	80027c6 <_svfiprintf_r+0x1c6>
 8002678:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800267a:	445a      	add	r2, fp
 800267c:	9209      	str	r2, [sp, #36]	@ 0x24
 800267e:	f89a 3000 	ldrb.w	r3, [sl]
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 809f 	beq.w	80027c6 <_svfiprintf_r+0x1c6>
 8002688:	2300      	movs	r3, #0
 800268a:	f04f 32ff 	mov.w	r2, #4294967295
 800268e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002692:	f10a 0a01 	add.w	sl, sl, #1
 8002696:	9304      	str	r3, [sp, #16]
 8002698:	9307      	str	r3, [sp, #28]
 800269a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800269e:	931a      	str	r3, [sp, #104]	@ 0x68
 80026a0:	4654      	mov	r4, sl
 80026a2:	2205      	movs	r2, #5
 80026a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026a8:	484e      	ldr	r0, [pc, #312]	@ (80027e4 <_svfiprintf_r+0x1e4>)
 80026aa:	f7fd fd91 	bl	80001d0 <memchr>
 80026ae:	9a04      	ldr	r2, [sp, #16]
 80026b0:	b9d8      	cbnz	r0, 80026ea <_svfiprintf_r+0xea>
 80026b2:	06d0      	lsls	r0, r2, #27
 80026b4:	bf44      	itt	mi
 80026b6:	2320      	movmi	r3, #32
 80026b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80026bc:	0711      	lsls	r1, r2, #28
 80026be:	bf44      	itt	mi
 80026c0:	232b      	movmi	r3, #43	@ 0x2b
 80026c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80026c6:	f89a 3000 	ldrb.w	r3, [sl]
 80026ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80026cc:	d015      	beq.n	80026fa <_svfiprintf_r+0xfa>
 80026ce:	9a07      	ldr	r2, [sp, #28]
 80026d0:	4654      	mov	r4, sl
 80026d2:	2000      	movs	r0, #0
 80026d4:	f04f 0c0a 	mov.w	ip, #10
 80026d8:	4621      	mov	r1, r4
 80026da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80026de:	3b30      	subs	r3, #48	@ 0x30
 80026e0:	2b09      	cmp	r3, #9
 80026e2:	d94b      	bls.n	800277c <_svfiprintf_r+0x17c>
 80026e4:	b1b0      	cbz	r0, 8002714 <_svfiprintf_r+0x114>
 80026e6:	9207      	str	r2, [sp, #28]
 80026e8:	e014      	b.n	8002714 <_svfiprintf_r+0x114>
 80026ea:	eba0 0308 	sub.w	r3, r0, r8
 80026ee:	fa09 f303 	lsl.w	r3, r9, r3
 80026f2:	4313      	orrs	r3, r2
 80026f4:	9304      	str	r3, [sp, #16]
 80026f6:	46a2      	mov	sl, r4
 80026f8:	e7d2      	b.n	80026a0 <_svfiprintf_r+0xa0>
 80026fa:	9b03      	ldr	r3, [sp, #12]
 80026fc:	1d19      	adds	r1, r3, #4
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	9103      	str	r1, [sp, #12]
 8002702:	2b00      	cmp	r3, #0
 8002704:	bfbb      	ittet	lt
 8002706:	425b      	neglt	r3, r3
 8002708:	f042 0202 	orrlt.w	r2, r2, #2
 800270c:	9307      	strge	r3, [sp, #28]
 800270e:	9307      	strlt	r3, [sp, #28]
 8002710:	bfb8      	it	lt
 8002712:	9204      	strlt	r2, [sp, #16]
 8002714:	7823      	ldrb	r3, [r4, #0]
 8002716:	2b2e      	cmp	r3, #46	@ 0x2e
 8002718:	d10a      	bne.n	8002730 <_svfiprintf_r+0x130>
 800271a:	7863      	ldrb	r3, [r4, #1]
 800271c:	2b2a      	cmp	r3, #42	@ 0x2a
 800271e:	d132      	bne.n	8002786 <_svfiprintf_r+0x186>
 8002720:	9b03      	ldr	r3, [sp, #12]
 8002722:	1d1a      	adds	r2, r3, #4
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	9203      	str	r2, [sp, #12]
 8002728:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800272c:	3402      	adds	r4, #2
 800272e:	9305      	str	r3, [sp, #20]
 8002730:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80027f4 <_svfiprintf_r+0x1f4>
 8002734:	7821      	ldrb	r1, [r4, #0]
 8002736:	2203      	movs	r2, #3
 8002738:	4650      	mov	r0, sl
 800273a:	f7fd fd49 	bl	80001d0 <memchr>
 800273e:	b138      	cbz	r0, 8002750 <_svfiprintf_r+0x150>
 8002740:	9b04      	ldr	r3, [sp, #16]
 8002742:	eba0 000a 	sub.w	r0, r0, sl
 8002746:	2240      	movs	r2, #64	@ 0x40
 8002748:	4082      	lsls	r2, r0
 800274a:	4313      	orrs	r3, r2
 800274c:	3401      	adds	r4, #1
 800274e:	9304      	str	r3, [sp, #16]
 8002750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002754:	4824      	ldr	r0, [pc, #144]	@ (80027e8 <_svfiprintf_r+0x1e8>)
 8002756:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800275a:	2206      	movs	r2, #6
 800275c:	f7fd fd38 	bl	80001d0 <memchr>
 8002760:	2800      	cmp	r0, #0
 8002762:	d036      	beq.n	80027d2 <_svfiprintf_r+0x1d2>
 8002764:	4b21      	ldr	r3, [pc, #132]	@ (80027ec <_svfiprintf_r+0x1ec>)
 8002766:	bb1b      	cbnz	r3, 80027b0 <_svfiprintf_r+0x1b0>
 8002768:	9b03      	ldr	r3, [sp, #12]
 800276a:	3307      	adds	r3, #7
 800276c:	f023 0307 	bic.w	r3, r3, #7
 8002770:	3308      	adds	r3, #8
 8002772:	9303      	str	r3, [sp, #12]
 8002774:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002776:	4433      	add	r3, r6
 8002778:	9309      	str	r3, [sp, #36]	@ 0x24
 800277a:	e76a      	b.n	8002652 <_svfiprintf_r+0x52>
 800277c:	fb0c 3202 	mla	r2, ip, r2, r3
 8002780:	460c      	mov	r4, r1
 8002782:	2001      	movs	r0, #1
 8002784:	e7a8      	b.n	80026d8 <_svfiprintf_r+0xd8>
 8002786:	2300      	movs	r3, #0
 8002788:	3401      	adds	r4, #1
 800278a:	9305      	str	r3, [sp, #20]
 800278c:	4619      	mov	r1, r3
 800278e:	f04f 0c0a 	mov.w	ip, #10
 8002792:	4620      	mov	r0, r4
 8002794:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002798:	3a30      	subs	r2, #48	@ 0x30
 800279a:	2a09      	cmp	r2, #9
 800279c:	d903      	bls.n	80027a6 <_svfiprintf_r+0x1a6>
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d0c6      	beq.n	8002730 <_svfiprintf_r+0x130>
 80027a2:	9105      	str	r1, [sp, #20]
 80027a4:	e7c4      	b.n	8002730 <_svfiprintf_r+0x130>
 80027a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80027aa:	4604      	mov	r4, r0
 80027ac:	2301      	movs	r3, #1
 80027ae:	e7f0      	b.n	8002792 <_svfiprintf_r+0x192>
 80027b0:	ab03      	add	r3, sp, #12
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	462a      	mov	r2, r5
 80027b6:	4b0e      	ldr	r3, [pc, #56]	@ (80027f0 <_svfiprintf_r+0x1f0>)
 80027b8:	a904      	add	r1, sp, #16
 80027ba:	4638      	mov	r0, r7
 80027bc:	f3af 8000 	nop.w
 80027c0:	1c42      	adds	r2, r0, #1
 80027c2:	4606      	mov	r6, r0
 80027c4:	d1d6      	bne.n	8002774 <_svfiprintf_r+0x174>
 80027c6:	89ab      	ldrh	r3, [r5, #12]
 80027c8:	065b      	lsls	r3, r3, #25
 80027ca:	f53f af2d 	bmi.w	8002628 <_svfiprintf_r+0x28>
 80027ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80027d0:	e72c      	b.n	800262c <_svfiprintf_r+0x2c>
 80027d2:	ab03      	add	r3, sp, #12
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	462a      	mov	r2, r5
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <_svfiprintf_r+0x1f0>)
 80027da:	a904      	add	r1, sp, #16
 80027dc:	4638      	mov	r0, r7
 80027de:	f000 f879 	bl	80028d4 <_printf_i>
 80027e2:	e7ed      	b.n	80027c0 <_svfiprintf_r+0x1c0>
 80027e4:	08002c38 	.word	0x08002c38
 80027e8:	08002c42 	.word	0x08002c42
 80027ec:	00000000 	.word	0x00000000
 80027f0:	08002549 	.word	0x08002549
 80027f4:	08002c3e 	.word	0x08002c3e

080027f8 <_printf_common>:
 80027f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027fc:	4616      	mov	r6, r2
 80027fe:	4698      	mov	r8, r3
 8002800:	688a      	ldr	r2, [r1, #8]
 8002802:	690b      	ldr	r3, [r1, #16]
 8002804:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002808:	4293      	cmp	r3, r2
 800280a:	bfb8      	it	lt
 800280c:	4613      	movlt	r3, r2
 800280e:	6033      	str	r3, [r6, #0]
 8002810:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002814:	4607      	mov	r7, r0
 8002816:	460c      	mov	r4, r1
 8002818:	b10a      	cbz	r2, 800281e <_printf_common+0x26>
 800281a:	3301      	adds	r3, #1
 800281c:	6033      	str	r3, [r6, #0]
 800281e:	6823      	ldr	r3, [r4, #0]
 8002820:	0699      	lsls	r1, r3, #26
 8002822:	bf42      	ittt	mi
 8002824:	6833      	ldrmi	r3, [r6, #0]
 8002826:	3302      	addmi	r3, #2
 8002828:	6033      	strmi	r3, [r6, #0]
 800282a:	6825      	ldr	r5, [r4, #0]
 800282c:	f015 0506 	ands.w	r5, r5, #6
 8002830:	d106      	bne.n	8002840 <_printf_common+0x48>
 8002832:	f104 0a19 	add.w	sl, r4, #25
 8002836:	68e3      	ldr	r3, [r4, #12]
 8002838:	6832      	ldr	r2, [r6, #0]
 800283a:	1a9b      	subs	r3, r3, r2
 800283c:	42ab      	cmp	r3, r5
 800283e:	dc26      	bgt.n	800288e <_printf_common+0x96>
 8002840:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002844:	6822      	ldr	r2, [r4, #0]
 8002846:	3b00      	subs	r3, #0
 8002848:	bf18      	it	ne
 800284a:	2301      	movne	r3, #1
 800284c:	0692      	lsls	r2, r2, #26
 800284e:	d42b      	bmi.n	80028a8 <_printf_common+0xb0>
 8002850:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002854:	4641      	mov	r1, r8
 8002856:	4638      	mov	r0, r7
 8002858:	47c8      	blx	r9
 800285a:	3001      	adds	r0, #1
 800285c:	d01e      	beq.n	800289c <_printf_common+0xa4>
 800285e:	6823      	ldr	r3, [r4, #0]
 8002860:	6922      	ldr	r2, [r4, #16]
 8002862:	f003 0306 	and.w	r3, r3, #6
 8002866:	2b04      	cmp	r3, #4
 8002868:	bf02      	ittt	eq
 800286a:	68e5      	ldreq	r5, [r4, #12]
 800286c:	6833      	ldreq	r3, [r6, #0]
 800286e:	1aed      	subeq	r5, r5, r3
 8002870:	68a3      	ldr	r3, [r4, #8]
 8002872:	bf0c      	ite	eq
 8002874:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002878:	2500      	movne	r5, #0
 800287a:	4293      	cmp	r3, r2
 800287c:	bfc4      	itt	gt
 800287e:	1a9b      	subgt	r3, r3, r2
 8002880:	18ed      	addgt	r5, r5, r3
 8002882:	2600      	movs	r6, #0
 8002884:	341a      	adds	r4, #26
 8002886:	42b5      	cmp	r5, r6
 8002888:	d11a      	bne.n	80028c0 <_printf_common+0xc8>
 800288a:	2000      	movs	r0, #0
 800288c:	e008      	b.n	80028a0 <_printf_common+0xa8>
 800288e:	2301      	movs	r3, #1
 8002890:	4652      	mov	r2, sl
 8002892:	4641      	mov	r1, r8
 8002894:	4638      	mov	r0, r7
 8002896:	47c8      	blx	r9
 8002898:	3001      	adds	r0, #1
 800289a:	d103      	bne.n	80028a4 <_printf_common+0xac>
 800289c:	f04f 30ff 	mov.w	r0, #4294967295
 80028a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80028a4:	3501      	adds	r5, #1
 80028a6:	e7c6      	b.n	8002836 <_printf_common+0x3e>
 80028a8:	18e1      	adds	r1, r4, r3
 80028aa:	1c5a      	adds	r2, r3, #1
 80028ac:	2030      	movs	r0, #48	@ 0x30
 80028ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80028b2:	4422      	add	r2, r4
 80028b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80028b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80028bc:	3302      	adds	r3, #2
 80028be:	e7c7      	b.n	8002850 <_printf_common+0x58>
 80028c0:	2301      	movs	r3, #1
 80028c2:	4622      	mov	r2, r4
 80028c4:	4641      	mov	r1, r8
 80028c6:	4638      	mov	r0, r7
 80028c8:	47c8      	blx	r9
 80028ca:	3001      	adds	r0, #1
 80028cc:	d0e6      	beq.n	800289c <_printf_common+0xa4>
 80028ce:	3601      	adds	r6, #1
 80028d0:	e7d9      	b.n	8002886 <_printf_common+0x8e>
	...

080028d4 <_printf_i>:
 80028d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80028d8:	7e0f      	ldrb	r7, [r1, #24]
 80028da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80028dc:	2f78      	cmp	r7, #120	@ 0x78
 80028de:	4691      	mov	r9, r2
 80028e0:	4680      	mov	r8, r0
 80028e2:	460c      	mov	r4, r1
 80028e4:	469a      	mov	sl, r3
 80028e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80028ea:	d807      	bhi.n	80028fc <_printf_i+0x28>
 80028ec:	2f62      	cmp	r7, #98	@ 0x62
 80028ee:	d80a      	bhi.n	8002906 <_printf_i+0x32>
 80028f0:	2f00      	cmp	r7, #0
 80028f2:	f000 80d2 	beq.w	8002a9a <_printf_i+0x1c6>
 80028f6:	2f58      	cmp	r7, #88	@ 0x58
 80028f8:	f000 80b9 	beq.w	8002a6e <_printf_i+0x19a>
 80028fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002900:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002904:	e03a      	b.n	800297c <_printf_i+0xa8>
 8002906:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800290a:	2b15      	cmp	r3, #21
 800290c:	d8f6      	bhi.n	80028fc <_printf_i+0x28>
 800290e:	a101      	add	r1, pc, #4	@ (adr r1, 8002914 <_printf_i+0x40>)
 8002910:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002914:	0800296d 	.word	0x0800296d
 8002918:	08002981 	.word	0x08002981
 800291c:	080028fd 	.word	0x080028fd
 8002920:	080028fd 	.word	0x080028fd
 8002924:	080028fd 	.word	0x080028fd
 8002928:	080028fd 	.word	0x080028fd
 800292c:	08002981 	.word	0x08002981
 8002930:	080028fd 	.word	0x080028fd
 8002934:	080028fd 	.word	0x080028fd
 8002938:	080028fd 	.word	0x080028fd
 800293c:	080028fd 	.word	0x080028fd
 8002940:	08002a81 	.word	0x08002a81
 8002944:	080029ab 	.word	0x080029ab
 8002948:	08002a3b 	.word	0x08002a3b
 800294c:	080028fd 	.word	0x080028fd
 8002950:	080028fd 	.word	0x080028fd
 8002954:	08002aa3 	.word	0x08002aa3
 8002958:	080028fd 	.word	0x080028fd
 800295c:	080029ab 	.word	0x080029ab
 8002960:	080028fd 	.word	0x080028fd
 8002964:	080028fd 	.word	0x080028fd
 8002968:	08002a43 	.word	0x08002a43
 800296c:	6833      	ldr	r3, [r6, #0]
 800296e:	1d1a      	adds	r2, r3, #4
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6032      	str	r2, [r6, #0]
 8002974:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002978:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800297c:	2301      	movs	r3, #1
 800297e:	e09d      	b.n	8002abc <_printf_i+0x1e8>
 8002980:	6833      	ldr	r3, [r6, #0]
 8002982:	6820      	ldr	r0, [r4, #0]
 8002984:	1d19      	adds	r1, r3, #4
 8002986:	6031      	str	r1, [r6, #0]
 8002988:	0606      	lsls	r6, r0, #24
 800298a:	d501      	bpl.n	8002990 <_printf_i+0xbc>
 800298c:	681d      	ldr	r5, [r3, #0]
 800298e:	e003      	b.n	8002998 <_printf_i+0xc4>
 8002990:	0645      	lsls	r5, r0, #25
 8002992:	d5fb      	bpl.n	800298c <_printf_i+0xb8>
 8002994:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002998:	2d00      	cmp	r5, #0
 800299a:	da03      	bge.n	80029a4 <_printf_i+0xd0>
 800299c:	232d      	movs	r3, #45	@ 0x2d
 800299e:	426d      	negs	r5, r5
 80029a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80029a4:	4859      	ldr	r0, [pc, #356]	@ (8002b0c <_printf_i+0x238>)
 80029a6:	230a      	movs	r3, #10
 80029a8:	e011      	b.n	80029ce <_printf_i+0xfa>
 80029aa:	6821      	ldr	r1, [r4, #0]
 80029ac:	6833      	ldr	r3, [r6, #0]
 80029ae:	0608      	lsls	r0, r1, #24
 80029b0:	f853 5b04 	ldr.w	r5, [r3], #4
 80029b4:	d402      	bmi.n	80029bc <_printf_i+0xe8>
 80029b6:	0649      	lsls	r1, r1, #25
 80029b8:	bf48      	it	mi
 80029ba:	b2ad      	uxthmi	r5, r5
 80029bc:	2f6f      	cmp	r7, #111	@ 0x6f
 80029be:	4853      	ldr	r0, [pc, #332]	@ (8002b0c <_printf_i+0x238>)
 80029c0:	6033      	str	r3, [r6, #0]
 80029c2:	bf14      	ite	ne
 80029c4:	230a      	movne	r3, #10
 80029c6:	2308      	moveq	r3, #8
 80029c8:	2100      	movs	r1, #0
 80029ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80029ce:	6866      	ldr	r6, [r4, #4]
 80029d0:	60a6      	str	r6, [r4, #8]
 80029d2:	2e00      	cmp	r6, #0
 80029d4:	bfa2      	ittt	ge
 80029d6:	6821      	ldrge	r1, [r4, #0]
 80029d8:	f021 0104 	bicge.w	r1, r1, #4
 80029dc:	6021      	strge	r1, [r4, #0]
 80029de:	b90d      	cbnz	r5, 80029e4 <_printf_i+0x110>
 80029e0:	2e00      	cmp	r6, #0
 80029e2:	d04b      	beq.n	8002a7c <_printf_i+0x1a8>
 80029e4:	4616      	mov	r6, r2
 80029e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80029ea:	fb03 5711 	mls	r7, r3, r1, r5
 80029ee:	5dc7      	ldrb	r7, [r0, r7]
 80029f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80029f4:	462f      	mov	r7, r5
 80029f6:	42bb      	cmp	r3, r7
 80029f8:	460d      	mov	r5, r1
 80029fa:	d9f4      	bls.n	80029e6 <_printf_i+0x112>
 80029fc:	2b08      	cmp	r3, #8
 80029fe:	d10b      	bne.n	8002a18 <_printf_i+0x144>
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	07df      	lsls	r7, r3, #31
 8002a04:	d508      	bpl.n	8002a18 <_printf_i+0x144>
 8002a06:	6923      	ldr	r3, [r4, #16]
 8002a08:	6861      	ldr	r1, [r4, #4]
 8002a0a:	4299      	cmp	r1, r3
 8002a0c:	bfde      	ittt	le
 8002a0e:	2330      	movle	r3, #48	@ 0x30
 8002a10:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002a14:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002a18:	1b92      	subs	r2, r2, r6
 8002a1a:	6122      	str	r2, [r4, #16]
 8002a1c:	f8cd a000 	str.w	sl, [sp]
 8002a20:	464b      	mov	r3, r9
 8002a22:	aa03      	add	r2, sp, #12
 8002a24:	4621      	mov	r1, r4
 8002a26:	4640      	mov	r0, r8
 8002a28:	f7ff fee6 	bl	80027f8 <_printf_common>
 8002a2c:	3001      	adds	r0, #1
 8002a2e:	d14a      	bne.n	8002ac6 <_printf_i+0x1f2>
 8002a30:	f04f 30ff 	mov.w	r0, #4294967295
 8002a34:	b004      	add	sp, #16
 8002a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a3a:	6823      	ldr	r3, [r4, #0]
 8002a3c:	f043 0320 	orr.w	r3, r3, #32
 8002a40:	6023      	str	r3, [r4, #0]
 8002a42:	4833      	ldr	r0, [pc, #204]	@ (8002b10 <_printf_i+0x23c>)
 8002a44:	2778      	movs	r7, #120	@ 0x78
 8002a46:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002a4a:	6823      	ldr	r3, [r4, #0]
 8002a4c:	6831      	ldr	r1, [r6, #0]
 8002a4e:	061f      	lsls	r7, r3, #24
 8002a50:	f851 5b04 	ldr.w	r5, [r1], #4
 8002a54:	d402      	bmi.n	8002a5c <_printf_i+0x188>
 8002a56:	065f      	lsls	r7, r3, #25
 8002a58:	bf48      	it	mi
 8002a5a:	b2ad      	uxthmi	r5, r5
 8002a5c:	6031      	str	r1, [r6, #0]
 8002a5e:	07d9      	lsls	r1, r3, #31
 8002a60:	bf44      	itt	mi
 8002a62:	f043 0320 	orrmi.w	r3, r3, #32
 8002a66:	6023      	strmi	r3, [r4, #0]
 8002a68:	b11d      	cbz	r5, 8002a72 <_printf_i+0x19e>
 8002a6a:	2310      	movs	r3, #16
 8002a6c:	e7ac      	b.n	80029c8 <_printf_i+0xf4>
 8002a6e:	4827      	ldr	r0, [pc, #156]	@ (8002b0c <_printf_i+0x238>)
 8002a70:	e7e9      	b.n	8002a46 <_printf_i+0x172>
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	f023 0320 	bic.w	r3, r3, #32
 8002a78:	6023      	str	r3, [r4, #0]
 8002a7a:	e7f6      	b.n	8002a6a <_printf_i+0x196>
 8002a7c:	4616      	mov	r6, r2
 8002a7e:	e7bd      	b.n	80029fc <_printf_i+0x128>
 8002a80:	6833      	ldr	r3, [r6, #0]
 8002a82:	6825      	ldr	r5, [r4, #0]
 8002a84:	6961      	ldr	r1, [r4, #20]
 8002a86:	1d18      	adds	r0, r3, #4
 8002a88:	6030      	str	r0, [r6, #0]
 8002a8a:	062e      	lsls	r6, r5, #24
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	d501      	bpl.n	8002a94 <_printf_i+0x1c0>
 8002a90:	6019      	str	r1, [r3, #0]
 8002a92:	e002      	b.n	8002a9a <_printf_i+0x1c6>
 8002a94:	0668      	lsls	r0, r5, #25
 8002a96:	d5fb      	bpl.n	8002a90 <_printf_i+0x1bc>
 8002a98:	8019      	strh	r1, [r3, #0]
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	6123      	str	r3, [r4, #16]
 8002a9e:	4616      	mov	r6, r2
 8002aa0:	e7bc      	b.n	8002a1c <_printf_i+0x148>
 8002aa2:	6833      	ldr	r3, [r6, #0]
 8002aa4:	1d1a      	adds	r2, r3, #4
 8002aa6:	6032      	str	r2, [r6, #0]
 8002aa8:	681e      	ldr	r6, [r3, #0]
 8002aaa:	6862      	ldr	r2, [r4, #4]
 8002aac:	2100      	movs	r1, #0
 8002aae:	4630      	mov	r0, r6
 8002ab0:	f7fd fb8e 	bl	80001d0 <memchr>
 8002ab4:	b108      	cbz	r0, 8002aba <_printf_i+0x1e6>
 8002ab6:	1b80      	subs	r0, r0, r6
 8002ab8:	6060      	str	r0, [r4, #4]
 8002aba:	6863      	ldr	r3, [r4, #4]
 8002abc:	6123      	str	r3, [r4, #16]
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002ac4:	e7aa      	b.n	8002a1c <_printf_i+0x148>
 8002ac6:	6923      	ldr	r3, [r4, #16]
 8002ac8:	4632      	mov	r2, r6
 8002aca:	4649      	mov	r1, r9
 8002acc:	4640      	mov	r0, r8
 8002ace:	47d0      	blx	sl
 8002ad0:	3001      	adds	r0, #1
 8002ad2:	d0ad      	beq.n	8002a30 <_printf_i+0x15c>
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	079b      	lsls	r3, r3, #30
 8002ad8:	d413      	bmi.n	8002b02 <_printf_i+0x22e>
 8002ada:	68e0      	ldr	r0, [r4, #12]
 8002adc:	9b03      	ldr	r3, [sp, #12]
 8002ade:	4298      	cmp	r0, r3
 8002ae0:	bfb8      	it	lt
 8002ae2:	4618      	movlt	r0, r3
 8002ae4:	e7a6      	b.n	8002a34 <_printf_i+0x160>
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	4632      	mov	r2, r6
 8002aea:	4649      	mov	r1, r9
 8002aec:	4640      	mov	r0, r8
 8002aee:	47d0      	blx	sl
 8002af0:	3001      	adds	r0, #1
 8002af2:	d09d      	beq.n	8002a30 <_printf_i+0x15c>
 8002af4:	3501      	adds	r5, #1
 8002af6:	68e3      	ldr	r3, [r4, #12]
 8002af8:	9903      	ldr	r1, [sp, #12]
 8002afa:	1a5b      	subs	r3, r3, r1
 8002afc:	42ab      	cmp	r3, r5
 8002afe:	dcf2      	bgt.n	8002ae6 <_printf_i+0x212>
 8002b00:	e7eb      	b.n	8002ada <_printf_i+0x206>
 8002b02:	2500      	movs	r5, #0
 8002b04:	f104 0619 	add.w	r6, r4, #25
 8002b08:	e7f5      	b.n	8002af6 <_printf_i+0x222>
 8002b0a:	bf00      	nop
 8002b0c:	08002c49 	.word	0x08002c49
 8002b10:	08002c5a 	.word	0x08002c5a

08002b14 <memmove>:
 8002b14:	4288      	cmp	r0, r1
 8002b16:	b510      	push	{r4, lr}
 8002b18:	eb01 0402 	add.w	r4, r1, r2
 8002b1c:	d902      	bls.n	8002b24 <memmove+0x10>
 8002b1e:	4284      	cmp	r4, r0
 8002b20:	4623      	mov	r3, r4
 8002b22:	d807      	bhi.n	8002b34 <memmove+0x20>
 8002b24:	1e43      	subs	r3, r0, #1
 8002b26:	42a1      	cmp	r1, r4
 8002b28:	d008      	beq.n	8002b3c <memmove+0x28>
 8002b2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002b32:	e7f8      	b.n	8002b26 <memmove+0x12>
 8002b34:	4402      	add	r2, r0
 8002b36:	4601      	mov	r1, r0
 8002b38:	428a      	cmp	r2, r1
 8002b3a:	d100      	bne.n	8002b3e <memmove+0x2a>
 8002b3c:	bd10      	pop	{r4, pc}
 8002b3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002b42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002b46:	e7f7      	b.n	8002b38 <memmove+0x24>

08002b48 <_sbrk_r>:
 8002b48:	b538      	push	{r3, r4, r5, lr}
 8002b4a:	4d06      	ldr	r5, [pc, #24]	@ (8002b64 <_sbrk_r+0x1c>)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	4604      	mov	r4, r0
 8002b50:	4608      	mov	r0, r1
 8002b52:	602b      	str	r3, [r5, #0]
 8002b54:	f7fd fefc 	bl	8000950 <_sbrk>
 8002b58:	1c43      	adds	r3, r0, #1
 8002b5a:	d102      	bne.n	8002b62 <_sbrk_r+0x1a>
 8002b5c:	682b      	ldr	r3, [r5, #0]
 8002b5e:	b103      	cbz	r3, 8002b62 <_sbrk_r+0x1a>
 8002b60:	6023      	str	r3, [r4, #0]
 8002b62:	bd38      	pop	{r3, r4, r5, pc}
 8002b64:	200001e0 	.word	0x200001e0

08002b68 <memcpy>:
 8002b68:	440a      	add	r2, r1
 8002b6a:	4291      	cmp	r1, r2
 8002b6c:	f100 33ff 	add.w	r3, r0, #4294967295
 8002b70:	d100      	bne.n	8002b74 <memcpy+0xc>
 8002b72:	4770      	bx	lr
 8002b74:	b510      	push	{r4, lr}
 8002b76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002b7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002b7e:	4291      	cmp	r1, r2
 8002b80:	d1f9      	bne.n	8002b76 <memcpy+0xe>
 8002b82:	bd10      	pop	{r4, pc}

08002b84 <_realloc_r>:
 8002b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b88:	4680      	mov	r8, r0
 8002b8a:	4615      	mov	r5, r2
 8002b8c:	460c      	mov	r4, r1
 8002b8e:	b921      	cbnz	r1, 8002b9a <_realloc_r+0x16>
 8002b90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b94:	4611      	mov	r1, r2
 8002b96:	f7ff bc4b 	b.w	8002430 <_malloc_r>
 8002b9a:	b92a      	cbnz	r2, 8002ba8 <_realloc_r+0x24>
 8002b9c:	f7ff fbdc 	bl	8002358 <_free_r>
 8002ba0:	2400      	movs	r4, #0
 8002ba2:	4620      	mov	r0, r4
 8002ba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ba8:	f000 f81a 	bl	8002be0 <_malloc_usable_size_r>
 8002bac:	4285      	cmp	r5, r0
 8002bae:	4606      	mov	r6, r0
 8002bb0:	d802      	bhi.n	8002bb8 <_realloc_r+0x34>
 8002bb2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8002bb6:	d8f4      	bhi.n	8002ba2 <_realloc_r+0x1e>
 8002bb8:	4629      	mov	r1, r5
 8002bba:	4640      	mov	r0, r8
 8002bbc:	f7ff fc38 	bl	8002430 <_malloc_r>
 8002bc0:	4607      	mov	r7, r0
 8002bc2:	2800      	cmp	r0, #0
 8002bc4:	d0ec      	beq.n	8002ba0 <_realloc_r+0x1c>
 8002bc6:	42b5      	cmp	r5, r6
 8002bc8:	462a      	mov	r2, r5
 8002bca:	4621      	mov	r1, r4
 8002bcc:	bf28      	it	cs
 8002bce:	4632      	movcs	r2, r6
 8002bd0:	f7ff ffca 	bl	8002b68 <memcpy>
 8002bd4:	4621      	mov	r1, r4
 8002bd6:	4640      	mov	r0, r8
 8002bd8:	f7ff fbbe 	bl	8002358 <_free_r>
 8002bdc:	463c      	mov	r4, r7
 8002bde:	e7e0      	b.n	8002ba2 <_realloc_r+0x1e>

08002be0 <_malloc_usable_size_r>:
 8002be0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002be4:	1f18      	subs	r0, r3, #4
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	bfbc      	itt	lt
 8002bea:	580b      	ldrlt	r3, [r1, r0]
 8002bec:	18c0      	addlt	r0, r0, r3
 8002bee:	4770      	bx	lr

08002bf0 <_init>:
 8002bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf2:	bf00      	nop
 8002bf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bf6:	bc08      	pop	{r3}
 8002bf8:	469e      	mov	lr, r3
 8002bfa:	4770      	bx	lr

08002bfc <_fini>:
 8002bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bfe:	bf00      	nop
 8002c00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c02:	bc08      	pop	{r3}
 8002c04:	469e      	mov	lr, r3
 8002c06:	4770      	bx	lr
