/// Complete Register Map for STM32F030
/// Generated by Alloy Code Generator from CMSIS-SVD
///
/// Device:  STM32F030
/// Vendor:  STMicro
/// Family:  stm32f0
/// CPU:     N/A
///
/// This is the main convenience header that includes all generated
/// register definitions, bit fields, enumerations, and utilities.
///
/// Usage:
///   #include <hal/st/stm32f0/stm32f030/register_map.hpp>
///
///   using namespace alloy::hal::st::stm32f0::stm32f030;
///
///   // Access registers
///   rcc::RCC->CR = rcc::cr::HSEON::set(rcc::RCC->CR);
///
/// DO NOT EDIT - Regenerate if SVD file changes

#pragma once

// ============================================================================
// Core utilities
// ============================================================================

// ============================================================================
// Peripheral Register Structures (Family Level)
// ============================================================================

#include "../generated/registers/adc_registers.hpp"
#include "../generated/registers/crc_registers.hpp"
#include "../generated/registers/dbgmcu_registers.hpp"
#include "../generated/registers/dma_registers.hpp"
#include "../generated/registers/exti_registers.hpp"
#include "../generated/registers/flash_registers.hpp"
#include "../generated/registers/gpioa_registers.hpp"
#include "../generated/registers/gpiof_registers.hpp"
#include "../generated/registers/i2c1_registers.hpp"
#include "../generated/registers/iwdg_registers.hpp"
#include "../generated/registers/nvic_registers.hpp"
#include "../generated/registers/pwr_registers.hpp"
#include "../generated/registers/rcc_registers.hpp"
#include "../generated/registers/rtc_registers.hpp"
#include "../generated/registers/spi1_registers.hpp"
#include "../generated/registers/syscfg_registers.hpp"
#include "../generated/registers/tim14_registers.hpp"
#include "../generated/registers/tim15_registers.hpp"
#include "../generated/registers/tim16_registers.hpp"
#include "../generated/registers/tim1_registers.hpp"
#include "../generated/registers/tim3_registers.hpp"
#include "../generated/registers/tim6_registers.hpp"
#include "../generated/registers/usart1_registers.hpp"
#include "../generated/registers/wwdg_registers.hpp"

// ============================================================================
// Peripheral Bit Field Definitions (Family Level)
// ============================================================================

#include "../generated/bitfields/adc_bitfields.hpp"
#include "../generated/bitfields/crc_bitfields.hpp"
#include "../generated/bitfields/dbgmcu_bitfields.hpp"
#include "../generated/bitfields/dma_bitfields.hpp"
#include "../generated/bitfields/exti_bitfields.hpp"
#include "../generated/bitfields/flash_bitfields.hpp"
#include "../generated/bitfields/gpioa_bitfields.hpp"
#include "../generated/bitfields/gpiof_bitfields.hpp"
#include "../generated/bitfields/i2c1_bitfields.hpp"
#include "../generated/bitfields/iwdg_bitfields.hpp"
#include "../generated/bitfields/nvic_bitfields.hpp"
#include "../generated/bitfields/pwr_bitfields.hpp"
#include "../generated/bitfields/rcc_bitfields.hpp"
#include "../generated/bitfields/rtc_bitfields.hpp"
#include "../generated/bitfields/spi1_bitfields.hpp"
#include "../generated/bitfields/syscfg_bitfields.hpp"
#include "../generated/bitfields/tim14_bitfields.hpp"
#include "../generated/bitfields/tim15_bitfields.hpp"
#include "../generated/bitfields/tim16_bitfields.hpp"
#include "../generated/bitfields/tim1_bitfields.hpp"
#include "../generated/bitfields/tim3_bitfields.hpp"
#include "../generated/bitfields/tim6_bitfields.hpp"
#include "../generated/bitfields/usart1_bitfields.hpp"
#include "../generated/bitfields/wwdg_bitfields.hpp"

// ============================================================================
// Enumerated Value Definitions
// ============================================================================

#include "enums.hpp"

// ============================================================================
// Namespace Convenience Aliases
// ============================================================================

namespace alloy::hal::st::stm32f0::stm32f030 {

/// Main namespace alias for this MCU
///
/// Usage:
///   using namespace alloy::hal::st::stm32f0::stm32f030;
///   // Now you can use rcc::RCC, gpio::GPIOA, etc.

}  // namespace alloy::hal::st::stm32f0::stm32f030

// ============================================================================
// Global Namespace Aliases (Optional)
// ============================================================================

/// You can define shorter aliases if desired:
///
/// namespace mcu = alloy::hal::st::stm32f0::stm32f030;
///
/// Then use:
///   mcu::rcc::RCC->CR = ...

// ============================================================================
// Generated File Summary
// ============================================================================
//
// This header includes:
//   - 24 peripheral register structures
//   - 24 peripheral bit field definitions
//   - Enumeration definitions
//
// Total peripherals with registers: 24
//
// For detailed documentation, see:
//   - REGISTER_USAGE.md (register access patterns)
//   - BITFIELD_USAGE.md (bit field operations)
//   - ENUM_USAGE.md (enumeration usage)
//   - PIN_FUNCTIONS_USAGE.md (pin configuration)
//
