<profile>

<section name = "Vitis HLS Report for 'process_data_Pipeline_first_chan_loop_first_chan_frame_loop'" level="0">
<item name = "Date">Tue Aug  1 14:26:21 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.735 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">25605, 25605, 0.256 ms, 0.256 ms, 25605, 25605, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- first_chan_loop_first_chan_frame_loop">25603, 25603, 5, 1, 1, 25600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 169, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 32, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 278, 96, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_21ns_23ns_43_1_1_U7">mul_21ns_23ns_43_1_1, 0, 2, 0, 32, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9ns_13ns_7ns_21_4_1_U8">mac_muladd_9ns_13ns_7ns_21_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln63_fu_130_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln69_fu_174_p2">+, 0, 0, 14, 7, 1</column>
<column name="iChan_3_fu_142_p2">+, 0, 0, 16, 9, 1</column>
<column name="sum_1_fu_226_p2">+, 0, 0, 28, 21, 21</column>
<column name="icmp_ln63_fu_124_p2">icmp, 0, 0, 22, 15, 14</column>
<column name="icmp_ln69_fu_148_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="ifzero_fu_180_p2">icmp, 0, 0, 14, 7, 6</column>
<column name="select_ln63_1_fu_211_p3">select, 0, 0, 21, 1, 1</column>
<column name="select_ln63_2_fu_162_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln63_fu_154_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_iChan_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 15, 30</column>
<column name="iChan_fu_62">9, 2, 9, 18</column>
<column name="i_fu_58">9, 2, 7, 14</column>
<column name="indvar_flatten_fu_66">9, 2, 15, 30</column>
<column name="sum_fu_54">9, 2, 21, 42</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="iChan_fu_62">9, 0, 9, 0</column>
<column name="i_fu_58">7, 0, 7, 0</column>
<column name="icmp_ln69_reg_294">1, 0, 1, 0</column>
<column name="ifzero_reg_314">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_66">15, 0, 15, 0</column>
<column name="select_ln63_2_reg_304">9, 0, 9, 0</column>
<column name="select_ln63_reg_299">7, 0, 7, 0</column>
<column name="select_ln63_reg_299_pp0_iter1_reg">7, 0, 7, 0</column>
<column name="sum_fu_54">21, 0, 21, 0</column>
<column name="icmp_ln69_reg_294">64, 32, 1, 0</column>
<column name="ifzero_reg_314">64, 32, 1, 0</column>
<column name="select_ln63_2_reg_304">64, 32, 9, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_data_Pipeline_first_chan_loop_first_chan_frame_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_data_Pipeline_first_chan_loop_first_chan_frame_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_data_Pipeline_first_chan_loop_first_chan_frame_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_data_Pipeline_first_chan_loop_first_chan_frame_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_data_Pipeline_first_chan_loop_first_chan_frame_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_data_Pipeline_first_chan_loop_first_chan_frame_loop, return value</column>
<column name="ave_address0">out, 8, ap_memory, ave, array</column>
<column name="ave_ce0">out, 1, ap_memory, ave, array</column>
<column name="ave_we0">out, 1, ap_memory, ave, array</column>
<column name="ave_d0">out, 14, ap_memory, ave, array</column>
<column name="adc_vectors_address0">out, 21, ap_memory, adc_vectors, array</column>
<column name="adc_vectors_ce0">out, 1, ap_memory, adc_vectors, array</column>
<column name="adc_vectors_q0">in, 14, ap_memory, adc_vectors, array</column>
</table>
</item>
</section>
</profile>
