# RTL-Based-Synchronous-RAM-Design
RTL-Based Synchronous RAM Design using Verilog HDL with self-checking testbench and waveform verification on EDA Playground.
