==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
WARNING: [HLS 200-40] In file included from fyp/crc_32.c:1:
fyp/crc_32.h:1:2: error: unterminated conditional directive
#ifndef CRC_32_H_
 ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 187.055 ; gain = 97.699
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:9: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.816 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:10: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.574 ; gain = 94.152
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] fyp/crc_32.c:11: unsupported memory access on variable 'data' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.61 seconds; current allocated memory: 101.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 101.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 101.891 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 186.402 ; gain = 96.520
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 16.735 seconds; peak allocated memory: 101.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.426 seconds; current allocated memory: 101.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.884 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.258 ; gain = 95.879
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.937 seconds; peak allocated memory: 101.884 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.499 seconds; current allocated memory: 101.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.884 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.133 ; gain = 93.656
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.977 seconds; peak allocated memory: 101.884 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.101 seconds; current allocated memory: 101.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 101.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.775 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 186.008 ; gain = 96.672
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 26.933 seconds; peak allocated memory: 101.775 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'validate_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.286 seconds; current allocated memory: 101.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'validate_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'validate_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'validate_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.063 ; gain = 95.836
INFO: [VHDL 208-304] Generating VHDL RTL for validate_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for validate_crc.
INFO: [HLS 200-112] Total elapsed time: 20.789 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.269 seconds; current allocated memory: 101.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 101.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 101.790 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.461 ; gain = 96.898
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.71 seconds; peak allocated memory: 101.790 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.471 seconds; current allocated memory: 101.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.792 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 186.934 ; gain = 96.605
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 20.916 seconds; peak allocated memory: 101.792 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'calc_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.583 seconds; current allocated memory: 101.435 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 101.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'calc_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'calc_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'calc_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'calc_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.815 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 203.10 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 186.977 ; gain = 97.723
INFO: [VHDL 208-304] Generating VHDL RTL for calc_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for calc_crc.
INFO: [HLS 200-112] Total elapsed time: 21.02 seconds; peak allocated memory: 101.815 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'validate_crc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.369 seconds; current allocated memory: 101.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'validate_crc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'validate_crc/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'validate_crc' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'validate_crc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.810 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 187.090 ; gain = 96.777
INFO: [VHDL 208-304] Generating VHDL RTL for validate_crc.
INFO: [VLOG 209-307] Generating Verilog RTL for validate_crc.
INFO: [HLS 200-112] Total elapsed time: 20.799 seconds; peak allocated memory: 101.810 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.148 seconds; current allocated memory: 101.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 101.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 101.827 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 186.309 ; gain = 93.852
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 33.241 seconds; peak allocated memory: 101.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.197 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 101.812 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.199 ; gain = 95.410
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 26.812 seconds; peak allocated memory: 101.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.075 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 101.812 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 187.156 ; gain = 97.711
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 26.7 seconds; peak allocated memory: 101.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.831 seconds; current allocated memory: 101.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 101.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/header_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.671 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 464.68 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 186.535 ; gain = 96.086
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 32.864 seconds; peak allocated memory: 101.671 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.215 seconds; current allocated memory: 102.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 103.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 103.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 186.879 ; gain = 96.926
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.367 seconds; peak allocated memory: 103.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.055 seconds; current allocated memory: 102.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 103.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 103.748 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.977 ; gain = 94.598
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.121 seconds; peak allocated memory: 103.748 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.077 seconds; current allocated memory: 102.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 103.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 103.888 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 186.441 ; gain = 96.559
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 27.042 seconds; peak allocated memory: 103.888 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.327 seconds; current allocated memory: 102.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 102.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 103.207 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 186.828 ; gain = 94.406
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 39.657 seconds; peak allocated memory: 103.207 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.905 seconds; current allocated memory: 102.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 102.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 103.232 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.063 ; gain = 97.613
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 44.272 seconds; peak allocated memory: 103.232 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.364 seconds; current allocated memory: 101.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 101.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 102.070 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.363 ; gain = 97.406
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.152 seconds; peak allocated memory: 102.070 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.526 seconds; current allocated memory: 101.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 102.055 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.148 ; gain = 94.727
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.288 seconds; peak allocated memory: 102.055 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.093 seconds; current allocated memory: 101.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 102.062 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.832 ; gain = 97.156
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.836 seconds; peak allocated memory: 102.062 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.579 seconds; current allocated memory: 102.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 103.123 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 97.328
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 36.502 seconds; peak allocated memory: 103.123 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.386 seconds; current allocated memory: 101.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 101.968 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.949 ; gain = 97.754
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.215 seconds; peak allocated memory: 101.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.036 seconds; current allocated memory: 101.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 102.398 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.832 ; gain = 97.367
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.782 seconds; peak allocated memory: 102.398 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.613 seconds; current allocated memory: 101.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 101.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 102.087 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.516 ; gain = 95.043
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 43.624 seconds; peak allocated memory: 102.087 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.787 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.293 ; gain = 97.020
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.566 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.699 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.641 ; gain = 97.281
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.628 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.105 seconds; current allocated memory: 101.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 102.088 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.379 ; gain = 97.539
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.179 seconds; peak allocated memory: 102.088 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.992 seconds; current allocated memory: 101.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 102.077 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.930 ; gain = 94.516
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.765 seconds; peak allocated memory: 102.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (fyp/edca.c:24) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (fyp/edca.c:36) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (fyp/edca.c:48) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (fyp/edca.c:60) in function 'enque' completely with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.557 seconds; current allocated memory: 101.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 102.355 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 187.730 ; gain = 95.355
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 37.243 seconds; peak allocated memory: 102.355 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.807 seconds; current allocated memory: 101.444 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 101.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.836 ; gain = 96.527
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.492 seconds; peak allocated memory: 102.084 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.122 seconds; current allocated memory: 101.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 101.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 101.941 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.734 ; gain = 98.020
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 42.233 seconds; peak allocated memory: 101.941 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.529 seconds; current allocated memory: 101.318 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 101.942 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.832 ; gain = 95.418
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.295 seconds; peak allocated memory: 101.942 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.093 seconds; current allocated memory: 101.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 101.980 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.754 ; gain = 98.234
INFO: [VHDL 208-304] Generating VHDL RTL for enque.
INFO: [VLOG 209-307] Generating Verilog RTL for enque.
INFO: [HLS 200-112] Total elapsed time: 36.909 seconds; peak allocated memory: 101.980 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.063 ; gain = 94.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.063 ; gain = 94.637
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'enque' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enque_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.268 seconds; current allocated memory: 101.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enque_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enque_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enque_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enque_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enque_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 101.973 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 244.98 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.461 ; gain = 94.941
INFO: [VHDL 208-304] Generating VHDL RTL for enque_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enque_frame.
INFO: [HLS 200-112] Total elapsed time: 38.126 seconds; peak allocated memory: 101.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.447 seconds; current allocated memory: 102.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 102.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 103.136 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.246 ; gain = 96.820
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.589 seconds; peak allocated memory: 103.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [XFORM 203-602] Inlining function 'validate_crc' into 'decompose_mac_frame' (fyp/decompose_mac_frame.c:5) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'decompose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.411 seconds; current allocated memory: 102.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decompose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'decompose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'decompose_mac_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'decompose_mac_frame_bcast_wcard_mac_mac' to 'decompose_mac_frabkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'decompose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 103.136 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 202.75 MHz
INFO: [RTMG 210-279] Implementing memory 'decompose_mac_frabkb_rom' using distributed ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.270 ; gain = 94.879
INFO: [VHDL 208-304] Generating VHDL RTL for decompose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for decompose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 36.357 seconds; peak allocated memory: 103.136 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'reset_pointers' (fyp/edca.c:5) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'reset_pointers' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.702 seconds; current allocated memory: 100.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 100.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset_pointers' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'reset_pointers' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset_pointers'.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 100.560 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.902 ; gain = 96.551
INFO: [VHDL 208-304] Generating VHDL RTL for reset_pointers.
INFO: [VLOG 209-307] Generating Verilog RTL for reset_pointers.
INFO: [HLS 200-112] Total elapsed time: 36.954 seconds; peak allocated memory: 100.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_to_queue' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.672 seconds; current allocated memory: 101.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 101.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_to_queue/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_to_queue' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_to_queue'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 101.279 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 350.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.004 ; gain = 97.559
INFO: [VHDL 208-304] Generating VHDL RTL for add_to_queue.
INFO: [VLOG 209-307] Generating Verilog RTL for add_to_queue.
INFO: [HLS 200-112] Total elapsed time: 42.451 seconds; peak allocated memory: 101.279 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'add_to_queue' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.664 seconds; current allocated memory: 100.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 101.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_to_queue' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'add_to_queue/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'add_to_queue' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'add_to_queue/mac_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'add_to_queue/mac_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_to_queue'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 101.247 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 350.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 186.992 ; gain = 96.348
INFO: [VHDL 208-304] Generating VHDL RTL for add_to_queue.
INFO: [VLOG 209-307] Generating Verilog RTL for add_to_queue.
INFO: [HLS 200-112] Total elapsed time: 36.095 seconds; peak allocated memory: 101.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.281 ; gain = 96.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.842 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.590 ; gain = 104.191
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.858 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.865 seconds; current allocated memory: 102.909 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 103.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 103.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.676 ; gain = 98.379
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.83 seconds; peak allocated memory: 103.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.473 ; gain = 98.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.175 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.453 ; gain = 105.070
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.943 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.820 ; gain = 96.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.913 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 113.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 113.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 114.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 114.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.816 ; gain = 104.945
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 37.637 seconds; peak allocated memory: 114.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.273 ; gain = 94.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.612 seconds; current allocated memory: 112.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 113.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 113.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 114.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 114.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 194.605 ; gain = 102.215
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 38.469 seconds; peak allocated memory: 114.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.598 ; gain = 98.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.905 seconds; current allocated memory: 112.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 112.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 113.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 113.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enque_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enque_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 114.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 114.851 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 194.500 ; gain = 104.934
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 38.741 seconds; peak allocated memory: 114.851 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.784 seconds; current allocated memory: 102.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 102.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 103.121 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.004 ; gain = 94.590
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.712 seconds; peak allocated memory: 103.121 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.607 seconds; current allocated memory: 101.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 102.112 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 178.33 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.586 ; gain = 98.129
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.57 seconds; peak allocated memory: 102.112 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.78 seconds; current allocated memory: 101.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 101.937 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.016 ; gain = 97.730
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.452 seconds; peak allocated memory: 101.937 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.314 seconds; current allocated memory: 102.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 102.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 103.119 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.578 ; gain = 96.555
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.16 seconds; peak allocated memory: 103.119 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.448 seconds; current allocated memory: 101.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 101.968 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.180 ; gain = 97.699
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.136 seconds; peak allocated memory: 101.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.434 seconds; current allocated memory: 101.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 101.937 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.277 ; gain = 97.910
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.163 seconds; peak allocated memory: 101.937 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.243 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 186.922 ; gain = 97.520
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.017 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.37 seconds; current allocated memory: 101.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 187.168 ; gain = 96.828
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 38.237 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.123 seconds; current allocated memory: 101.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 101.959 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.898 ; gain = 94.531
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 36.844 seconds; peak allocated memory: 101.959 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.839 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 187.766 ; gain = 97.590
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 38.671 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.91 seconds; current allocated memory: 101.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 101.807 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.102 ; gain = 94.656
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.579 seconds; peak allocated memory: 101.807 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.226 seconds; current allocated memory: 101.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 101.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 101.776 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 187.191 ; gain = 97.980
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.754 seconds; peak allocated memory: 101.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.802 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 101.776 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 186.777 ; gain = 94.367
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.461 seconds; peak allocated memory: 101.776 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.966 seconds; current allocated memory: 102.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 102.989 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 187.340 ; gain = 96.816
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 45.136 seconds; peak allocated memory: 102.989 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.2 seconds; current allocated memory: 101.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 101.808 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 187.168 ; gain = 97.281
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 37.018 seconds; peak allocated memory: 101.808 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'reset_pointers' into 'send_frame' (fyp/mac_layer.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'enqueue_frame' into 'send_frame' (fyp/mac_layer.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'dequeue_frame' into 'send_frame' (fyp/mac_layer.c:16) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'reset_pointers' into 'send_frame' (fyp/mac_layer.c:9) automatically.
INFO: [XFORM 203-602] Inlining function 'enqueue_frame' into 'send_frame' (fyp/mac_layer.c:13) automatically.
INFO: [XFORM 203-602] Inlining function 'dequeue_frame' into 'send_frame' (fyp/mac_layer.c:16) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:24:5)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.351 seconds; current allocated memory: 113.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 113.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 113.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 114.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 114.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_fifo_bk' to 'send_frame_edca_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 115.351 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 187.559 ; gain = 97.961
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 44.543 seconds; peak allocated memory: 115.351 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.918 seconds; current allocated memory: 101.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 101.956 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.871 ; gain = 98.512
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.626 seconds; peak allocated memory: 101.956 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.102 seconds; current allocated memory: 102.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 102.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 103.106 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.543 ; gain = 97.895
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.916 seconds; peak allocated memory: 103.106 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:145:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:155:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:165:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.548 seconds; current allocated memory: 104.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 104.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 106.029 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.527 ; gain = 97.590
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 48.566 seconds; peak allocated memory: 106.029 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:145:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:155:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:165:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.246 seconds; current allocated memory: 104.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 104.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 106.013 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 187.156 ; gain = 94.660
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 44.062 seconds; peak allocated memory: 106.013 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:129:27)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:135:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.207 ; gain = 96.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.382 seconds; current allocated memory: 122.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 123.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 123.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 123.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 123.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 123.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 124.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 124.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 125.293 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 189.742 ; gain = 99.492
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 45.001 seconds; peak allocated memory: 125.293 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.85 seconds; current allocated memory: 101.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_frame/input_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d0' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_address1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_we1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'enqueue_frame/input_frame_d1' to 0.
WARNING: [RTGEN 206-101] Port 'enqueue_frame/input_frame_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 188.055 ; gain = 98.004
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_frame.
INFO: [HLS 200-112] Total elapsed time: 41.635 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.219 seconds; current allocated memory: 102.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 102.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dequeue_frame/output_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 103.065 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 261.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 187.926 ; gain = 97.961
INFO: [VHDL 208-304] Generating VHDL RTL for dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 44.118 seconds; peak allocated memory: 103.065 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:144:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:154:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:164:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.521 seconds; current allocated memory: 104.193 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 104.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 106.177 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 187.504 ; gain = 98.223
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.087 seconds; peak allocated memory: 106.177 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:144:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:154:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:164:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.292 seconds; current allocated memory: 104.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 104.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 106.233 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 186.715 ; gain = 94.324
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 43.953 seconds; peak allocated memory: 106.233 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.89 seconds; current allocated memory: 100.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 100.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 100.693 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.836 ; gain = 98.324
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 53.464 seconds; peak allocated memory: 100.693 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.498 seconds; current allocated memory: 100.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 100.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 100.597 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 188.160 ; gain = 98.730
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.079 seconds; peak allocated memory: 100.597 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:44 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.315 seconds; current allocated memory: 100.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 100.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 100.665 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.637 ; gain = 98.332
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 46.47 seconds; peak allocated memory: 100.665 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.728 seconds; current allocated memory: 100.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 100.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 100.666 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.164 ; gain = 95.742
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.961 seconds; peak allocated memory: 100.666 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.819 seconds; current allocated memory: 100.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 100.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 100.670 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.957 ; gain = 95.539
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.983 seconds; peak allocated memory: 100.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.134 seconds; current allocated memory: 100.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 100.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 100.669 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.348 ; gain = 96.621
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.385 seconds; peak allocated memory: 100.669 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.864 seconds; current allocated memory: 100.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 100.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 100.755 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.188 ; gain = 97.406
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.105 seconds; peak allocated memory: 100.755 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.521 seconds; current allocated memory: 100.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 100.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 100.693 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 187.125 ; gain = 97.430
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.811 seconds; peak allocated memory: 100.693 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.441 seconds; current allocated memory: 100.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 100.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 100.684 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.699 ; gain = 95.262
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.621 seconds; peak allocated memory: 100.684 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.956 seconds; current allocated memory: 100.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 100.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 100.684 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.875 ; gain = 95.449
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.147 seconds; peak allocated memory: 100.684 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.315 seconds; current allocated memory: 100.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 100.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 100.670 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 187.816 ; gain = 97.520
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 54.819 seconds; peak allocated memory: 100.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.823 seconds; current allocated memory: 100.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 100.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 100.670 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.328 ; gain = 97.746
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.029 seconds; peak allocated memory: 100.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.471 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.555 ; gain = 97.871
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.946 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.057 seconds; current allocated memory: 101.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.622 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.188 ; gain = 98.742
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.367 seconds; peak allocated memory: 101.622 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.136 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.527 ; gain = 98.273
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.571 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.615 seconds; current allocated memory: 101.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 101.466 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 264.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.371 ; gain = 97.242
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.041 seconds; peak allocated memory: 101.466 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.568 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.680 ; gain = 97.746
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 46.87 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.57 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.515 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 187.859 ; gain = 97.762
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 49.26 seconds; peak allocated memory: 101.515 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.815 seconds; current allocated memory: 101.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.430 ; gain = 97.074
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.407 seconds; peak allocated memory: 101.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.703 seconds; current allocated memory: 101.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'start_timer/count' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 101.523 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.445 ; gain = 95.035
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.135 seconds; peak allocated memory: 101.523 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.762 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.515 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 187.879 ; gain = 97.480
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.075 seconds; peak allocated memory: 101.515 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.515 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 250.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.641 ; gain = 95.211
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 48.002 seconds; peak allocated memory: 101.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.843 seconds; current allocated memory: 101.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 101.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 253.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 188.141 ; gain = 98.387
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 54.587 seconds; peak allocated memory: 101.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.841 seconds; current allocated memory: 101.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.619 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 221.75 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.469 ; gain = 96.016
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.176 seconds; peak allocated memory: 101.619 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.578 seconds; current allocated memory: 101.462 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 101.775 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 165.73 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 188.145 ; gain = 95.750
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.999 seconds; peak allocated memory: 101.775 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.089 seconds; current allocated memory: 104.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 105.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 106.290 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 187.742 ; gain = 98.383
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 50.845 seconds; peak allocated memory: 106.290 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.694 seconds; current allocated memory: 104.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 105.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 106.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 187.969 ; gain = 95.570
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 49.492 seconds; peak allocated memory: 106.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'enqueue_dequeue_frame' consists of the following:
	'load' operation ('read_pointer_vo_load_1', fyp/edca.c:101) on global variable 'read_pointer_vo' [78]  (0 ns)
	'mul' operation of DSP[81] ('mul_ln101', fyp/edca.c:101) [80]  (3.36 ns)
	'add' operation of DSP[81] ('add_ln101', fyp/edca.c:101) [81]  (3.82 ns)
	'getelementptr' operation ('edca_fifo_vo_addr_1', fyp/edca.c:101) [83]  (0 ns)
	'load' operation ('edca_fifo_vo_load', fyp/edca.c:101) on array 'edca_fifo_vo' [84]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.529 seconds; current allocated memory: 104.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 105.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_bk' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_bk' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_bk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_be' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_be' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_be' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_vi' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_vi' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_vi' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_vo' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/write_pointer_vo' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/edca_fifo_vo' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_bk' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_be' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_vi' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/read_pointer_vo' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'available_spaces_vo' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'write_pointer_vo' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'edca_fifo_vo' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_bk' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_be' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_vi' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'read_pointer_vo' will be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mac_muladd_2ns_8ns_7ns_9_1_1' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mac_muladd_2s_8ns_7ns_9_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fbkb': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 106.582 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 187.734 ; gain = 97.949
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 50.105 seconds; peak allocated memory: 106.582 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_bk' (fyp/edca.c:27:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_be' (fyp/edca.c:37:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vi' (fyp/edca.c:47:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_fifo_vo' (fyp/edca.c:57:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.792 seconds; current allocated memory: 104.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 105.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_bk' to 'enqueue_dequeue_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_be' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vi' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_fifo_vo' to 'enqueue_dequeue_feOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 106.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.30 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 187.305 ; gain = 94.883
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 49.498 seconds; peak allocated memory: 106.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:31:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:41:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:51:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:61:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.96 seconds; current allocated memory: 104.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 105.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 106.805 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 188.238 ; gain = 95.766
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 49.61 seconds; peak allocated memory: 106.805 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:25:39)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:31:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.488 ; gain = 95.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.064 seconds; current allocated memory: 122.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 123.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 123.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 123.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 123.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 123.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 124.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 125.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'send_frame_temp_frame' to 'send_frame_temp_fcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 125.481 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'send_frame_temp_fcud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 190.016 ; gain = 97.598
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 50.659 seconds; peak allocated memory: 125.481 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.285 seconds; current allocated memory: 101.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 101.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 102.043 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 187.145 ; gain = 94.832
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 54.015 seconds; peak allocated memory: 102.043 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'stop_timer' (fyp/timer.c:22) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.937 seconds; current allocated memory: 100.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 100.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 100.748 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.035 ; gain = 98.480
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 47.122 seconds; peak allocated memory: 100.748 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.743 seconds; current allocated memory: 100.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 100.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 100.700 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.469 ; gain = 97.121
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 46.836 seconds; peak allocated memory: 100.700 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.629 seconds; current allocated memory: 101.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 102.047 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 188.160 ; gain = 95.766
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.075 seconds; peak allocated memory: 102.047 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.977 seconds; current allocated memory: 101.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 102.029 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.664 ; gain = 97.602
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 47.423 seconds; peak allocated memory: 102.029 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.62 seconds; current allocated memory: 100.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 100.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stop_timer/medium_state' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 100.847 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.227 ; gain = 94.813
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 46.792 seconds; peak allocated memory: 100.847 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'stop_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.32 seconds; current allocated memory: 100.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 100.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stop_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stop_timer/medium_state' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'stop_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stop_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 100.816 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 187.758 ; gain = 95.387
INFO: [VHDL 208-304] Generating VHDL RTL for stop_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for stop_timer.
INFO: [HLS 200-112] Total elapsed time: 48.52 seconds; peak allocated memory: 100.816 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_timer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.228 seconds; current allocated memory: 101.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 101.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/timeout' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/count_idle' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_timer/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_timer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 102.174 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.27 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.539 ; gain = 98.957
INFO: [VHDL 208-304] Generating VHDL RTL for start_timer.
INFO: [VLOG 209-307] Generating Verilog RTL for start_timer.
INFO: [HLS 200-112] Total elapsed time: 53.948 seconds; peak allocated memory: 102.174 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.859 ; gain = 97.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'slot_boundary_timing' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.144 seconds; current allocated memory: 111.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 111.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'slot_boundary_timing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 111.709 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 111.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_timer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_timer'.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 112.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'slot_boundary_timing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'slot_boundary_timing/timing_mode' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'slot_boundary_timing/idle_waiting' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'slot_boundary_timing/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'slot_boundary_timing' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'slot_boundary_timing'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 112.389 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.44 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 189.488 ; gain = 99.348
INFO: [VHDL 208-304] Generating VHDL RTL for slot_boundary_timing.
INFO: [VLOG 209-307] Generating Verilog RTL for slot_boundary_timing.
INFO: [HLS 200-112] Total elapsed time: 47.233 seconds; peak allocated memory: 112.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'backoff_vo' (fyp/edca.c:199) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.59 seconds; current allocated memory: 100.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 101.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.144 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 187.750 ; gain = 95.320
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 55.186 seconds; peak allocated memory: 101.144 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.619 seconds; current allocated memory: 100.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 101.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vo/current_txop_holder' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 101.156 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.684 ; gain = 95.238
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 47.056 seconds; peak allocated memory: 101.156 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.438 seconds; current allocated memory: 100.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 101.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vo/current_txop_holder' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vo_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 101.157 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 187.434 ; gain = 96.918
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 46.786 seconds; peak allocated memory: 101.157 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.486 seconds; current allocated memory: 101.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.077 seconds; current allocated memory: 101.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 101.304 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 187.488 ; gain = 97.109
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 46.836 seconds; peak allocated memory: 101.304 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
WARNING: [HLS 200-40] In file included from fyp/edca.c:3:
D:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_math.h:36:10: fatal error: 'cmath' file not found
#include <cmath>
         ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.124 seconds; current allocated memory: 101.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 101.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 101.288 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 471.09 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.922 ; gain = 95.504
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 52.773 seconds; peak allocated memory: 101.288 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln5', fyp/r_n_g.c:5) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln7', fyp/r_n_g.c:7) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:7) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.562 seconds; current allocated memory: 101.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 101.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 101.543 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 188.375 ; gain = 95.965
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 59.86 seconds; peak allocated memory: 101.543 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln6', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln9', fyp/r_n_g.c:9) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:9) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.57 seconds; current allocated memory: 101.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 101.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 101.516 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.480 ; gain = 99.000
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.478 seconds; peak allocated memory: 101.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.678ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[13] ('mul_ln14', fyp/r_n_g.c:14) [12]  (3.36 ns)
	'add' operation of DSP[13] ('result', fyp/r_n_g.c:14) [13]  (3.82 ns)
	'add' operation ('result', fyp/r_n_g.c:17) [15]  (2.7 ns)
	'select' operation ('result', fyp/r_n_g.c:16) [16]  (0.796 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.431 seconds; current allocated memory: 101.198 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 101.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_urem_32ns_17ns_32_36_seq_1' to 'random_int_gen_urbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_13s_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_urbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 101.831 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 93.65 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'random_int_gen_urbkb_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.191 ; gain = 95.770
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.33 seconds; peak allocated memory: 101.831 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln6', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln9', fyp/r_n_g.c:9) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:9) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.019 seconds; current allocated memory: 101.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 101.516 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.227 ; gain = 95.773
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.759 seconds; peak allocated memory: 101.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'random_int_gen'.
WARNING: [SCHED 204-68] The II Violation in module 'random_int_gen' (Function: random_int_gen): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'state' (fyp/r_n_g.c:13) and wire read on port 'state' (fyp/r_n_g.c:6).
WARNING: [SCHED 204-68] The II Violation in module 'random_int_gen' (Function: random_int_gen): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between wire write on port 'state' (fyp/r_n_g.c:13) and wire read on port 'state' (fyp/r_n_g.c:6).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[18] ('mul_ln7', fyp/r_n_g.c:7) [9]  (3.36 ns)
	'add' operation of DSP[18] ('add_ln10', fyp/r_n_g.c:10) [18]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:10) [20]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.586 seconds; current allocated memory: 101.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 101.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 101.560 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.805 ; gain = 97.352
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.29 seconds; peak allocated memory: 101.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[17] ('mul_ln6', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[17] ('add_ln9', fyp/r_n_g.c:9) [17]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:9) [19]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.449 seconds; current allocated memory: 101.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 101.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_16ns_31_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 101.516 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.723 ; gain = 96.281
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.309 seconds; peak allocated memory: 101.516 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[19] ('low', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[19] ('x', fyp/r_n_g.c:10) [19]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:12) [24]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.987 seconds; current allocated memory: 101.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 101.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 101.444 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.242 ; gain = 95.848
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.65 seconds; peak allocated memory: 101.444 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'low': E:\FYP\HLS\MAC_SAP\fyp\r_n_g.c:4
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.328 seconds; current allocated memory: 101.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 101.552 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.707 ; gain = 96.262
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.893 seconds; peak allocated memory: 101.552 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.965 seconds; current allocated memory: 101.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 101.608 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.855 ; gain = 97.465
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.563 seconds; peak allocated memory: 101.608 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.914 seconds; current allocated memory: 101.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 101.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.552 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.910 ; gain = 97.563
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.441 seconds; peak allocated memory: 101.552 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.206 seconds; current allocated memory: 101.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 101.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 102.045 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 188.875 ; gain = 96.508
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.719 seconds; peak allocated memory: 102.045 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 98.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.480 ; gain = 98.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.480 ; gain = 98.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
WARNING: [SYNCHK 200-77] The top function 'start_backoff_vo' (fyp/edca.c:268) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 198.258 ; gain = 108.258
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 230.383 ; gain = 140.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 230.383 ; gain = 140.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.214 seconds; current allocated memory: 162.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 162.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/invoke_reason' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_mul_mul_17ns_17ns_32_1_1' to 'start_backoff_vo_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 163.004 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 247.000 ; gain = 157.000
INFO: [VHDL 208-304] Generating VHDL RTL for start_backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for start_backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 54.944 seconds; peak allocated memory: 163.004 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.656 ; gain = 95.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.656 ; gain = 95.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.656 ; gain = 95.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 210.613 ; gain = 118.211
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 257.523 ; gain = 165.121
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 263.934 ; gain = 171.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.69 seconds; current allocated memory: 193.429 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 193.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/invoke_reason' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/bk' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_dmul_64ns_64ns_64_6_max_dsp_1' to 'start_backoff_vo_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_ddiv_64ns_64ns_64_31_1' to 'start_backoff_vo_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_uitodp_32ns_64_6_1' to 'start_backoff_vo_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_sitodp_32ns_64_6_1' to 'start_backoff_vo_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_mul_mul_17ns_17ns_32_1_1' to 'start_backoff_vo_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 194.638 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 280.313 ; gain = 187.910
INFO: [VHDL 208-304] Generating VHDL RTL for start_backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for start_backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 56.801 seconds; peak allocated memory: 194.638 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 95.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 95.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.105 ; gain = 95.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
WARNING: [SYNCHK 200-77] The top function 'start_backoff_vo' (fyp/edca.c:268) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 197.461 ; gain = 105.035
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:276) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 230.117 ; gain = 137.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 230.117 ; gain = 137.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.699 seconds; current allocated memory: 162.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 162.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/invoke_reason' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_mul_mul_17ns_17ns_32_1_1' to 'start_backoff_vo_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 163.004 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 246.984 ; gain = 154.559
INFO: [VHDL 208-304] Generating VHDL RTL for start_backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for start_backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 55.359 seconds; peak allocated memory: 163.004 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 187.754 ; gain = 95.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 187.754 ; gain = 95.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.754 ; gain = 95.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 210.055 ; gain = 117.688
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:224) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 256.219 ; gain = 163.852
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 263.027 ; gain = 170.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.097 seconds; current allocated memory: 193.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 194.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 194.928 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 280.508 ; gain = 188.141
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 62.626 seconds; peak allocated memory: 194.928 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.285 ; gain = 95.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.285 ; gain = 95.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 189.141 ; gain = 96.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 210.465 ; gain = 118.105
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:225) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 256.891 ; gain = 164.531
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 263.313 ; gain = 170.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.23 seconds; current allocated memory: 193.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 194.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 194.947 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 280.273 ; gain = 187.914
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 57.223 seconds; peak allocated memory: 194.947 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.355 ; gain = 98.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.355 ; gain = 98.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.355 ; gain = 98.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 209.902 ; gain = 120.441
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:288) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 258.012 ; gain = 168.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 271.941 ; gain = 182.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.105 seconds; current allocated memory: 212.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 212.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 213.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 213.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 213.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 213.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 213.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 214.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 214.527 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 299.609 ; gain = 210.148
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 57.291 seconds; peak allocated memory: 214.527 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.668 ; gain = 99.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.668 ; gain = 99.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.668 ; gain = 99.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 210.285 ; gain = 120.836
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned short, double>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, double>' into '__hls_fptoui_double_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:68) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:224) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 257.203 ; gain = 167.754
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 263.641 ; gain = 174.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.994 seconds; current allocated memory: 203.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 203.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 203.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 203.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_ddiv_64ns_64ns_64_31_1' to 'backoff_vi_ddiv_6bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitodp_32ns_64_6_1' to 'backoff_vi_uitodpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_ddiv_6bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitodpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 204.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_dmul_64ns_64ns_64_6_max_dsp_1' to 'backoff_vi_dmul_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitodp_32ns_64_6_1' to 'backoff_vi_sitodpfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_dmul_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitodpfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 204.842 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 290.258 ; gain = 200.809
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 56.554 seconds; peak allocated memory: 204.842 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.675 seconds; current allocated memory: 101.567 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 102.297 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 187.672 ; gain = 95.250
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.096 seconds; peak allocated memory: 102.297 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.981 seconds; current allocated memory: 101.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 101.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 102.199 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.332 ; gain = 98.207
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.409 seconds; peak allocated memory: 102.199 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.116 seconds; current allocated memory: 101.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 101.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 102.199 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.379 ; gain = 98.004
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.541 seconds; peak allocated memory: 102.199 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.929 seconds; current allocated memory: 101.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 101.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 102.183 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.027 ; gain = 97.578
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.36 seconds; peak allocated memory: 102.183 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.17 seconds; current allocated memory: 101.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 101.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 102.193 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.656 ; gain = 98.953
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.598 seconds; peak allocated memory: 102.193 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.728 seconds; current allocated memory: 101.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 101.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_maeOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_maeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 102.051 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.520 ; gain = 96.117
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.04 seconds; peak allocated memory: 102.051 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[19] ('low', fyp/r_n_g.c:5) [8]  (3.36 ns)
	'add' operation of DSP[19] ('x', fyp/r_n_g.c:10) [19]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:12) [24]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.214 seconds; current allocated memory: 101.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 101.599 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.105 ; gain = 97.660
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.055 seconds; peak allocated memory: 101.599 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (9.84725ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'random_int_gen' consists of the following:
	'mul' operation of DSP[19] ('low', fyp/r_n_g.c:6) [8]  (3.36 ns)
	'add' operation of DSP[19] ('x', fyp/r_n_g.c:10) [19]  (3.82 ns)
	'add' operation ('x', fyp/r_n_g.c:12) [24]  (2.67 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.428 seconds; current allocated memory: 101.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mac_muladd_17ns_15ns_32ns_32_1_1' to 'random_int_gen_macud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_macud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 101.605 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 101.55 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.926 ; gain = 99.461
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.092 seconds; peak allocated memory: 101.605 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.771 seconds; current allocated memory: 101.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 101.673 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.957 ; gain = 98.246
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.522 seconds; peak allocated memory: 101.673 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.017 seconds; current allocated memory: 101.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 101.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 102.129 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 187.930 ; gain = 96.723
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 55.391 seconds; peak allocated memory: 102.129 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.231 seconds; current allocated memory: 101.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 101.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 102.133 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.344 ; gain = 98.605
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.626 seconds; peak allocated memory: 102.133 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.838 seconds; current allocated memory: 101.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 101.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_ddiv_64ns_64ns_64_31_1' to 'random_int_gen_ddbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitodp_32ns_64_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_ddbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 102.172 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 115.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.453 ; gain = 99.238
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.208 seconds; peak allocated memory: 102.172 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.952 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.168 ; gain = 98.445
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.115 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.085 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 101.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.977 ; gain = 98.367
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.135 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'FDiv' (fyp/r_n_g.c:18) on 'fmul' operation ('ret_val', fyp/r_n_g.c:17) due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.266 seconds; current allocated memory: 101.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 101.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 101.908 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.781 ; gain = 96.359
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.333 seconds; peak allocated memory: 101.908 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.861 seconds; current allocated memory: 101.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_no_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.891 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 116.70 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.699 ; gain = 99.102
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.803 seconds; peak allocated memory: 101.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.968 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 101.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 187.934 ; gain = 98.371
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.012 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.904 seconds; current allocated memory: 101.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 101.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 101.852 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.586 ; gain = 99.355
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.033 seconds; peak allocated memory: 101.852 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.632 seconds; current allocated memory: 101.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 101.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 101.848 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.641 ; gain = 96.285
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 52.759 seconds; peak allocated memory: 101.848 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 188.141 ; gain = 98.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 188.141 ; gain = 98.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.141 ; gain = 98.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 209.000 ; gain = 118.902
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:287) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'backoff_vi' (fyp/edca.c:224) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 256.156 ; gain = 166.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 262.176 ; gain = 172.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'backoff_vi' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.784 seconds; current allocated memory: 193.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 193.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backoff_vi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'backoff_vi/current_txop_holder' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'backoff_vi' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'vi_backoff_counter' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'CW_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'backoff_vi_fmul_32ns_32ns_32_4_max_dsp_1' to 'backoff_vi_fmul_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_uitofp_32ns_32_6_1' to 'backoff_vi_uitofpcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_sitofp_32ns_32_6_1' to 'backoff_vi_sitofpdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backoff_vi_mul_mul_17ns_17ns_32_1_1' to 'backoff_vi_mul_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_fmul_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_mul_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_sitofpdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'backoff_vi_uitofpcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backoff_vi'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 194.003 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 278.539 ; gain = 188.441
INFO: [VHDL 208-304] Generating VHDL RTL for backoff_vi.
INFO: [VLOG 209-307] Generating Verilog RTL for backoff_vi.
INFO: [HLS 200-112] Total elapsed time: 61.947 seconds; peak allocated memory: 194.003 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:56 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.712 seconds; current allocated memory: 106.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 107.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 108.940 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 187.996 ; gain = 97.379
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 62.489 seconds; peak allocated memory: 108.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.133 ; gain = 97.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.133 ; gain = 97.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.586 ; gain = 98.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 199.324 ; gain = 109.176
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 231.414 ; gain = 141.266
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 245.410 ; gain = 155.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.445 seconds; current allocated memory: 185.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 186.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 186.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 187.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 187.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 188.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 188.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 189.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.048 seconds; current allocated memory: 191.005 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 264.988 ; gain = 174.840
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.278 seconds; peak allocated memory: 191.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.117 ; gain = 97.691
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.117 ; gain = 97.691
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 188.348 ; gain = 97.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 198.898 ; gain = 108.473
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 232.051 ; gain = 141.625
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 247.039 ; gain = 156.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.079 seconds; current allocated memory: 185.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 186.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 187.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 188.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 188.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 189.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 191.005 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 265.324 ; gain = 174.898
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.493 seconds; peak allocated memory: 191.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.570 ; gain = 96.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.570 ; gain = 96.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 188.570 ; gain = 96.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 200.074 ; gain = 107.672
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 232.059 ; gain = 139.656
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 247.055 ; gain = 154.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.988 seconds; current allocated memory: 186.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 186.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 186.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 187.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 188.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 188.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 189.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 191.111 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:07 . Memory (MB): peak = 265.918 ; gain = 173.516
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 66.948 seconds; peak allocated memory: 191.111 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.027 ; gain = 96.629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.027 ; gain = 96.629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 189.172 ; gain = 96.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.430 ; gain = 107.031
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 232.086 ; gain = 139.688
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 246.082 ; gain = 153.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.689 seconds; current allocated memory: 186.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 186.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 186.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 187.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 187.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 188.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 189.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/d_rate' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/tx_power_lvl' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.021 seconds; current allocated memory: 191.119 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 265.332 ; gain = 172.934
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.266 seconds; peak allocated memory: 191.119 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 188.113 ; gain = 95.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 188.113 ; gain = 95.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.980 ; gain = 96.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 198.918 ; gain = 106.492
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 231.867 ; gain = 139.441
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 245.859 ; gain = 153.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.249 seconds; current allocated memory: 186.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 186.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 187.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 187.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 188.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 189.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 190.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 191.568 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.316 ; gain = 173.891
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.853 seconds; peak allocated memory: 191.568 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 188.977 ; gain = 98.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 188.977 ; gain = 98.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 189.793 ; gain = 99.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 199.566 ; gain = 109.516
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 231.883 ; gain = 141.832
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 245.891 ; gain = 155.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.185 seconds; current allocated memory: 186.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 186.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 186.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 187.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 187.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 188.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 189.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 190.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 191.577 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 267.074 ; gain = 177.023
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.818 seconds; peak allocated memory: 191.577 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.883 ; gain = 97.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.883 ; gain = 97.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.809 ; gain = 98.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 199.910 ; gain = 109.512
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.852 ; gain = 141.453
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 245.848 ; gain = 155.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.518 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 187.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.195 ; gain = 175.797
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.172 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.043 ; gain = 98.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.043 ; gain = 98.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 191.555 ; gain = 102.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 201.180 ; gain = 111.879
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 232.035 ; gain = 142.734
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 246.027 ; gain = 156.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.256 seconds; current allocated memory: 186.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.379 ; gain = 177.078
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.342 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.086 ; gain = 97.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.086 ; gain = 97.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.824 ; gain = 98.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.477 ; gain = 109.242
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.109 ; gain = 140.875
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 247.094 ; gain = 156.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.458 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.056 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 265.605 ; gain = 175.371
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.335 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.305 ; gain = 97.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.305 ; gain = 97.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 189.422 ; gain = 98.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.934 ; gain = 109.234
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 232.395 ; gain = 141.695
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 245.398 ; gain = 154.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.242 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.009 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.824 ; gain = 176.125
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.908 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.238 ; gain = 98.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 189.238 ; gain = 98.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.570 ; gain = 99.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.996 ; gain = 109.465
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 232.516 ; gain = 141.984
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 246.758 ; gain = 156.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.388 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.727 ; gain = 176.195
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.142 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.35 seconds; current allocated memory: 106.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 107.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 109.122 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 187.879 ; gain = 98.375
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 55.974 seconds; peak allocated memory: 109.122 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.094 ; gain = 98.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.094 ; gain = 98.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.340 ; gain = 99.203
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.031 ; gain = 109.895
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.578 ; gain = 142.441
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 245.570 ; gain = 156.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.707 seconds; current allocated memory: 186.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 186.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 186.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 187.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 187.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 188.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 189.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 190.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 191.576 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.918 ; gain = 177.781
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.417 seconds; peak allocated memory: 191.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.152 ; gain = 97.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.152 ; gain = 97.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 188.152 ; gain = 97.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 198.336 ; gain = 107.777
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 232.066 ; gain = 141.508
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 246.070 ; gain = 155.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.329 seconds; current allocated memory: 185.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 186.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 186.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 187.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 187.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 188.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 189.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 189.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 191.494 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:09 . Memory (MB): peak = 266.531 ; gain = 175.973
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 68.699 seconds; peak allocated memory: 191.494 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.492 ; gain = 96.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.492 ; gain = 96.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 189.434 ; gain = 97.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 200.160 ; gain = 107.781
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.484 ; gain = 139.105
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 246.477 ; gain = 154.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.625 seconds; current allocated memory: 186.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 186.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 186.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 187.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 187.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 188.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 189.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 190.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 191.529 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.297 ; gain = 173.918
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.485 seconds; peak allocated memory: 191.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.793 ; gain = 98.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.793 ; gain = 98.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.793 ; gain = 98.961
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.793 ; gain = 98.961
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.793 ; gain = 98.961
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:17:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:30:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:43:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.793 ; gain = 98.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.016 seconds; current allocated memory: 106.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 107.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 108.979 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 188.793 ; gain = 98.961
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 57.625 seconds; peak allocated memory: 108.979 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.883 ; gain = 99.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.883 ; gain = 99.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.883 ; gain = 99.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.883 ; gain = 99.031
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.883 ; gain = 99.031
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:17:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:30:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:43:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.883 ; gain = 99.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.727 seconds; current allocated memory: 106.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 107.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 108.963 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 188.883 ; gain = 99.031
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 57.327 seconds; peak allocated memory: 108.963 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.949 ; gain = 98.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.949 ; gain = 98.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.949 ; gain = 98.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.949 ; gain = 98.602
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 187.949 ; gain = 98.602
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 187.949 ; gain = 98.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.084 seconds; current allocated memory: 106.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 107.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 108.965 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 187.949 ; gain = 98.602
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 57.712 seconds; peak allocated memory: 108.965 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.000 ; gain = 98.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.000 ; gain = 98.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.691 ; gain = 99.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 198.852 ; gain = 109.672
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 232.031 ; gain = 142.852
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 246.031 ; gain = 156.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.218 seconds; current allocated memory: 186.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 186.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 186.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 187.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 187.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 188.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 189.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 190.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.025 seconds; current allocated memory: 191.529 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 266.207 ; gain = 177.027
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 62.114 seconds; peak allocated memory: 191.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.441 ; gain = 96.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.441 ; gain = 96.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.574 ; gain = 96.168
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 210.188 ; gain = 117.781
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 242.910 ; gain = 150.504
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 258.891 ; gain = 166.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.236 seconds; current allocated memory: 196.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 196.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 197.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 197.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 198.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 198.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 199.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 200.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 201.864 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 277.180 ; gain = 184.773
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 62.011 seconds; peak allocated memory: 201.864 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.715 ; gain = 98.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.715 ; gain = 98.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.715 ; gain = 98.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.715 ; gain = 98.379
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.715 ; gain = 98.379
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 188.715 ; gain = 98.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.745 seconds; current allocated memory: 106.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 107.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 188.715 ; gain = 98.379
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 58.538 seconds; peak allocated memory: 109.075 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.750 ; gain = 95.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 187.750 ; gain = 95.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.207 ; gain = 95.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 209.574 ; gain = 117.176
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 242.402 ; gain = 150.004
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 256.402 ; gain = 164.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.267 seconds; current allocated memory: 196.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 196.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 197.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 197.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 198.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 198.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 199.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 200.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 201.864 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 276.797 ; gain = 184.398
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 62.012 seconds; peak allocated memory: 201.864 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.566 ; gain = 97.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.566 ; gain = 97.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.887 ; gain = 97.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 199.488 ; gain = 108.227
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 232.496 ; gain = 141.234
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 246.496 ; gain = 155.234
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.745 seconds; current allocated memory: 186.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 186.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 186.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 187.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 187.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 188.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 189.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 190.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 191.529 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.504 ; gain = 175.242
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.428 seconds; peak allocated memory: 191.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.332 ; gain = 97.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.332 ; gain = 97.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.332 ; gain = 97.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.332 ; gain = 97.840
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 188.332 ; gain = 97.840
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 188.332 ; gain = 97.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.042 seconds; current allocated memory: 106.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 107.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 108.980 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 188.332 ; gain = 97.840
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 58.64 seconds; peak allocated memory: 108.980 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.117 ; gain = 97.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.117 ; gain = 97.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 189.000 ; gain = 98.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 199.469 ; gain = 109.344
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.547 ; gain = 141.422
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 245.539 ; gain = 155.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.773 seconds; current allocated memory: 186.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 186.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 186.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 187.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 187.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 188.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 190.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 191.529 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.711 ; gain = 176.586
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.428 seconds; peak allocated memory: 191.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.074 ; gain = 98.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.074 ; gain = 98.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 189.457 ; gain = 100.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.434 ; gain = 109.992
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.906 ; gain = 142.465
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 245.895 ; gain = 156.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.768 seconds; current allocated memory: 186.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 186.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 186.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 187.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 188.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 189.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 189.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 191.474 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.441 ; gain = 177.000
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.435 seconds; peak allocated memory: 191.474 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.207 ; gain = 97.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.207 ; gain = 97.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.609 ; gain = 98.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 199.500 ; gain = 109.238
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.867 ; gain = 141.605
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 246.859 ; gain = 156.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.302 seconds; current allocated memory: 185.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 186.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 186.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 187.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 187.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 188.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 189.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 189.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 191.489 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 266.219 ; gain = 175.957
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 62.126 seconds; peak allocated memory: 191.489 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.449 ; gain = 96.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.449 ; gain = 96.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.453 ; gain = 96.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 198.777 ; gain = 106.422
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.199 ; gain = 138.844
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 247.184 ; gain = 154.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.374 seconds; current allocated memory: 186.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 186.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 186.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 187.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 188.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 189.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 189.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 191.483 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 266.090 ; gain = 173.734
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.965 seconds; peak allocated memory: 191.483 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.320 ; gain = 98.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.320 ; gain = 98.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.965 ; gain = 98.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 199.590 ; gain = 109.352
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 232.289 ; gain = 142.051
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 246.281 ; gain = 156.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.385 seconds; current allocated memory: 185.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 185.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 186.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 186.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 186.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 187.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 187.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 188.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 189.781 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 263.203 ; gain = 172.965
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.359 seconds; peak allocated memory: 189.781 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.918 ; gain = 97.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.918 ; gain = 97.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 189.215 ; gain = 98.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.762 ; gain = 109.172
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 232.375 ; gain = 141.785
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 247.367 ; gain = 156.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.549 seconds; current allocated memory: 185.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 185.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 186.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 186.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 187.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 187.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 188.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 188.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 189.876 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 262.375 ; gain = 171.785
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.345 seconds; peak allocated memory: 189.876 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.813 ; gain = 99.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.813 ; gain = 99.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.813 ; gain = 99.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 198.734 ; gain = 109.227
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 230.758 ; gain = 141.250
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 244.754 ; gain = 155.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.192 seconds; current allocated memory: 184.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 185.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 185.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 185.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 186.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 186.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 187.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 188.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 189.072 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:59 . Memory (MB): peak = 261.859 ; gain = 172.352
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.951 seconds; peak allocated memory: 189.072 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.461 ; gain = 98.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.461 ; gain = 98.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 189.254 ; gain = 98.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 199.090 ; gain = 108.672
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 231.852 ; gain = 141.434
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 245.848 ; gain = 155.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.087 seconds; current allocated memory: 186.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 186.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 186.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 187.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 187.749 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 188.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 189.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 189.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.043 seconds; current allocated memory: 191.389 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 266.129 ; gain = 175.711
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 62.937 seconds; peak allocated memory: 191.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.395 ; gain = 98.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.395 ; gain = 98.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 189.191 ; gain = 99.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 198.449 ; gain = 108.359
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.188 ; gain = 141.098
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 246.180 ; gain = 156.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.415 seconds; current allocated memory: 184.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 185.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 185.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 185.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 186.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 186.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 187.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 188.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 189.072 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 261.672 ; gain = 171.582
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.436 seconds; peak allocated memory: 189.072 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.414 ; gain = 98.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.414 ; gain = 98.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 190.168 ; gain = 100.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.938 ; gain = 110.113
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.973 ; gain = 142.148
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 245.969 ; gain = 156.145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.793 seconds; current allocated memory: 185.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 186.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 186.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 187.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 187.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 188.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 188.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/medium_state' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.032 seconds; current allocated memory: 189.981 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:01 . Memory (MB): peak = 262.797 ; gain = 172.973
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.995 seconds; peak allocated memory: 189.981 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.383 ; gain = 99.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.383 ; gain = 99.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 189.383 ; gain = 99.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.160 ; gain = 109.250
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.648 ; gain = 141.738
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 245.641 ; gain = 155.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.742 seconds; current allocated memory: 186.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 186.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 186.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 187.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 188.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 190.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 191.565 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.488 ; gain = 176.578
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.429 seconds; peak allocated memory: 191.565 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.742 ; gain = 98.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.742 ; gain = 98.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.742 ; gain = 98.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 199.582 ; gain = 109.258
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 232.676 ; gain = 142.352
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 246.672 ; gain = 156.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.804 seconds; current allocated memory: 186.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 186.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 186.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 187.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 187.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 188.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 190.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 191.565 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 267.086 ; gain = 176.762
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.483 seconds; peak allocated memory: 191.565 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.070 ; gain = 95.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.070 ; gain = 95.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.070 ; gain = 95.637
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.070 ; gain = 95.637
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.070 ; gain = 95.637
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.070 ; gain = 95.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.538 seconds; current allocated memory: 106.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 107.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 109.216 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 188.070 ; gain = 95.637
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 56.19 seconds; peak allocated memory: 109.216 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.000 ; gain = 98.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.000 ; gain = 98.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.223 ; gain = 98.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 210.789 ; gain = 121.270
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 241.977 ; gain = 152.457
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 255.980 ; gain = 166.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.11 seconds; current allocated memory: 196.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 196.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 197.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 197.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 198.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 198.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 199.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 200.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 201.916 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 277.156 ; gain = 187.637
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.801 seconds; peak allocated memory: 201.916 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.652 ; gain = 98.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.652 ; gain = 98.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.906 ; gain = 98.348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 211.410 ; gain = 120.852
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 242.508 ; gain = 151.949
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 258.391 ; gain = 167.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.341 seconds; current allocated memory: 196.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 196.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 197.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 197.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 198.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 198.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 199.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 200.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 201.866 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 277.012 ; gain = 186.453
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 66.404 seconds; peak allocated memory: 201.866 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.574 ; gain = 99.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.574 ; gain = 99.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.574 ; gain = 99.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.574 ; gain = 99.082
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.574 ; gain = 99.082
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.574 ; gain = 99.082
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.52 seconds; current allocated memory: 106.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 107.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 109.075 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 188.574 ; gain = 99.082
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 56.169 seconds; peak allocated memory: 109.075 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.992 ; gain = 97.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.992 ; gain = 97.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.332 ; gain = 98.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 211.051 ; gain = 120.484
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 243.418 ; gain = 152.852
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 257.410 ; gain = 166.844
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.952 seconds; current allocated memory: 196.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 196.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 197.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 197.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 198.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 198.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 199.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 200.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Global array 'edca_queues' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 201.869 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 277.852 ; gain = 187.285
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.624 seconds; peak allocated memory: 201.869 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.152 ; gain = 98.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.152 ; gain = 98.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.152 ; gain = 98.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.152 ; gain = 98.602
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.152 ; gain = 98.602
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.152 ; gain = 98.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.921 seconds; current allocated memory: 106.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 107.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 108.981 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 188.152 ; gain = 98.602
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 56.474 seconds; peak allocated memory: 108.981 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.504 ; gain = 98.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.504 ; gain = 98.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.504 ; gain = 98.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 199.641 ; gain = 109.965
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 231.625 ; gain = 141.949
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 245.621 ; gain = 155.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.2 seconds; current allocated memory: 186.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 186.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 186.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 187.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 187.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 188.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 189.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 190.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.994 seconds; current allocated memory: 191.487 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.141 ; gain = 176.465
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.893 seconds; peak allocated memory: 191.487 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.859 ; gain = 98.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.859 ; gain = 98.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.859 ; gain = 98.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.859 ; gain = 98.883
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.859 ; gain = 98.883
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.859 ; gain = 98.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.059 seconds; current allocated memory: 106.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 107.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 108.981 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 188.859 ; gain = 98.883
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 56.569 seconds; peak allocated memory: 108.981 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.316 ; gain = 98.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.316 ; gain = 98.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 190.133 ; gain = 100.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
WARNING: [SYNCHK 200-77] The top function 'start_backoff_vo' (fyp/edca.c:303) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 199.992 ; gain = 110.605
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 230.438 ; gain = 141.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 230.438 ; gain = 141.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'start_backoff_vo' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.724 seconds; current allocated memory: 162.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 162.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'start_backoff_vo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'start_backoff_vo/invoke_reason' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'start_backoff_vo' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'CW_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'start_backoff_vo_mul_mul_17ns_17ns_32_1_1' to 'start_backoff_vo_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'start_backoff_vo_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'start_backoff_vo'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 163.043 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 247.320 ; gain = 157.934
INFO: [VHDL 208-304] Generating VHDL RTL for start_backoff_vo.
INFO: [VLOG 209-307] Generating Verilog RTL for start_backoff_vo.
INFO: [HLS 200-112] Total elapsed time: 55.322 seconds; peak allocated memory: 163.043 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.410 ; gain = 95.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.410 ; gain = 95.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.410 ; gain = 95.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.410 ; gain = 95.996
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.410 ; gain = 95.996
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.410 ; gain = 95.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.774 seconds; current allocated memory: 101.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 101.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 101.809 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 188.410 ; gain = 95.996
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.961 seconds; peak allocated memory: 101.809 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.113 ; gain = 97.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.113 ; gain = 97.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.113 ; gain = 97.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.113 ; gain = 97.848
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.113 ; gain = 97.848
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.113 ; gain = 97.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.372 seconds; current allocated memory: 101.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 101.809 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 188.113 ; gain = 97.848
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 54.316 seconds; peak allocated memory: 101.809 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.035 ; gain = 97.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.035 ; gain = 97.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.035 ; gain = 97.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.035 ; gain = 97.660
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.035 ; gain = 97.660
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.035 ; gain = 97.660
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'random_int_gen' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.14 seconds; current allocated memory: 101.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 101.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'random_int_gen/state' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'random_int_gen' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'random_int_gen_fmul_32ns_32ns_32_4_max_dsp_1' to 'random_int_gen_fmbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_uitofp_32ns_32_6_1' to 'random_int_gen_uicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'random_int_gen_mul_mul_17ns_17ns_32_1_1' to 'random_int_gen_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_fmbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'random_int_gen_uicud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 101.809 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 117.49 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.035 ; gain = 97.660
INFO: [VHDL 208-304] Generating VHDL RTL for random_int_gen.
INFO: [VLOG 209-307] Generating Verilog RTL for random_int_gen.
INFO: [HLS 200-112] Total elapsed time: 53.118 seconds; peak allocated memory: 101.809 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-330] Aborting co-simulation: top function 'random_int_gen' is not invoked in the test bench.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.262 ; gain = 98.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.262 ; gain = 98.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.262 ; gain = 98.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.262 ; gain = 98.777
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.262 ; gain = 98.777
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.262 ; gain = 98.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.542 seconds; current allocated memory: 106.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 107.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 108.981 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 188.262 ; gain = 98.777
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 56.025 seconds; peak allocated memory: 108.981 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.238 ; gain = 98.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.238 ; gain = 98.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.238 ; gain = 98.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.238 ; gain = 98.656
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.238 ; gain = 98.656
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.238 ; gain = 98.656
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.603 seconds; current allocated memory: 106.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 107.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 108.965 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 188.238 ; gain = 98.656
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 56.091 seconds; peak allocated memory: 108.965 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.504 ; gain = 98.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.504 ; gain = 98.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.484 ; gain = 99.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 198.965 ; gain = 108.781
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.457 ; gain = 141.273
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 245.449 ; gain = 155.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.68 seconds; current allocated memory: 186.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 186.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 186.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 187.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 187.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 188.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 189.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 190.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 191.487 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.117 ; gain = 175.934
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.294 seconds; peak allocated memory: 191.487 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 188.246 ; gain = 98.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 188.246 ; gain = 98.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.246 ; gain = 98.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.246 ; gain = 98.039
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.246 ; gain = 98.039
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.246 ; gain = 98.039
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.2 seconds; current allocated memory: 106.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 107.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 109.026 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 188.246 ; gain = 98.039
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 54.681 seconds; peak allocated memory: 109.026 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.871 ; gain = 98.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 187.871 ; gain = 98.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.770 ; gain = 99.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 198.605 ; gain = 108.848
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 231.063 ; gain = 141.305
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 247.051 ; gain = 157.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.712 seconds; current allocated memory: 186.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 186.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 186.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 187.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 187.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 188.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 189.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 190.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 191.623 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 266.938 ; gain = 177.180
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.313 seconds; peak allocated memory: 191.623 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.156 ; gain = 95.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.156 ; gain = 95.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.297 ; gain = 95.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.266 ; gain = 106.816
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 231.699 ; gain = 139.250
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 245.691 ; gain = 153.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.044 seconds; current allocated memory: 186.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 186.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 186.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 187.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 187.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 188.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 189.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 190.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.029 seconds; current allocated memory: 191.608 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.809 ; gain = 174.359
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.716 seconds; peak allocated memory: 191.608 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.203 ; gain = 98.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.203 ; gain = 98.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.203 ; gain = 98.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.203 ; gain = 98.859
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.203 ; gain = 98.859
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.203 ; gain = 98.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.16 seconds; current allocated memory: 106.130 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 107.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.707 seconds; current allocated memory: 109.048 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 188.203 ; gain = 98.859
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 56.764 seconds; peak allocated memory: 109.048 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.566 ; gain = 98.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.566 ; gain = 98.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.566 ; gain = 98.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.566 ; gain = 98.172
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.566 ; gain = 98.172
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.566 ; gain = 98.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.452 seconds; current allocated memory: 106.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 107.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 109.139 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 188.566 ; gain = 98.172
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 62.268 seconds; peak allocated memory: 109.139 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.789 ; gain = 96.328
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.789 ; gain = 96.328
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 189.121 ; gain = 96.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.371 ; gain = 106.910
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:344) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:333) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:311) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 231.816 ; gain = 139.355
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:56:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:69:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:82:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:95:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 245.809 ; gain = 153.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.391 seconds; current allocated memory: 186.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 186.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 187.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 187.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 188.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 189.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 190.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 191.687 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.465 ; gain = 174.004
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.245 seconds; peak allocated memory: 191.687 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.020 ; gain = 97.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.020 ; gain = 97.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 190.492 ; gain = 99.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 201.711 ; gain = 110.953
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.348 ; gain = 140.590
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 247.332 ; gain = 156.574
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.685 seconds; current allocated memory: 186.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 186.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 187.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 187.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 187.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 188.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 189.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 190.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.036 seconds; current allocated memory: 191.718 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.578 ; gain = 175.820
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.427 seconds; peak allocated memory: 191.718 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.246 ; gain = 95.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.246 ; gain = 95.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.535 ; gain = 96.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 200.047 ; gain = 107.488
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.852 ; gain = 139.293
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 245.852 ; gain = 153.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.588 seconds; current allocated memory: 186.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 186.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 187.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 187.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 187.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 188.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 189.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 190.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 191.718 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.152 ; gain = 173.594
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.261 seconds; peak allocated memory: 191.718 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.668 ; gain = 97.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 187.668 ; gain = 97.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.082 ; gain = 97.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 199.543 ; gain = 109.070
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.762 ; gain = 141.289
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 245.758 ; gain = 155.285
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.026 seconds; current allocated memory: 186.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 186.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 187.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 187.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 187.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 188.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 189.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 190.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 191.718 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.789 ; gain = 176.316
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.603 seconds; peak allocated memory: 191.718 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.277 ; gain = 95.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.277 ; gain = 95.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 191.824 ; gain = 99.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 200.164 ; gain = 107.699
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 232.105 ; gain = 139.641
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 246.102 ; gain = 153.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.324 seconds; current allocated memory: 186.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 186.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 187.063 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 187.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 187.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 188.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 189.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 190.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 191.715 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:03 . Memory (MB): peak = 266.645 ; gain = 174.180
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 63.011 seconds; peak allocated memory: 191.715 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.367 ; gain = 98.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.367 ; gain = 98.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 188.930 ; gain = 99.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 199.344 ; gain = 109.613
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 232.852 ; gain = 143.121
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 247.848 ; gain = 158.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.469 seconds; current allocated memory: 186.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 186.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 187.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 187.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 187.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 188.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 189.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 190.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.964 seconds; current allocated memory: 191.718 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 267.059 ; gain = 177.328
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.091 seconds; peak allocated memory: 191.718 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.238 ; gain = 95.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.238 ; gain = 95.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.824 ; gain = 97.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 198.969 ; gain = 106.512
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.715 ; gain = 139.258
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 245.711 ; gain = 153.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.571 seconds; current allocated memory: 186.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 186.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 187.060 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 187.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 187.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 188.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 189.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 190.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 191.716 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.383 ; gain = 173.926
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.202 seconds; peak allocated memory: 191.716 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.820 ; gain = 95.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 187.820 ; gain = 95.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.418 ; gain = 96.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.871 ; gain = 107.383
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.406 ; gain = 138.918
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 245.406 ; gain = 152.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.455 seconds; current allocated memory: 186.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 186.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 187.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 187.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 187.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 188.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 189.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 190.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 191.716 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.801 ; gain = 174.313
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.102 seconds; peak allocated memory: 191.716 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.063 ; gain = 98.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.063 ; gain = 98.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.598 ; gain = 99.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.676 ; gain = 110.605
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.758 ; gain = 142.688
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 246.750 ; gain = 157.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.692 seconds; current allocated memory: 186.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 186.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 187.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 187.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 187.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 188.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 189.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 190.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 191.716 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.508 ; gain = 177.438
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.298 seconds; peak allocated memory: 191.716 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.234 ; gain = 95.738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.234 ; gain = 95.738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:41).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:54).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:67).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.688 ; gain = 96.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 199.016 ; gain = 106.520
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 231.816 ; gain = 139.320
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 238.777 ; gain = 146.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.829 seconds; current allocated memory: 176.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 176.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 177.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 178.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 179.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_edca_queues' to 'ma_unitdatax_requbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 181.212 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 256.078 ; gain = 163.582
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.883 seconds; peak allocated memory: 181.212 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.250 ; gain = 98.848
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 188.250 ; gain = 98.848
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:41).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:54).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:67).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 190.063 ; gain = 100.660
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 199.570 ; gain = 110.168
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 232.273 ; gain = 142.871
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 237.242 ; gain = 147.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.905 seconds; current allocated memory: 176.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 176.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 177.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 178.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 179.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_edca_queues' to 'ma_unitdatax_requbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.007 seconds; current allocated memory: 181.212 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:59 . Memory (MB): peak = 255.766 ; gain = 166.363
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 58.874 seconds; peak allocated memory: 181.212 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.461 ; gain = 98.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.461 ; gain = 98.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 189.223 ; gain = 99.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 200.238 ; gain = 110.258
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.715 ; gain = 141.734
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 245.715 ; gain = 155.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.894 seconds; current allocated memory: 186.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 186.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 187.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 187.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 187.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 188.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 189.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 190.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 191.715 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 266.563 ; gain = 176.582
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.633 seconds; peak allocated memory: 191.715 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.523 ; gain = 96.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:52 . Memory (MB): peak = 188.523 ; gain = 96.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 188.723 ; gain = 96.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 199.852 ; gain = 107.418
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 232.012 ; gain = 139.578
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 246.012 ; gain = 153.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.989 seconds; current allocated memory: 186.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 186.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 187.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 187.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 187.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 188.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 189.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 190.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.035 seconds; current allocated memory: 191.715 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 266.891 ; gain = 174.457
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.733 seconds; peak allocated memory: 191.715 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
WARNING: [HLS 200-40] In file included from fyp/edca.c:1:
fyp/edca.c:312:46: warning: passing 'volatile uint32 *' to parameter of type 'uint32 *' discards qualifiers [-Wincompatible-pointer-types]
 vo_backoff_counter = CW_vo * random_int_gen(&rand_state);
                                             ^~~~~~~~~~~
fyp/r_n_g.h:6:30: note: passing argument to parameter 'state' here
float random_int_gen(uint32 *state);
                             ^
In file included from fyp/edca.c:1:
fyp/edca.c:323:46: warning: passing 'volatile uint32 *' to parameter of type 'uint32 *' discards qualifiers [-Wincompatible-pointer-types]
 vi_backoff_counter = CW_vi * random_int_gen(&rand_state);
                                             ^~~~~~~~~~~
fyp/r_n_g.h:6:30: note: passing argument to parameter 'state' here
float random_int_gen(uint32 *state);
                             ^
In file included from fyp/edca.c:1:
fyp/edca.c:334:46: warning: passing 'volatile uint32 *' to parameter of type 'uint32 *' discards qualifiers [-Wincompatible-pointer-types]
 be_backoff_counter = CW_be * random_int_gen(&rand_state);
                                             ^~~~~~~~~~~
fyp/r_n_g.h:6:30: note: passing argument to parameter 'state' here
float random_int_gen(uint32 *state);
                             ^
In file included from fyp/edca.c:1:
fyp/edca.c:345:46: warning: passing 'volatile uint32 *' to parameter of type 'uint32 *' discards qualifiers [-Wincompatible-pointer-types]
 bk_backoff_counter = CW_bk * random_int_gen(&rand_state);
                                             ^~~~~~~~~~~
fyp/r_n_g.h:6:30: note: passing argument to parameter 'state' here
float random_int_gen(uint32 *state);
                             ^
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.191 ; gain = 98.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.191 ; gain = 98.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 190.348 ; gain = 100.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.563 ; gain = 109.621
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 232.215 ; gain = 142.273
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 246.215 ; gain = 156.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.944 seconds; current allocated memory: 186.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 186.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'enqueue_dequeue_fram' consists of the following:
	'load' operation ('write_pointer_bk_loa', fyp/edca.c:57) on static variable 'write_pointer_bk' [159]  (0 ns)
	'mul' operation of DSP[162] ('mul_ln57', fyp/edca.c:57) [161]  (3.36 ns)
	'add' operation of DSP[162] ('add_ln57', fyp/edca.c:57) [162]  (3.82 ns)
	'getelementptr' operation ('edca_queues_addr', fyp/edca.c:57) [164]  (0 ns)
	'store' operation ('edca_queues_addr_write_ln57', fyp/edca.c:57) of variable 'inout_frame_load', fyp/edca.c:57 on array 'edca_queues' [165]  (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 187.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 187.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 188.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 189.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 189.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_muladd_2ns_8ns_7ns_9_1_1' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requcud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 190.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requfYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 192.131 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 95.81 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 268.254 ; gain = 178.313
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 61.828 seconds; peak allocated memory: 192.131 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.398 ; gain = 98.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 188.398 ; gain = 98.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 188.887 ; gain = 99.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 199.063 ; gain = 109.258
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 232.516 ; gain = 142.711
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 247.512 ; gain = 157.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.01 seconds; current allocated memory: 186.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 186.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 187.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 187.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 187.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 188.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 189.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 190.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 191.715 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 267.371 ; gain = 177.566
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.764 seconds; peak allocated memory: 191.715 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.262 ; gain = 98.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 188.262 ; gain = 98.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 189.133 ; gain = 99.035
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 199.613 ; gain = 109.516
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 231.867 ; gain = 141.770
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 245.867 ; gain = 155.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.083 seconds; current allocated memory: 186.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 186.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 187.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 187.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 188.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 188.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 189.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 190.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.018 seconds; current allocated memory: 191.755 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 266.836 ; gain = 176.738
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 60.97 seconds; peak allocated memory: 191.755 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.828 ; gain = 95.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 187.828 ; gain = 95.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 189.078 ; gain = 96.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:7) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 200.160 ; gain = 107.688
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 232.145 ; gain = 139.672
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:57 . Memory (MB): peak = 246.141 ; gain = 153.668
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.789 seconds; current allocated memory: 186.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 186.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 187.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 187.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 187.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 188.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 189.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 190.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.002 seconds; current allocated memory: 191.752 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 266.898 ; gain = 174.426
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 62.517 seconds; peak allocated memory: 191.752 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 187.938 ; gain = 95.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 187.938 ; gain = 95.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 188.590 ; gain = 96.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 199.625 ; gain = 107.195
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 231.961 ; gain = 139.531
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 246.953 ; gain = 154.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.584 seconds; current allocated memory: 186.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 186.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 186.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 187.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 187.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 188.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 189.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 190.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.044 seconds; current allocated memory: 191.561 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:07 . Memory (MB): peak = 265.551 ; gain = 173.121
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 66.884 seconds; peak allocated memory: 191.561 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.141 ; gain = 96.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 188.141 ; gain = 96.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 188.918 ; gain = 97.371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 199.922 ; gain = 108.375
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:44) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:83) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 231.250 ; gain = 139.703
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:35:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 245.242 ; gain = 153.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.567 seconds; current allocated memory: 186.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 186.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 186.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 187.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 187.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 188.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 189.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 190.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 191.564 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 266.555 ; gain = 175.008
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 59.447 seconds; peak allocated memory: 191.564 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 188.828 ; gain = 96.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 188.828 ; gain = 96.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 189.137 ; gain = 96.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 199.906 ; gain = 107.438
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 232.332 ; gain = 139.863
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 255.359 ; gain = 162.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.943 seconds; current allocated memory: 195.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 195.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 196.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 196.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 197.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 197.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 198.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 198.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 199.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 200.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 200.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.049 seconds; current allocated memory: 202.379 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:13 . Memory (MB): peak = 278.883 ; gain = 186.414
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 72.87 seconds; peak allocated memory: 202.379 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 188.984 ; gain = 99.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 188.984 ; gain = 99.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.984 ; gain = 99.281
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_status_indication' (fyp/MA_UNITDATAX_STATUS_indication.c:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.984 ; gain = 99.281
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.984 ; gain = 99.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.984 ; gain = 99.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_status_indication' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.305 seconds; current allocated memory: 101.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 101.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/trans_sts' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/provided_priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/provided_s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_status_indication' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/provided_priority' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/provided_s_class' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_indication'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 102.168 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 472.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 188.984 ; gain = 99.281
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_status_indication.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_status_indication.
INFO: [HLS 200-112] Total elapsed time: 65.606 seconds; peak allocated memory: 102.168 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.375 ; gain = 98.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.375 ; gain = 98.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 98.336
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_status_indication' (fyp/MA_UNITDATAX_STATUS_indication.c:10) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 98.336
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 98.336
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.375 ; gain = 98.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_status_indication' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.294 seconds; current allocated memory: 101.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/trans_sts' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/provided_priority' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_status_indication/provided_s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_status_indication' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_status_indication/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/provided_priority' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_status_indication/provided_s_class' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_indication'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 102.155 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 472.81 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 188.375 ; gain = 98.336
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_status_indication.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_status_indication.
INFO: [HLS 200-112] Total elapsed time: 59.135 seconds; peak allocated memory: 102.155 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.734 ; gain = 99.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.734 ; gain = 99.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 189.711 ; gain = 100.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 200.492 ; gain = 111.094
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 233.113 ; gain = 143.715
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 257.125 ; gain = 167.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.642 seconds; current allocated memory: 196.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 196.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 196.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 196.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 197.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 197.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 198.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 199.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 199.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 200.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 200.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.055 seconds; current allocated memory: 202.505 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:07 . Memory (MB): peak = 279.332 ; gain = 189.934
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 67.551 seconds; peak allocated memory: 202.505 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 189.438 ; gain = 97.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 189.438 ; gain = 97.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 190.094 ; gain = 97.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 199.785 ; gain = 107.348
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 232.824 ; gain = 140.387
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 255.258 ; gain = 162.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.915 seconds; current allocated memory: 196.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 196.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 196.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 196.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 197.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 197.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 198.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 199.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 199.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 200.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 200.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 202.502 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:07 . Memory (MB): peak = 278.793 ; gain = 186.355
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 66.641 seconds; peak allocated memory: 202.502 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.328 ; gain = 95.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.328 ; gain = 95.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 188.809 ; gain = 96.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 199.988 ; gain = 107.578
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:69) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 232.563 ; gain = 140.152
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:66:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:73:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 255.484 ; gain = 163.074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.702 seconds; current allocated memory: 196.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 196.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 196.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 196.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 197.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 197.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 198.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 199.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 199.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 200.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 200.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 1.041 seconds; current allocated memory: 202.505 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 278.977 ; gain = 186.566
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 66.389 seconds; peak allocated memory: 202.505 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 188.555 ; gain = 98.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 188.555 ; gain = 98.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 188.555 ; gain = 98.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.555 ; gain = 98.301
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.555 ; gain = 98.301
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 188.555 ; gain = 98.301
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.674 seconds; current allocated memory: 106.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 107.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 109.095 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:07 . Memory (MB): peak = 188.555 ; gain = 98.301
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 67.498 seconds; peak allocated memory: 109.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.430 ; gain = 98.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.430 ; gain = 98.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 188.430 ; gain = 98.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 188.430 ; gain = 98.020
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 188.430 ; gain = 98.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 188.430 ; gain = 98.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_header' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.874 seconds; current allocated memory: 101.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 102.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_header' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_header/frame_buffer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_header' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_header'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 102.472 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 228.28 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 188.430 ; gain = 98.020
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_header.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_header.
INFO: [HLS 200-112] Total elapsed time: 60.865 seconds; peak allocated memory: 102.472 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.652 ; gain = 98.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.652 ; gain = 98.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.652 ; gain = 98.688
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.652 ; gain = 98.688
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.652 ; gain = 98.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.652 ; gain = 98.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compose_mac_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.944 seconds; current allocated memory: 103.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 103.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/ftype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/fstype' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/seqnumber' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'compose_mac_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'compose_mac_frame' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 104.563 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.32 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 188.652 ; gain = 98.688
INFO: [VHDL 208-304] Generating VHDL RTL for compose_mac_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for compose_mac_frame.
INFO: [HLS 200-112] Total elapsed time: 60.2 seconds; peak allocated memory: 104.563 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 189.043 ; gain = 96.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 189.043 ; gain = 96.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 189.043 ; gain = 96.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 189.043 ; gain = 96.703
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 189.043 ; gain = 96.703
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:61:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:87:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 189.043 ; gain = 96.703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.269 seconds; current allocated memory: 106.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 107.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_vo' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_vi' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_be' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/available_spaces_bk' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 109.090 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 189.043 ; gain = 96.703
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 62.029 seconds; peak allocated memory: 109.090 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 189.199 ; gain = 99.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 189.199 ; gain = 99.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 189.582 ; gain = 99.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:348) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:348) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:320) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:306) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:306) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 200.934 ; gain = 111.207
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:348) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:306) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:99) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 233.254 ; gain = 143.527
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:43:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:47:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:61:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:87:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 257.273 ; gain = 167.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.584 seconds; current allocated memory: 196.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 196.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 196.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 196.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 197.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 197.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 198.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 199.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 199.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 200.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 200.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 202.528 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:13 . Memory (MB): peak = 278.961 ; gain = 189.234
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 72.634 seconds; peak allocated memory: 202.528 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 189.402 ; gain = 100.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 189.402 ; gain = 100.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 192.738 ; gain = 103.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:348) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:348) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:320) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:306) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:306) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 203.410 ; gain = 114.168
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:348) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:320) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:306) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:57) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:85) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:99) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 232.973 ; gain = 143.730
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:43:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:47:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:48:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:61:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:74:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:87:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 255.996 ; gain = 166.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.873 seconds; current allocated memory: 196.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 196.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 196.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 196.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 197.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 197.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 198.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 199.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 199.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 200.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 200.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.888 seconds; current allocated memory: 202.528 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:07 . Memory (MB): peak = 279.895 ; gain = 190.652
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 67.275 seconds; peak allocated memory: 202.528 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.938 ; gain = 98.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.938 ; gain = 98.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.938 ; gain = 98.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.938 ; gain = 98.242
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.938 ; gain = 98.242
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.938 ; gain = 98.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'enqueue_dequeue_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.317 seconds; current allocated memory: 106.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 107.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/operation' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/ac' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/inout_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_d_rate' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'enqueue_dequeue_frame/io_tx_pwr_lvl' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'enqueue_dequeue_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bk_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'be_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vi_tx_pwr_lvl_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_data_rate_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vo_tx_pwr_lvl_3' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_7_1_1' to 'enqueue_dequeue_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_frame_mux_42_4_1_1' to 'enqueue_dequeue_fdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fcud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'enqueue_dequeue_fdEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 109.076 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 188.938 ; gain = 98.242
INFO: [VHDL 208-304] Generating VHDL RTL for enqueue_dequeue_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for enqueue_dequeue_frame.
INFO: [HLS 200-112] Total elapsed time: 61.061 seconds; peak allocated memory: 109.076 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.797 ; gain = 98.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.797 ; gain = 98.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 190.734 ; gain = 100.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 200.449 ; gain = 110.145
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 232.902 ; gain = 142.598
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 257.809 ; gain = 167.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.836 seconds; current allocated memory: 196.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 196.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 196.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 197.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 197.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 197.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 198.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 199.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 199.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 200.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 201.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requeOg': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.901 seconds; current allocated memory: 202.606 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.28 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 279.234 ; gain = 188.930
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 66.293 seconds; peak allocated memory: 202.606 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.723 ; gain = 97.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.723 ; gain = 97.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 190.305 ; gain = 98.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 200.813 ; gain = 109.406
INFO: [XFORM 203-102] Partitioning array 'my_mac.mac' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i7P.i2' into 'enqueue_dequeue_frame' (fyp/edca.c:154).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i4P.i2' into 'enqueue_dequeue_frame' (fyp/edca.c:155).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 233.309 ; gain = 141.902
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 265.262 ; gain = 173.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.714 seconds; current allocated memory: 204.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 204.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 204.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 204.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 204.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 205.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 205.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 205.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 205.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 205.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 206.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 206.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 206.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 207.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 207.918 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:05 . Memory (MB): peak = 280.473 ; gain = 189.066
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 65.181 seconds; peak allocated memory: 207.918 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.914 ; gain = 99.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 188.914 ; gain = 99.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 189.211 ; gain = 99.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 200.852 ; gain = 111.348
INFO: [XFORM 203-102] Partitioning array 'my_mac.mac' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:59 . Memory (MB): peak = 233.438 ; gain = 143.934
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 267.355 ; gain = 177.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.273 seconds; current allocated memory: 206.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 206.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 207.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 207.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 208.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 208.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 209.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 210.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 210.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 211.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 211.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 212.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 213.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mudEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 215.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.409 seconds; current allocated memory: 216.401 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:09 . Memory (MB): peak = 295.586 ; gain = 206.082
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 69.101 seconds; peak allocated memory: 216.401 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.434 ; gain = 96.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.434 ; gain = 96.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 190.055 ; gain = 97.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 200.422 ; gain = 108.063
INFO: [XFORM 203-102] Partitioning array 'my_mac.mac' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 233.688 ; gain = 141.328
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:14:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 266.742 ; gain = 174.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.519 seconds; current allocated memory: 206.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 206.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 207.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 207.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 208.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 209.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 209.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 210.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 210.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 211.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 211.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.488 seconds; current allocated memory: 212.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 213.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mudEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 215.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/source_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/source_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.487 seconds; current allocated memory: 216.450 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:18 . Memory (MB): peak = 295.711 ; gain = 203.352
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 78.05 seconds; peak allocated memory: 216.450 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.750 ; gain = 99.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.750 ; gain = 99.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 189.605 ; gain = 100.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 201.113 ; gain = 112.035
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 233.793 ; gain = 144.715
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:14:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 277.355 ; gain = 188.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.267 seconds; current allocated memory: 216.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 216.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 216.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 217.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 217.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 218.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 218.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 219.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 219.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 219.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 220.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 220.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 221.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 222.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 223.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 224.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 225.316 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:10 . Memory (MB): peak = 304.957 ; gain = 215.879
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 70.322 seconds; peak allocated memory: 225.316 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.250 ; gain = 98.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.250 ; gain = 98.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:16).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:20).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:24).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:28).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:47).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:51).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:60).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:64).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:73).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:77).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:86).
INFO: [XFORM 203-603] Inlining function 'ma_unitdatax_status_indication' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:90).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'send_frame' (fyp/mac_layer.c:11).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:81).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:68).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:55).
INFO: [XFORM 203-603] Inlining function 'enqueue_dequeue_frame' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:42).
INFO: [XFORM 203-603] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323).
INFO: [XFORM 203-603] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334).
INFO: [XFORM 203-603] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345).
INFO: [XFORM 203-603] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 189.891 ; gain = 100.336
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 200.918 ; gain = 111.363
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i7P.i2' into 'send_frame' (fyp/edca.c:154->fyp/mac_layer.c:11).
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.4i4P.i2' into 'send_frame' (fyp/edca.c:155->fyp/mac_layer.c:11).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 233.738 ; gain = 144.184
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 247.734 ; gain = 158.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.65 seconds; current allocated memory: 187.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 187.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 188.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 189.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 189.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 189.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 190.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mudEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 192.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 193.519 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:08 . Memory (MB): peak = 269.641 ; gain = 180.086
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 68.177 seconds; peak allocated memory: 193.519 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.793 ; gain = 98.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.793 ; gain = 98.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 189.539 ; gain = 99.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:46) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:59) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:72) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 200.848 ; gain = 110.672
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:46) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:59) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:72) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:85) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 234.719 ; gain = 144.543
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:14:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:37:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 276.797 ; gain = 186.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.744 seconds; current allocated memory: 216.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 216.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 216.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 217.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 217.897 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 218.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 218.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 218.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 219.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 219.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 220.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 220.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 220.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 221.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 222.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 223.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 224.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.166 seconds; current allocated memory: 225.317 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:10 . Memory (MB): peak = 304.871 ; gain = 214.695
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 69.954 seconds; peak allocated memory: 225.317 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.848 ; gain = 96.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 188.848 ; gain = 96.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 193.137 ; gain = 100.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 201.766 ; gain = 109.336
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 234.813 ; gain = 142.383
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:14:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 276.891 ; gain = 184.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.179 seconds; current allocated memory: 216.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 216.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 216.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 217.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 217.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 218.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 218.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 218.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 219.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 219.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 219.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 220.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 220.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 221.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 222.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 223.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 224.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.101 seconds; current allocated memory: 225.285 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:10 . Memory (MB): peak = 304.680 ; gain = 212.250
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 70.087 seconds; peak allocated memory: 225.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.680 ; gain = 96.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 188.680 ; gain = 96.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 189.895 ; gain = 97.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 200.191 ; gain = 107.750
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function 'random_int_gen' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 233.406 ; gain = 140.965
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:14:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:02 . Memory (MB): peak = 267.441 ; gain = 175.000
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.119 seconds; current allocated memory: 206.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 207.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 207.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 207.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 208.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 209.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 209.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 210.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 210.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 211.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 211.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 212.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 213.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mudEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.927 seconds; current allocated memory: 215.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 216.643 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:11 . Memory (MB): peak = 296.859 ; gain = 204.418
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 70.894 seconds; peak allocated memory: 216.643 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 189.559 ; gain = 97.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 189.559 ; gain = 97.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 189.559 ; gain = 97.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 189.559 ; gain = 97.117
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 189.559 ; gain = 97.117
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 189.559 ; gain = 97.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_cca_indication' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_cca_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.964 seconds; current allocated memory: 101.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 101.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_cca_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_cca_indication/m_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_cca_indication' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_cca_indication'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 101.306 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 600.96 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:13 . Memory (MB): peak = 189.559 ; gain = 97.117
INFO: [VHDL 208-304] Generating VHDL RTL for phy_cca_indication.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_cca_indication.
INFO: [HLS 200-112] Total elapsed time: 72.659 seconds; peak allocated memory: 101.306 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.844 ; gain = 96.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.844 ; gain = 96.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 188.844 ; gain = 96.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 188.844 ; gain = 96.406
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 188.844 ; gain = 96.406
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 188.844 ; gain = 96.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_cca_indication' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_cca_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.984 seconds; current allocated memory: 101.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 101.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_cca_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_cca_indication/m_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_cca_indication' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_cca_indication'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 101.275 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 600.96 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 188.844 ; gain = 96.406
INFO: [VHDL 208-304] Generating VHDL RTL for phy_cca_indication.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_cca_indication.
INFO: [HLS 200-112] Total elapsed time: 66.271 seconds; peak allocated memory: 101.275 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 189.066 ; gain = 96.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 189.066 ; gain = 96.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 189.398 ; gain = 96.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 200.594 ; gain = 108.176
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 233.801 ; gain = 141.383
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 266.348 ; gain = 173.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.303 seconds; current allocated memory: 205.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 205.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 205.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 206.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 206.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 207.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 207.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 207.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 207.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 208.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 208.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 209.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 210.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 210.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 211.529 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 287.063 ; gain = 194.645
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 75.453 seconds; peak allocated memory: 211.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.973 ; gain = 98.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.973 ; gain = 98.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 189.648 ; gain = 99.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 200.090 ; gain = 109.805
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 233.328 ; gain = 143.043
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 265.879 ; gain = 175.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.832 seconds; current allocated memory: 205.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 205.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 205.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 206.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 206.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 207.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 207.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 207.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 207.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 208.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 208.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 209.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 210.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 210.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 211.529 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:14 . Memory (MB): peak = 286.957 ; gain = 196.672
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 74.529 seconds; peak allocated memory: 211.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.699 ; gain = 99.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.699 ; gain = 99.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 189.707 ; gain = 100.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 200.453 ; gain = 111.164
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 233.555 ; gain = 144.266
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 265.617 ; gain = 176.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.076 seconds; current allocated memory: 205.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 205.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 205.921 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 206.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 206.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 207.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 207.244 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 207.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 207.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 208.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 208.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 209.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 210.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 210.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 211.529 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 287.613 ; gain = 198.324
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 74.899 seconds; peak allocated memory: 211.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 189.035 ; gain = 96.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:05 . Memory (MB): peak = 189.035 ; gain = 96.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 189.945 ; gain = 97.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 201.348 ; gain = 108.914
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:09 . Memory (MB): peak = 234.801 ; gain = 142.367
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:10 . Memory (MB): peak = 277.875 ; gain = 185.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.861 seconds; current allocated memory: 216.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 216.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 216.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 217.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 217.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 218.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 218.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 218.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 219.111 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 219.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 219.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 220.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 220.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 221.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 222.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 223.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 224.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.174 seconds; current allocated memory: 225.340 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:01:19 . Memory (MB): peak = 305.555 ; gain = 213.121
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 79.583 seconds; peak allocated memory: 225.340 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from fyp/MA_UNITDATAX_request.c:1:
fyp/MA_UNITDATAX_request.c:7:16: error: redefinition of 'medium_state' with a different type
volatile uint1 medium_state = 1;
               ^
fyp/common.h:40:14: note: previous definition is here
extern uint1 medium_state;
             ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 188.863 ; gain = 96.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 188.863 ; gain = 96.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 189.641 ; gain = 97.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 200.309 ; gain = 107.855
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 234.734 ; gain = 142.281
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:10 . Memory (MB): peak = 276.816 ; gain = 184.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.634 seconds; current allocated memory: 216.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 216.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 216.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 217.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 217.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 218.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 218.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 218.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 219.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 219.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 219.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 220.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 220.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 221.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 222.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 223.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 224.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.103 seconds; current allocated memory: 225.340 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:20 . Memory (MB): peak = 304.813 ; gain = 212.359
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 79.962 seconds; peak allocated memory: 225.340 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 189.262 ; gain = 96.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 189.262 ; gain = 96.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 189.809 ; gain = 97.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 200.660 ; gain = 108.203
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 234.402 ; gain = 141.945
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:08 . Memory (MB): peak = 266.953 ; gain = 174.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.899 seconds; current allocated memory: 206.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 206.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 206.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 207.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 207.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 208.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 209.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 209.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 209.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 210.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 210.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 211.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 212.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 213.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 214.827 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:16 . Memory (MB): peak = 292.996 ; gain = 200.539
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 75.805 seconds; peak allocated memory: 214.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 189.117 ; gain = 97.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 189.117 ; gain = 97.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 189.449 ; gain = 98.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 200.918 ; gain = 109.664
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 234.469 ; gain = 143.215
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 267.023 ; gain = 175.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.368 seconds; current allocated memory: 206.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 206.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 206.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 207.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 207.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 208.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 209.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 209.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 209.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 210.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 210.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 211.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 212.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 213.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.001 seconds; current allocated memory: 214.827 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:14 . Memory (MB): peak = 293.676 ; gain = 202.422
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 74.219 seconds; peak allocated memory: 214.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 189.125 ; gain = 98.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 189.125 ; gain = 98.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 190.848 ; gain = 100.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 200.777 ; gain = 110.438
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 234.398 ; gain = 144.059
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 267.441 ; gain = 177.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.395 seconds; current allocated memory: 206.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 206.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 206.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 207.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 207.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 208.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 209.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 209.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 209.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 210.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 210.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 211.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 212.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 213.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qdEe' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 214.816 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 133.29 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requbkb_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qdEe_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:14 . Memory (MB): peak = 293.188 ; gain = 202.848
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 74.193 seconds; peak allocated memory: 214.816 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 189.137 ; gain = 100.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 189.137 ; gain = 100.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 189.566 ; gain = 100.469
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 200.488 ; gain = 111.391
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 234.703 ; gain = 145.605
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:06 . Memory (MB): peak = 276.781 ; gain = 187.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.115 seconds; current allocated memory: 216.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 216.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 216.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 217.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 217.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 218.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 218.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 218.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 219.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 219.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 219.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 220.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 220.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 221.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 222.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 223.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 224.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.041 seconds; current allocated memory: 225.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:15 . Memory (MB): peak = 304.977 ; gain = 215.879
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 75.039 seconds; peak allocated memory: 225.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.813 ; gain = 96.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.813 ; gain = 96.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.813 ; gain = 96.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.813 ; gain = 96.367
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.813 ; gain = 96.367
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.813 ; gain = 96.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_cca_indication' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_cca_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.42 seconds; current allocated memory: 101.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 101.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_cca_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_cca_indication/m_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_cca_indication' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_cca_indication'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 101.297 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 600.96 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 188.813 ; gain = 96.367
INFO: [VHDL 208-304] Generating VHDL RTL for phy_cca_indication.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_cca_indication.
INFO: [HLS 200-112] Total elapsed time: 65.778 seconds; peak allocated memory: 101.297 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.980 ; gain = 98.789
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 188.980 ; gain = 98.789
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 189.871 ; gain = 99.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:9) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 201.000 ; gain = 110.809
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 233.598 ; gain = 143.406
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 266.637 ; gain = 176.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.788 seconds; current allocated memory: 205.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 205.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 205.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 206.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 206.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 207.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 207.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 207.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 207.726 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 208.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 208.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 209.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 210.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 210.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 211.517 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:15 . Memory (MB): peak = 287.711 ; gain = 197.520
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 74.597 seconds; peak allocated memory: 211.517 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.699 ; gain = 99.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 188.699 ; gain = 99.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 190.191 ; gain = 100.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 200.805 ; gain = 111.453
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 234.449 ; gain = 145.098
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 277.031 ; gain = 187.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.568 seconds; current allocated memory: 216.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 216.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 216.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 217.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 217.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 218.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 218.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 218.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 219.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 219.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 219.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 220.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 220.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 221.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 222.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 223.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 224.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 225.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:16 . Memory (MB): peak = 304.848 ; gain = 215.496
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 76.378 seconds; peak allocated memory: 225.328 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 189.645 ; gain = 100.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 189.645 ; gain = 100.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 189.645 ; gain = 100.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 189.645 ; gain = 100.109
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 189.645 ; gain = 100.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 189.645 ; gain = 100.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_txend_confirm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 74.338 seconds; current allocated memory: 100.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 100.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_txend_confirm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_txend_confirm'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 101.015 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:16 . Memory (MB): peak = 189.645 ; gain = 100.109
INFO: [VHDL 208-304] Generating VHDL RTL for phy_txend_confirm.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_txend_confirm.
INFO: [HLS 200-112] Total elapsed time: 75.864 seconds; peak allocated memory: 101.015 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 189.055 ; gain = 96.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:07 . Memory (MB): peak = 189.055 ; gain = 96.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 189.055 ; gain = 96.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:08 . Memory (MB): peak = 189.055 ; gain = 96.648
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 189.055 ; gain = 96.648
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 189.055 ; gain = 96.648
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_txend_confirm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.312 seconds; current allocated memory: 100.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 100.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_txend_confirm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_txend_confirm'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 101.019 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:09 . Memory (MB): peak = 189.055 ; gain = 96.648
INFO: [VHDL 208-304] Generating VHDL RTL for phy_txend_confirm.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_txend_confirm.
INFO: [HLS 200-112] Total elapsed time: 69.453 seconds; peak allocated memory: 101.019 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 189.441 ; gain = 99.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:10 . Memory (MB): peak = 189.441 ; gain = 99.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 189.441 ; gain = 99.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 189.441 ; gain = 99.680
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 189.441 ; gain = 99.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 189.441 ; gain = 99.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_txend_confirm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.887 seconds; current allocated memory: 100.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 100.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_txend_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_txend_confirm/tx_ended' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_txend_confirm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_txend_confirm'.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 101.115 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:12 . Memory (MB): peak = 189.441 ; gain = 99.680
INFO: [VHDL 208-304] Generating VHDL RTL for phy_txend_confirm.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_txend_confirm.
INFO: [HLS 200-112] Total elapsed time: 72.159 seconds; peak allocated memory: 101.115 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 190.578 ; gain = 100.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 190.578 ; gain = 100.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 190.578 ; gain = 100.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 190.578 ; gain = 100.430
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 190.578 ; gain = 100.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 190.578 ; gain = 100.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_rxend_indication' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_rxend_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.688 seconds; current allocated memory: 101.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 101.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_rxend_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_rxend_indication/rec_error' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_rxend_indication/receive_error' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_rxend_indication' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_rxend_indication'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 101.271 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1067.24 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:14 . Memory (MB): peak = 190.578 ; gain = 100.430
INFO: [VHDL 208-304] Generating VHDL RTL for phy_rxend_indication.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_rxend_indication.
INFO: [HLS 200-112] Total elapsed time: 73.958 seconds; peak allocated memory: 101.271 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:19 . Memory (MB): peak = 189.801 ; gain = 100.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:19 . Memory (MB): peak = 189.801 ; gain = 100.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 189.801 ; gain = 100.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:01:20 . Memory (MB): peak = 189.801 ; gain = 100.266
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:01:21 . Memory (MB): peak = 189.801 ; gain = 100.266
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:21 . Memory (MB): peak = 189.801 ; gain = 100.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_rxend_indication' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_rxend_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.884 seconds; current allocated memory: 101.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 101.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_rxend_indication' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_rxend_indication/rec_error' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_rxend_indication/receive_error' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_rxend_indication/start_edca' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_rxend_indication' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_rxend_indication'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 101.274 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 1067.24 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:01:22 . Memory (MB): peak = 189.801 ; gain = 100.266
INFO: [VHDL 208-304] Generating VHDL RTL for phy_rxend_indication.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_rxend_indication.
INFO: [HLS 200-112] Total elapsed time: 82.537 seconds; peak allocated memory: 101.274 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 190.102 ; gain = 99.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 190.102 ; gain = 99.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:14 . Memory (MB): peak = 191.727 ; gain = 101.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 201.898 ; gain = 111.199
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 235.555 ; gain = 144.855
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:17 . Memory (MB): peak = 277.637 ; gain = 186.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.719 seconds; current allocated memory: 216.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 216.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 216.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 217.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 217.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 218.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 218.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 218.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 219.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 219.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 219.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 220.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 220.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 221.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 222.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 223.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'medium_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 224.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 225.326 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:26 . Memory (MB): peak = 306.141 ; gain = 215.441
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 85.919 seconds; peak allocated memory: 225.326 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:12 . Memory (MB): peak = 190.422 ; gain = 101.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 190.422 ; gain = 101.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:14 . Memory (MB): peak = 190.813 ; gain = 101.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 201.121 ; gain = 111.770
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vo_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'vi_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'bk_data_rate' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_tx_pwr_lvl' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'be_data_rate' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'vo_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vo_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'vi_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bk_data_rate' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_tx_pwr_lvl' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'be_data_rate' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 235.523 ; gain = 146.172
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:51:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:17 . Memory (MB): peak = 277.605 ; gain = 188.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'send_frame' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.738 seconds; current allocated memory: 216.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 216.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 216.729 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 217.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 217.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 218.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 218.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 218.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 219.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 219.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 220.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 220.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 220.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 221.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 222.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_mul_mul_17ns_17ns_32_1_1' to 'send_frame_mul_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'send_frame_mul_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 223.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 224.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'send_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/mac_frame' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'send_frame/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'send_frame' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'send_frame_edca_queues' to 'send_frame_edca_qeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'read_pointer_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'read_pointer_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'send_frame/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'send_frame/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'send_frame/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'send_frame'.
INFO: [HLS 200-111]  Elapsed time: 1.078 seconds; current allocated memory: 225.386 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'send_frame_edca_qeOg_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:25 . Memory (MB): peak = 306.008 ; gain = 216.656
INFO: [VHDL 208-304] Generating VHDL RTL for send_frame.
INFO: [VLOG 209-307] Generating Verilog RTL for send_frame.
INFO: [HLS 200-112] Total elapsed time: 85.582 seconds; peak allocated memory: 225.386 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 190.133 ; gain = 99.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:13 . Memory (MB): peak = 190.133 ; gain = 99.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 191.281 ; gain = 101.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 201.355 ; gain = 111.141
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 234.406 ; gain = 144.191
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:16 . Memory (MB): peak = 266.957 ; gain = 176.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 76.321 seconds; current allocated memory: 205.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 205.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 205.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 206.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 206.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 207.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 207.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 207.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 207.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 208.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 208.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 209.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 210.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 210.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 211.520 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:23 . Memory (MB): peak = 288.227 ; gain = 198.012
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 83.098 seconds; peak allocated memory: 211.520 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 189.742 ; gain = 122.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 189.742 ; gain = 122.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 190.703 ; gain = 123.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned short, float>' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:64) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_bk' (fyp/edca.c:345) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_be' (fyp/edca.c:334) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vi' (fyp/edca.c:323) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_float_i16' into 'start_backoff_vo' (fyp/edca.c:312) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
WARNING: [SYNCHK 200-77] The top function 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:8) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:19 . Memory (MB): peak = 201.488 ; gain = 133.945
INFO: [XFORM 203-602] Inlining function 'compose_mac_header' into 'compose_mac_frame' (fyp/compose_mac_frame.c:64) automatically.
INFO: [XFORM 203-602] Inlining function 'calc_crc' into 'compose_mac_frame' (fyp/compose_mac_frame.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_bk' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:45) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_be' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:58) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vi' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'start_backoff_vo' into 'ma_unitdatax_request' (fyp/MA_UNITDATAX_request.c:84) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:20 . Memory (MB): peak = 235.047 ; gain = 167.504
INFO: [XFORM 203-151] Mapping array 'edca_fifo_bk' with offset 0, array 'edca_fifo_be' with offset 400, array 'edca_fifo_vi' with offset 800 and array 'edca_fifo_vo' with offset 1200 into array 'edca_queues' horizontally.
WARNING: [XFORM 203-631] Renaming function 'ma_unitdatax_status_indication' to 'ma_unitdatax_status_' (fyp/MA_UNITDATAX_STATUS_indication.c:13:2)
WARNING: [XFORM 203-631] Renaming function 'enqueue_dequeue_frame' to 'enqueue_dequeue_fram' (fyp/edca.c:52:39)
INFO: [HLS 200-472] Inferring partial write operation for 'llc_data' (fyp/MA_UNITDATAX_request.c:36:3)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:57:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:70:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:83:6)
INFO: [HLS 200-472] Inferring partial write operation for 'edca_queues' (fyp/edca.c:96:6)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:17:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:19:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:20:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:22:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:23:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:24:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:25:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:26:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:27:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:29:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:30:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:31:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:32:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:33:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:34:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:36:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:37:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:38:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:39:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:40:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:41:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:46:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:47:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:53:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:54:2)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:67:3)
INFO: [HLS 200-472] Inferring partial write operation for 'mac_frame' (fyp/compose_mac_frame.c:74:3)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:21 . Memory (MB): peak = 267.090 ; gain = 199.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'ma_unitdatax_request' ...
WARNING: [SYN 201-103] Legalizing function name 'ma_unitdatax_status_' to 'ma_unitdatax_status_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.696 seconds; current allocated memory: 205.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 205.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 205.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 206.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 206.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 207.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 207.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 207.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 207.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 208.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_status_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'successful' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_priority' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_service_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_channel_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'unsupported_tx_param' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'queue_full' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_status_s'.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 208.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compose_mac_frame' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compose_mac_frame'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 209.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'enqueue_dequeue_fram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'available_spaces_bk' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_bk' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'enqueue_dequeue_fram_edca_queues' to 'enqueue_dequeue_fbkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'available_spaces_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_be' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'available_spaces_vo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'write_pointer_vo' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'enqueue_dequeue_fram'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 210.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'random_int_gen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rand_state' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mul_mul_17ns_17ns_32_1_1' to 'ma_unitdatax_requcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'ma_unitdatax_requcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'random_int_gen'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 210.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ma_unitdatax_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/source_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/dest_addr_mac' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/up' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/s_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_operating_class' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/c_identifier_channel_number' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/t_slot' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/d_rate' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/tx_power_lvl' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/expiry_time' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'ma_unitdatax_request/medium_state' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'ma_unitdatax_request' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'seq_number' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_llc_data' to 'ma_unitdatax_requdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'ma_unitdatax_request_mac_data' to 'ma_unitdatax_requeOg' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ma_unitdatax_request'.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 211.520 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.85 MHz
INFO: [RTMG 210-278] Implementing memory 'enqueue_dequeue_fbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requdEe_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'ma_unitdatax_requeOg_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:27 . Memory (MB): peak = 288.492 ; gain = 220.949
INFO: [VHDL 208-304] Generating VHDL RTL for ma_unitdatax_request.
INFO: [VLOG 209-307] Generating Verilog RTL for ma_unitdatax_request.
INFO: [HLS 200-112] Total elapsed time: 87.515 seconds; peak allocated memory: 211.520 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
