// Seed: 3171785607
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6,
    output supply1 id_7,
    input uwire id_8,
    input wor id_9,
    input tri0 id_10,
    output tri1 id_11,
    inout tri id_12
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1
    , id_17,
    input wire id_2,
    input tri0 id_3
    , id_18,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    output wire id_8,
    input supply0 id_9,
    output tri0 id_10,
    output wire id_11,
    output tri id_12,
    input wire id_13,
    input supply1 id_14,
    output tri id_15
    , id_19
);
  initial begin
    wait (1);
  end
  tri0 id_20;
  tri  id_21 = 1'b0;
  assign id_15 = 1 * 1'b0 - 1;
  assign id_8  = id_5;
  assign id_1  = id_20;
  module_0(
      id_0, id_15, id_7, id_5, id_3, id_8, id_14, id_12, id_14, id_20, id_14, id_12, id_20
  );
endmodule
