<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0_c loads=5 clock_loads=3</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=clk0_c loads=5 clock_loads=3</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>W00/OSC00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>W00/OSC00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 2\Practicas\word00\contring00.vhdl&quot;:20:2:20:3|Pruning register bits 2 to 0 of sshift(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\crist\Desktop\Semestre 2021 - 2\Arquitectura de computadoras\Parcial 2\Practicas\word00\contring00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>2</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bits 2 to 0 of sshift(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\crist\desktop\semestre 2021 - 2\arquitectura de computadoras\parcial 1\practicas\osc00vhdl\div00.vhdl&quot;:21:2:21:3|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including W00.OSC01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\crist\desktop\semestre 2021 - 2\arquitectura de computadoras\parcial 1\practicas\osc00vhdl\div00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>2</Navigation>
            <Navigation>21</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including W00.OSC01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net W00.OSC00.sclk.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net W00.OSC00.sclk.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>