vendor_name = ModelSim
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Hello.mif
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Project5.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/stopwatch_perl.mif
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/TimerDevice.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/negRegister.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PcLogic.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Test2.mif
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Sorter2.mif
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Alu.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/InstMemory.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Register.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Test2.a32
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Sorter2.a32
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SevenSeg.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Timing.sdc
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SignExtension.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PLL.qip
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PLL.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Controller.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Mux2to1.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/RegisterFile.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/DataMemory.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/BranchAddrCalculator.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/comparator.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Amir.hex
source_file = 1, ../led_test/output_files/stp4.stp
source_file = 1, ../led_test/output_files/stp5.stp
source_file = 1, ../led_test/output_files/stp1.stp
source_file = 1, ../led_test/output_files/Chain2.cdf
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Waveform.vwf
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/bad_test.stp
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/stp1.stp
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Mux4to1.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/PipeLineReg.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/Bubbler.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/KeyDevices.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/LEDandHEXDevices.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SwitchDevices.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/MemoryBus.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/SystemRegisterFile.v
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/db/Debug.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/j3gb3rt/Documents/CS3220/Project 5/Quartus/db/altsyncram_ksb1.tdf
design_name = Project5
instance = comp, \ioCtrl|switches|swcounter[6] , ioCtrl|switches|swcounter[6], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[12] , ioCtrl|switches|swcounter[12], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[19] , ioCtrl|switches|swcounter[19], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[22] , ioCtrl|switches|swcounter[22], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[28] , ioCtrl|switches|swcounter[28], Project5, 1
instance = comp, \alu1|Add0~33 , alu1|Add0~33, Project5, 1
instance = comp, \alu1|Add0~35 , alu1|Add0~35, Project5, 1
instance = comp, \alu1|Add0~37 , alu1|Add0~37, Project5, 1
instance = comp, \alu1|Add0~39 , alu1|Add0~39, Project5, 1
instance = comp, \alu1|Add0~45 , alu1|Add0~45, Project5, 1
instance = comp, \alu1|Add0~47 , alu1|Add0~47, Project5, 1
instance = comp, \alu1|Add0~49 , alu1|Add0~49, Project5, 1
instance = comp, \alu1|Add0~55 , alu1|Add0~55, Project5, 1
instance = comp, \alu1|Add0~57 , alu1|Add0~57, Project5, 1
instance = comp, \alu1|Add0~59 , alu1|Add0~59, Project5, 1
instance = comp, \alu1|Add0~61 , alu1|Add0~61, Project5, 1
instance = comp, \alu1|Add0~65 , alu1|Add0~65, Project5, 1
instance = comp, \alu1|Add0~69 , alu1|Add0~69, Project5, 1
instance = comp, \alu1|Add0~77 , alu1|Add0~77, Project5, 1
instance = comp, \alu1|Add0~79 , alu1|Add0~79, Project5, 1
instance = comp, \alu1|Add0~81 , alu1|Add0~81, Project5, 1
instance = comp, \alu1|Add0~83 , alu1|Add0~83, Project5, 1
instance = comp, \alu1|Add0~85 , alu1|Add0~85, Project5, 1
instance = comp, \alu1|Add0~87 , alu1|Add0~87, Project5, 1
instance = comp, \alu1|Add0~90 , alu1|Add0~90, Project5, 1
instance = comp, \alu1|LessThan1~1 , alu1|LessThan1~1, Project5, 1
instance = comp, \alu1|LessThan1~3 , alu1|LessThan1~3, Project5, 1
instance = comp, \alu1|LessThan1~5 , alu1|LessThan1~5, Project5, 1
instance = comp, \alu1|LessThan1~7 , alu1|LessThan1~7, Project5, 1
instance = comp, \alu1|LessThan1~9 , alu1|LessThan1~9, Project5, 1
instance = comp, \alu1|LessThan1~11 , alu1|LessThan1~11, Project5, 1
instance = comp, \alu1|LessThan1~13 , alu1|LessThan1~13, Project5, 1
instance = comp, \alu1|LessThan1~15 , alu1|LessThan1~15, Project5, 1
instance = comp, \alu1|LessThan1~17 , alu1|LessThan1~17, Project5, 1
instance = comp, \alu1|LessThan1~19 , alu1|LessThan1~19, Project5, 1
instance = comp, \alu1|LessThan1~21 , alu1|LessThan1~21, Project5, 1
instance = comp, \alu1|LessThan1~23 , alu1|LessThan1~23, Project5, 1
instance = comp, \alu1|LessThan1~25 , alu1|LessThan1~25, Project5, 1
instance = comp, \alu1|LessThan1~27 , alu1|LessThan1~27, Project5, 1
instance = comp, \alu1|LessThan1~29 , alu1|LessThan1~29, Project5, 1
instance = comp, \alu1|LessThan1~31 , alu1|LessThan1~31, Project5, 1
instance = comp, \alu1|LessThan1~33 , alu1|LessThan1~33, Project5, 1
instance = comp, \alu1|LessThan1~35 , alu1|LessThan1~35, Project5, 1
instance = comp, \alu1|LessThan1~37 , alu1|LessThan1~37, Project5, 1
instance = comp, \alu1|LessThan1~39 , alu1|LessThan1~39, Project5, 1
instance = comp, \alu1|LessThan1~41 , alu1|LessThan1~41, Project5, 1
instance = comp, \alu1|LessThan1~43 , alu1|LessThan1~43, Project5, 1
instance = comp, \alu1|LessThan1~45 , alu1|LessThan1~45, Project5, 1
instance = comp, \alu1|LessThan1~47 , alu1|LessThan1~47, Project5, 1
instance = comp, \alu1|LessThan1~49 , alu1|LessThan1~49, Project5, 1
instance = comp, \alu1|LessThan1~51 , alu1|LessThan1~51, Project5, 1
instance = comp, \alu1|LessThan1~53 , alu1|LessThan1~53, Project5, 1
instance = comp, \alu1|LessThan1~55 , alu1|LessThan1~55, Project5, 1
instance = comp, \alu1|LessThan1~57 , alu1|LessThan1~57, Project5, 1
instance = comp, \alu1|LessThan1~59 , alu1|LessThan1~59, Project5, 1
instance = comp, \alu1|LessThan1~61 , alu1|LessThan1~61, Project5, 1
instance = comp, \alu1|LessThan1~62 , alu1|LessThan1~62, Project5, 1
instance = comp, \alu1|LessThan0~1 , alu1|LessThan0~1, Project5, 1
instance = comp, \alu1|LessThan0~3 , alu1|LessThan0~3, Project5, 1
instance = comp, \alu1|LessThan0~5 , alu1|LessThan0~5, Project5, 1
instance = comp, \alu1|LessThan0~7 , alu1|LessThan0~7, Project5, 1
instance = comp, \alu1|LessThan0~9 , alu1|LessThan0~9, Project5, 1
instance = comp, \alu1|LessThan0~11 , alu1|LessThan0~11, Project5, 1
instance = comp, \alu1|LessThan0~13 , alu1|LessThan0~13, Project5, 1
instance = comp, \alu1|LessThan0~15 , alu1|LessThan0~15, Project5, 1
instance = comp, \alu1|LessThan0~17 , alu1|LessThan0~17, Project5, 1
instance = comp, \alu1|LessThan0~19 , alu1|LessThan0~19, Project5, 1
instance = comp, \alu1|LessThan0~21 , alu1|LessThan0~21, Project5, 1
instance = comp, \alu1|LessThan0~23 , alu1|LessThan0~23, Project5, 1
instance = comp, \alu1|LessThan0~25 , alu1|LessThan0~25, Project5, 1
instance = comp, \alu1|LessThan0~27 , alu1|LessThan0~27, Project5, 1
instance = comp, \alu1|LessThan0~29 , alu1|LessThan0~29, Project5, 1
instance = comp, \alu1|LessThan0~31 , alu1|LessThan0~31, Project5, 1
instance = comp, \alu1|LessThan0~33 , alu1|LessThan0~33, Project5, 1
instance = comp, \alu1|LessThan0~35 , alu1|LessThan0~35, Project5, 1
instance = comp, \alu1|LessThan0~37 , alu1|LessThan0~37, Project5, 1
instance = comp, \alu1|LessThan0~39 , alu1|LessThan0~39, Project5, 1
instance = comp, \alu1|LessThan0~41 , alu1|LessThan0~41, Project5, 1
instance = comp, \alu1|LessThan0~43 , alu1|LessThan0~43, Project5, 1
instance = comp, \alu1|LessThan0~45 , alu1|LessThan0~45, Project5, 1
instance = comp, \alu1|LessThan0~47 , alu1|LessThan0~47, Project5, 1
instance = comp, \alu1|LessThan0~49 , alu1|LessThan0~49, Project5, 1
instance = comp, \alu1|LessThan0~51 , alu1|LessThan0~51, Project5, 1
instance = comp, \alu1|LessThan0~53 , alu1|LessThan0~53, Project5, 1
instance = comp, \alu1|LessThan0~55 , alu1|LessThan0~55, Project5, 1
instance = comp, \alu1|LessThan0~57 , alu1|LessThan0~57, Project5, 1
instance = comp, \alu1|LessThan0~59 , alu1|LessThan0~59, Project5, 1
instance = comp, \alu1|LessThan0~61 , alu1|LessThan0~61, Project5, 1
instance = comp, \alu1|LessThan0~62 , alu1|LessThan0~62, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[6]~45 , ioCtrl|switches|swcounter[6]~45, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[12]~57 , ioCtrl|switches|swcounter[12]~57, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[19]~71 , ioCtrl|switches|swcounter[19]~71, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[22]~77 , ioCtrl|switches|swcounter[22]~77, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[28]~89 , ioCtrl|switches|swcounter[28]~89, Project5, 1
instance = comp, \bac|branchAddr[2]~0 , bac|branchAddr[2]~0, Project5, 1
instance = comp, \bac|branchAddr[4]~4 , bac|branchAddr[4]~4, Project5, 1
instance = comp, \bac|branchAddr[5]~6 , bac|branchAddr[5]~6, Project5, 1
instance = comp, \bac|branchAddr[6]~8 , bac|branchAddr[6]~8, Project5, 1
instance = comp, \bac|branchAddr[12]~20 , bac|branchAddr[12]~20, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[12] , ioCtrl|timer|tcnt[12], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[26] , ioCtrl|timer|tcnt[26], Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a26 , dataMem|data_rtl_0|auto_generated|ram_block1a26, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[24] , ioCtrl|timer|tcnt[24], Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a22 , dataMem|data_rtl_0|auto_generated|ram_block1a22, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[21] , ioCtrl|timer|tcnt[21], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[19] , ioCtrl|timer|tcnt[19], Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a18 , dataMem|data_rtl_0|auto_generated|ram_block1a18, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a16 , dataMem|data_rtl_0|auto_generated|ram_block1a16, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a14 , dataMem|data_rtl_0|auto_generated|ram_block1a14, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a11 , dataMem|data_rtl_0|auto_generated|ram_block1a11, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[8] , ioCtrl|timer|tcnt[8], Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a7 , dataMem|data_rtl_0|auto_generated|ram_block1a7, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[6] , ioCtrl|timer|tcnt[6], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[5] , ioCtrl|timer|tcnt[5], Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a5 , dataMem|data_rtl_0|auto_generated|ram_block1a5, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[3] , ioCtrl|timer|tcnt[3], Project5, 1
instance = comp, \ioCtrl|switches|swctrl[2] , ioCtrl|switches|swctrl[2], Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a1 , dataMem|data_rtl_0|auto_generated|ram_block1a1, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a0 , dataMem|data_rtl_0|auto_generated|ram_block1a0, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a30 , dataMem|data_rtl_0|auto_generated|ram_block1a30, Project5, 1
instance = comp, \clkdi|Add0~12 , clkdi|Add0~12, Project5, 1
instance = comp, \clkdi|Add0~44 , clkdi|Add0~44, Project5, 1
instance = comp, \clkdi|Add0~48 , clkdi|Add0~48, Project5, 1
instance = comp, \clkdi|Add0~52 , clkdi|Add0~52, Project5, 1
instance = comp, \pc|dataOut[27] , pc|dataOut[27], Project5, 1
instance = comp, \pc|dataOut[26] , pc|dataOut[26], Project5, 1
instance = comp, \pc|dataOut[25] , pc|dataOut[25], Project5, 1
instance = comp, \pc|dataOut[22] , pc|dataOut[22], Project5, 1
instance = comp, \pc|dataOut[17] , pc|dataOut[17], Project5, 1
instance = comp, \pc|dataOut[14] , pc|dataOut[14], Project5, 1
instance = comp, \pcLogic|dataOut[22]~40 , pcLogic|dataOut[22]~40, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[3]~38 , ioCtrl|timer|tcnt[3]~38, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[5]~42 , ioCtrl|timer|tcnt[5]~42, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[6]~44 , ioCtrl|timer|tcnt[6]~44, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[8]~48 , ioCtrl|timer|tcnt[8]~48, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[12]~56 , ioCtrl|timer|tcnt[12]~56, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[19]~70 , ioCtrl|timer|tcnt[19]~70, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[21]~74 , ioCtrl|timer|tcnt[21]~74, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[24]~80 , ioCtrl|timer|tcnt[24]~80, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[26]~84 , ioCtrl|timer|tcnt[26]~84, Project5, 1
instance = comp, \bac|branchAddr[14]~24 , bac|branchAddr[14]~24, Project5, 1
instance = comp, \bac|branchAddr[16]~28 , bac|branchAddr[16]~28, Project5, 1
instance = comp, \bac|branchAddr[17]~30 , bac|branchAddr[17]~30, Project5, 1
instance = comp, \bac|branchAddr[18]~32 , bac|branchAddr[18]~32, Project5, 1
instance = comp, \bac|branchAddr[22]~40 , bac|branchAddr[22]~40, Project5, 1
instance = comp, \bac|branchAddr[25]~46 , bac|branchAddr[25]~46, Project5, 1
instance = comp, \bac|branchAddr[26]~48 , bac|branchAddr[26]~48, Project5, 1
instance = comp, \bac|branchAddr[27]~50 , bac|branchAddr[27]~50, Project5, 1
instance = comp, \pc|dataOut[27]~24 , pc|dataOut[27]~24, Project5, 1
instance = comp, \pc|dataOut[26]~23 , pc|dataOut[26]~23, Project5, 1
instance = comp, \pc|dataOut[25]~22 , pc|dataOut[25]~22, Project5, 1
instance = comp, \pc|dataOut[22]~19 , pc|dataOut[22]~19, Project5, 1
instance = comp, \pc|dataOut[17]~14 , pc|dataOut[17]~14, Project5, 1
instance = comp, \pc|dataOut[14]~11 , pc|dataOut[14]~11, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~0 , ioCtrl|msClk|Add0~0, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~2 , ioCtrl|msClk|Add0~2, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~4 , ioCtrl|msClk|Add0~4, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~6 , ioCtrl|msClk|Add0~6, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~8 , ioCtrl|msClk|Add0~8, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~10 , ioCtrl|msClk|Add0~10, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~12 , ioCtrl|msClk|Add0~12, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~14 , ioCtrl|msClk|Add0~14, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~16 , ioCtrl|msClk|Add0~16, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~18 , ioCtrl|msClk|Add0~18, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~20 , ioCtrl|msClk|Add0~20, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~22 , ioCtrl|msClk|Add0~22, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~24 , ioCtrl|msClk|Add0~24, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~26 , ioCtrl|msClk|Add0~26, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~28 , ioCtrl|msClk|Add0~28, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~30 , ioCtrl|msClk|Add0~30, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~32 , ioCtrl|msClk|Add0~32, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~34 , ioCtrl|msClk|Add0~34, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~36 , ioCtrl|msClk|Add0~36, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~38 , ioCtrl|msClk|Add0~38, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~40 , ioCtrl|msClk|Add0~40, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~42 , ioCtrl|msClk|Add0~42, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~44 , ioCtrl|msClk|Add0~44, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~46 , ioCtrl|msClk|Add0~46, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~48 , ioCtrl|msClk|Add0~48, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~50 , ioCtrl|msClk|Add0~50, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~52 , ioCtrl|msClk|Add0~52, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~54 , ioCtrl|msClk|Add0~54, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~56 , ioCtrl|msClk|Add0~56, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~58 , ioCtrl|msClk|Add0~58, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~60 , ioCtrl|msClk|Add0~60, Project5, 1
instance = comp, \ioCtrl|msClk|Add0~62 , ioCtrl|msClk|Add0~62, Project5, 1
instance = comp, \pipelineregister|aluOutOut[11] , pipelineregister|aluOutOut[11], Project5, 1
instance = comp, \pipelineregister|aluOutOut[13] , pipelineregister|aluOutOut[13], Project5, 1
instance = comp, \pipelineregister|aluOutOut[15] , pipelineregister|aluOutOut[15], Project5, 1
instance = comp, \ioCtrl|timer|Equal0~2 , ioCtrl|timer|Equal0~2, Project5, 1
instance = comp, \pipelineregister|aluOutOut[20] , pipelineregister|aluOutOut[20], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[8] , ioCtrl|switches|swdebounce[8], Project5, 1
instance = comp, \ioCtrl|switches|swdata[9] , ioCtrl|switches|swdata[9], Project5, 1
instance = comp, \ioCtrl|switches|swdata[8] , ioCtrl|switches|swdata[8], Project5, 1
instance = comp, \ioCtrl|switches|Equal1~0 , ioCtrl|switches|Equal1~0, Project5, 1
instance = comp, \ioCtrl|switches|swdata[0] , ioCtrl|switches|swdata[0], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[2] , ioCtrl|switches|swdebounce[2], Project5, 1
instance = comp, \ioCtrl|switches|swdata[2] , ioCtrl|switches|swdata[2], Project5, 1
instance = comp, \ioCtrl|switches|Equal1~2 , ioCtrl|switches|Equal1~2, Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[7] , ioCtrl|switches|swdebounce[7], Project5, 1
instance = comp, \ioCtrl|switches|Equal0~3 , ioCtrl|switches|Equal0~3, Project5, 1
instance = comp, \ioCtrl|switches|Equal0~5 , ioCtrl|switches|Equal0~5, Project5, 1
instance = comp, \bubbler|bubble~0 , bubbler|bubble~0, Project5, 1
instance = comp, \cont|Selector2~1 , cont|Selector2~1, Project5, 1
instance = comp, \bubbler|bubble~1 , bubbler|bubble~1, Project5, 1
instance = comp, \regFile|data~444 , regFile|data~444, Project5, 1
instance = comp, \regFile|data~60 , regFile|data~60, Project5, 1
instance = comp, \regFile|data~28 , regFile|data~28, Project5, 1
instance = comp, \regFile|data~546 , regFile|data~546, Project5, 1
instance = comp, \regFile|data~549 , regFile|data~549, Project5, 1
instance = comp, \regFile|data~76 , regFile|data~76, Project5, 1
instance = comp, \muxAluIn|dOut[12]~3 , muxAluIn|dOut[12]~3, Project5, 1
instance = comp, \regFile|data~492 , regFile|data~492, Project5, 1
instance = comp, \alu1|Add0~0 , alu1|Add0~0, Project5, 1
instance = comp, \regFile|data~443 , regFile|data~443, Project5, 1
instance = comp, \regFile|data~475 , regFile|data~475, Project5, 1
instance = comp, \regFile|data~411 , regFile|data~411, Project5, 1
instance = comp, \regFile|data~557 , regFile|data~557, Project5, 1
instance = comp, \regFile|data~507 , regFile|data~507, Project5, 1
instance = comp, \regFile|data~558 , regFile|data~558, Project5, 1
instance = comp, \regFile|data~562 , regFile|data~562, Project5, 1
instance = comp, \regFile|data~563 , regFile|data~563, Project5, 1
instance = comp, \regFile|data~122 , regFile|data~122, Project5, 1
instance = comp, \muxAluIn|dOut[26]~6 , muxAluIn|dOut[26]~6, Project5, 1
instance = comp, \alu1|Add0~2 , alu1|Add0~2, Project5, 1
instance = comp, \regFile|data~57 , regFile|data~57, Project5, 1
instance = comp, \regFile|data~25 , regFile|data~25, Project5, 1
instance = comp, \regFile|data~577 , regFile|data~577, Project5, 1
instance = comp, \regFile|data~580 , regFile|data~580, Project5, 1
instance = comp, \regFile|data~582 , regFile|data~582, Project5, 1
instance = comp, \regFile|data~583 , regFile|data~583, Project5, 1
instance = comp, \muxAluIn|dOut[25]~7 , muxAluIn|dOut[25]~7, Project5, 1
instance = comp, \alu1|Add0~3 , alu1|Add0~3, Project5, 1
instance = comp, \regFile|data~472 , regFile|data~472, Project5, 1
instance = comp, \regFile|data~408 , regFile|data~408, Project5, 1
instance = comp, \regFile|data~584 , regFile|data~584, Project5, 1
instance = comp, \regFile|data~585 , regFile|data~585, Project5, 1
instance = comp, \regFile|data~120 , regFile|data~120, Project5, 1
instance = comp, \regFile|data~589 , regFile|data~589, Project5, 1
instance = comp, \muxAluIn|dOut[24]~8 , muxAluIn|dOut[24]~8, Project5, 1
instance = comp, \alu1|Add0~4 , alu1|Add0~4, Project5, 1
instance = comp, \regFile|data~87 , regFile|data~87, Project5, 1
instance = comp, \regFile|data~598 , regFile|data~598, Project5, 1
instance = comp, \regFile|data~600 , regFile|data~600, Project5, 1
instance = comp, \regFile|data~601 , regFile|data~601, Project5, 1
instance = comp, \muxAluIn|dOut[23]~9 , muxAluIn|dOut[23]~9, Project5, 1
instance = comp, \alu1|Add0~5 , alu1|Add0~5, Project5, 1
instance = comp, \regFile|data~438 , regFile|data~438, Project5, 1
instance = comp, \regFile|data~609 , regFile|data~609, Project5, 1
instance = comp, \regFile|data~610 , regFile|data~610, Project5, 1
instance = comp, \regFile|data~469 , regFile|data~469, Project5, 1
instance = comp, \regFile|data~405 , regFile|data~405, Project5, 1
instance = comp, \regFile|data~611 , regFile|data~611, Project5, 1
instance = comp, \regFile|data~85 , regFile|data~85, Project5, 1
instance = comp, \regFile|data~616 , regFile|data~616, Project5, 1
instance = comp, \regFile|data~468 , regFile|data~468, Project5, 1
instance = comp, \regFile|data~620 , regFile|data~620, Project5, 1
instance = comp, \regFile|data~627 , regFile|data~627, Project5, 1
instance = comp, \muxAluIn|dOut[20]~12 , muxAluIn|dOut[20]~12, Project5, 1
instance = comp, \alu1|Add0~8 , alu1|Add0~8, Project5, 1
instance = comp, \regFile|data~629 , regFile|data~629, Project5, 1
instance = comp, \regFile|data~630 , regFile|data~630, Project5, 1
instance = comp, \regFile|data~115 , regFile|data~115, Project5, 1
instance = comp, \alu1|Add0~9 , alu1|Add0~9, Project5, 1
instance = comp, \regFile|data~466 , regFile|data~466, Project5, 1
instance = comp, \regFile|data~402 , regFile|data~402, Project5, 1
instance = comp, \regFile|data~638 , regFile|data~638, Project5, 1
instance = comp, \regFile|data~639 , regFile|data~639, Project5, 1
instance = comp, \regFile|data~114 , regFile|data~114, Project5, 1
instance = comp, \regFile|data~643 , regFile|data~643, Project5, 1
instance = comp, \regFile|data~645 , regFile|data~645, Project5, 1
instance = comp, \regFile|data~646 , regFile|data~646, Project5, 1
instance = comp, \muxAluIn|dOut[18]~14 , muxAluIn|dOut[18]~14, Project5, 1
instance = comp, \alu1|Add0~10 , alu1|Add0~10, Project5, 1
instance = comp, \regFile|data~465 , regFile|data~465, Project5, 1
instance = comp, \regFile|data~647 , regFile|data~647, Project5, 1
instance = comp, \regFile|data~649 , regFile|data~649, Project5, 1
instance = comp, \alu1|Add0~11 , alu1|Add0~11, Project5, 1
instance = comp, \regFile|data~463 , regFile|data~463, Project5, 1
instance = comp, \regFile|data~399 , regFile|data~399, Project5, 1
instance = comp, \regFile|data~665 , regFile|data~665, Project5, 1
instance = comp, \regFile|data~47 , regFile|data~47, Project5, 1
instance = comp, \regFile|data~667 , regFile|data~667, Project5, 1
instance = comp, \regFile|data~670 , regFile|data~670, Project5, 1
instance = comp, \regFile|data~674 , regFile|data~674, Project5, 1
instance = comp, \regFile|data~494 , regFile|data~494, Project5, 1
instance = comp, \regFile|data~675 , regFile|data~675, Project5, 1
instance = comp, \regFile|data~46 , regFile|data~46, Project5, 1
instance = comp, \regFile|data~14 , regFile|data~14, Project5, 1
instance = comp, \regFile|data~676 , regFile|data~676, Project5, 1
instance = comp, \regFile|data~681 , regFile|data~681, Project5, 1
instance = comp, \regFile|data~682 , regFile|data~682, Project5, 1
instance = comp, \regFile|data~461 , regFile|data~461, Project5, 1
instance = comp, \regFile|data~397 , regFile|data~397, Project5, 1
instance = comp, \regFile|data~683 , regFile|data~683, Project5, 1
instance = comp, \regFile|data~688 , regFile|data~688, Project5, 1
instance = comp, \regFile|data~694 , regFile|data~694, Project5, 1
instance = comp, \regFile|data~695 , regFile|data~695, Project5, 1
instance = comp, \alu1|Add0~16 , alu1|Add0~16, Project5, 1
instance = comp, \regFile|data~459 , regFile|data~459, Project5, 1
instance = comp, \regFile|data~697 , regFile|data~697, Project5, 1
instance = comp, \regFile|data~704 , regFile|data~704, Project5, 1
instance = comp, \regFile|data~42 , regFile|data~42, Project5, 1
instance = comp, \regFile|data~10 , regFile|data~10, Project5, 1
instance = comp, \regFile|data~708 , regFile|data~708, Project5, 1
instance = comp, \regFile|data~713 , regFile|data~713, Project5, 1
instance = comp, \regFile|data~457 , regFile|data~457, Project5, 1
instance = comp, \regFile|data~715 , regFile|data~715, Project5, 1
instance = comp, \regFile|data~73 , regFile|data~73, Project5, 1
instance = comp, \regFile|data~41 , regFile|data~41, Project5, 1
instance = comp, \regFile|data~9 , regFile|data~9, Project5, 1
instance = comp, \regFile|data~717 , regFile|data~717, Project5, 1
instance = comp, \regFile|data~105 , regFile|data~105, Project5, 1
instance = comp, \regFile|data~718 , regFile|data~718, Project5, 1
instance = comp, \regFile|data~722 , regFile|data~722, Project5, 1
instance = comp, \regFile|data~723 , regFile|data~723, Project5, 1
instance = comp, \regFile|data~72 , regFile|data~72, Project5, 1
instance = comp, \regFile|data~731 , regFile|data~731, Project5, 1
instance = comp, \regFile|data~732 , regFile|data~732, Project5, 1
instance = comp, \regFile|data~7 , regFile|data~7, Project5, 1
instance = comp, \regFile|data~740 , regFile|data~740, Project5, 1
instance = comp, \regFile|data~741 , regFile|data~741, Project5, 1
instance = comp, \regFile|data~747 , regFile|data~747, Project5, 1
instance = comp, \regFile|data~749 , regFile|data~749, Project5, 1
instance = comp, \regFile|data~750 , regFile|data~750, Project5, 1
instance = comp, \regFile|data~37 , regFile|data~37, Project5, 1
instance = comp, \regFile|data~753 , regFile|data~753, Project5, 1
instance = comp, \regFile|data~101 , regFile|data~101, Project5, 1
instance = comp, \regFile|data~754 , regFile|data~754, Project5, 1
instance = comp, \regFile|data~756 , regFile|data~756, Project5, 1
instance = comp, \regFile|data~757 , regFile|data~757, Project5, 1
instance = comp, \alu1|Add0~23 , alu1|Add0~23, Project5, 1
instance = comp, \regFile|data~760 , regFile|data~760, Project5, 1
instance = comp, \regFile|data~761 , regFile|data~761, Project5, 1
instance = comp, \instMem|data~26 , instMem|data~26, Project5, 1
instance = comp, \regFile|data~767 , regFile|data~767, Project5, 1
instance = comp, \regFile|data~35 , regFile|data~35, Project5, 1
instance = comp, \regFile|data~3 , regFile|data~3, Project5, 1
instance = comp, \regFile|data~771 , regFile|data~771, Project5, 1
instance = comp, \regFile|data~772 , regFile|data~772, Project5, 1
instance = comp, \regFile|data~776 , regFile|data~776, Project5, 1
instance = comp, \regFile|data~450 , regFile|data~450, Project5, 1
instance = comp, \regFile|data~34 , regFile|data~34, Project5, 1
instance = comp, \regFile|data~780 , regFile|data~780, Project5, 1
instance = comp, \regFile|data~98 , regFile|data~98, Project5, 1
instance = comp, \regFile|data~781 , regFile|data~781, Project5, 1
instance = comp, \regFile|data~783 , regFile|data~783, Project5, 1
instance = comp, \regFile|data~481 , regFile|data~481, Project5, 1
instance = comp, \regFile|data~65 , regFile|data~65, Project5, 1
instance = comp, \regFile|data~33 , regFile|data~33, Project5, 1
instance = comp, \regFile|data~1 , regFile|data~1, Project5, 1
instance = comp, \regFile|data~789 , regFile|data~789, Project5, 1
instance = comp, \regFile|data~97 , regFile|data~97, Project5, 1
instance = comp, \regFile|data~790 , regFile|data~790, Project5, 1
instance = comp, \regFile|data~794 , regFile|data~794, Project5, 1
instance = comp, \regFile|data~795 , regFile|data~795, Project5, 1
instance = comp, \alu1|Add0~27 , alu1|Add0~27, Project5, 1
instance = comp, \regFile|data~796 , regFile|data~796, Project5, 1
instance = comp, \regFile|data~798 , regFile|data~798, Project5, 1
instance = comp, \regFile|data~96 , regFile|data~96, Project5, 1
instance = comp, \regFile|data~799 , regFile|data~799, Project5, 1
instance = comp, \instMem|data~27 , instMem|data~27, Project5, 1
instance = comp, \alu1|Mux3~4 , alu1|Mux3~4, Project5, 1
instance = comp, \regFile|data~445 , regFile|data~445, Project5, 1
instance = comp, \regFile|data~477 , regFile|data~477, Project5, 1
instance = comp, \regFile|data~413 , regFile|data~413, Project5, 1
instance = comp, \regFile|data~805 , regFile|data~805, Project5, 1
instance = comp, \regFile|data~509 , regFile|data~509, Project5, 1
instance = comp, \regFile|data~806 , regFile|data~806, Project5, 1
instance = comp, \regFile|data~29 , regFile|data~29, Project5, 1
instance = comp, \regFile|data~812 , regFile|data~812, Project5, 1
instance = comp, \regFile|data~813 , regFile|data~813, Project5, 1
instance = comp, \alu1|Add0~89 , alu1|Add0~89, Project5, 1
instance = comp, \alu1|Add0~92 , alu1|Add0~92, Project5, 1
instance = comp, \regFile|data~447 , regFile|data~447, Project5, 1
instance = comp, \regFile|data~479 , regFile|data~479, Project5, 1
instance = comp, \regFile|data~823 , regFile|data~823, Project5, 1
instance = comp, \regFile|data~824 , regFile|data~824, Project5, 1
instance = comp, \regFile|data~828 , regFile|data~828, Project5, 1
instance = comp, \alu1|Equal0~0 , alu1|Equal0~0, Project5, 1
instance = comp, \alu1|Equal0~1 , alu1|Equal0~1, Project5, 1
instance = comp, \alu1|Equal0~2 , alu1|Equal0~2, Project5, 1
instance = comp, \alu1|Equal0~3 , alu1|Equal0~3, Project5, 1
instance = comp, \alu1|Equal0~4 , alu1|Equal0~4, Project5, 1
instance = comp, \alu1|Equal0~5 , alu1|Equal0~5, Project5, 1
instance = comp, \alu1|Equal0~6 , alu1|Equal0~6, Project5, 1
instance = comp, \alu1|Equal0~7 , alu1|Equal0~7, Project5, 1
instance = comp, \alu1|Equal0~8 , alu1|Equal0~8, Project5, 1
instance = comp, \alu1|Equal0~9 , alu1|Equal0~9, Project5, 1
instance = comp, \alu1|Equal0~10 , alu1|Equal0~10, Project5, 1
instance = comp, \alu1|Equal0~11 , alu1|Equal0~11, Project5, 1
instance = comp, \alu1|Equal0~12 , alu1|Equal0~12, Project5, 1
instance = comp, \alu1|Equal0~13 , alu1|Equal0~13, Project5, 1
instance = comp, \alu1|Equal0~14 , alu1|Equal0~14, Project5, 1
instance = comp, \muxAluIn|dOut[25]~62 , muxAluIn|dOut[25]~62, Project5, 1
instance = comp, \alu1|Equal0~15 , alu1|Equal0~15, Project5, 1
instance = comp, \muxAluIn|dOut[26]~63 , muxAluIn|dOut[26]~63, Project5, 1
instance = comp, \muxAluIn|dOut[27]~64 , muxAluIn|dOut[27]~64, Project5, 1
instance = comp, \alu1|Equal0~16 , alu1|Equal0~16, Project5, 1
instance = comp, \alu1|Equal0~17 , alu1|Equal0~17, Project5, 1
instance = comp, \alu1|Equal0~18 , alu1|Equal0~18, Project5, 1
instance = comp, \alu1|Equal0~19 , alu1|Equal0~19, Project5, 1
instance = comp, \alu1|Equal0~20 , alu1|Equal0~20, Project5, 1
instance = comp, \alu1|Mux32~4 , alu1|Mux32~4, Project5, 1
instance = comp, \alu1|Mux32~10 , alu1|Mux32~10, Project5, 1
instance = comp, \alu1|Mux30~0 , alu1|Mux30~0, Project5, 1
instance = comp, \alu1|dataOut~0 , alu1|dataOut~0, Project5, 1
instance = comp, \alu1|Mux30~1 , alu1|Mux30~1, Project5, 1
instance = comp, \alu1|Mux30~2 , alu1|Mux30~2, Project5, 1
instance = comp, \alu1|dataOut~1 , alu1|dataOut~1, Project5, 1
instance = comp, \alu1|Mux28~1 , alu1|Mux28~1, Project5, 1
instance = comp, \alu1|Mux28~2 , alu1|Mux28~2, Project5, 1
instance = comp, \alu1|Mux28~3 , alu1|Mux28~3, Project5, 1
instance = comp, \alu1|dataOut~2 , alu1|dataOut~2, Project5, 1
instance = comp, \alu1|dataOut~3 , alu1|dataOut~3, Project5, 1
instance = comp, \alu1|Mux24~1 , alu1|Mux24~1, Project5, 1
instance = comp, \alu1|dataOut~4 , alu1|dataOut~4, Project5, 1
instance = comp, \alu1|Mux22~1 , alu1|Mux22~1, Project5, 1
instance = comp, \alu1|Mux22~2 , alu1|Mux22~2, Project5, 1
instance = comp, \alu1|Mux22~3 , alu1|Mux22~3, Project5, 1
instance = comp, \alu1|dataOut~5 , alu1|dataOut~5, Project5, 1
instance = comp, \alu1|dataOut~6 , alu1|dataOut~6, Project5, 1
instance = comp, \pipelineregister|aluOutOut~13 , pipelineregister|aluOutOut~13, Project5, 1
instance = comp, \alu1|Mux19~0 , alu1|Mux19~0, Project5, 1
instance = comp, \alu1|dataOut~7 , alu1|dataOut~7, Project5, 1
instance = comp, \alu1|Mux19~1 , alu1|Mux19~1, Project5, 1
instance = comp, \alu1|Mux19~2 , alu1|Mux19~2, Project5, 1
instance = comp, \alu1|Mux18~0 , alu1|Mux18~0, Project5, 1
instance = comp, \alu1|dataOut~8 , alu1|dataOut~8, Project5, 1
instance = comp, \alu1|Mux18~1 , alu1|Mux18~1, Project5, 1
instance = comp, \alu1|Mux18~2 , alu1|Mux18~2, Project5, 1
instance = comp, \pipelineregister|aluOutOut~15 , pipelineregister|aluOutOut~15, Project5, 1
instance = comp, \alu1|dataOut~9 , alu1|dataOut~9, Project5, 1
instance = comp, \alu1|Mux17~7 , alu1|Mux17~7, Project5, 1
instance = comp, \alu1|Mux17~8 , alu1|Mux17~8, Project5, 1
instance = comp, \alu1|dataOut~10 , alu1|dataOut~10, Project5, 1
instance = comp, \alu1|Mux16~1 , alu1|Mux16~1, Project5, 1
instance = comp, \alu1|Mux16~2 , alu1|Mux16~2, Project5, 1
instance = comp, \pipelineregister|aluOutOut~17 , pipelineregister|aluOutOut~17, Project5, 1
instance = comp, \alu1|Mux14~4 , alu1|Mux14~4, Project5, 1
instance = comp, \alu1|Mux14~5 , alu1|Mux14~5, Project5, 1
instance = comp, \alu1|Mux13~2 , alu1|Mux13~2, Project5, 1
instance = comp, \alu1|Mux13~3 , alu1|Mux13~3, Project5, 1
instance = comp, \alu1|Mux12~2 , alu1|Mux12~2, Project5, 1
instance = comp, \alu1|Mux12~3 , alu1|Mux12~3, Project5, 1
instance = comp, \alu1|Mux11~2 , alu1|Mux11~2, Project5, 1
instance = comp, \alu1|Mux11~3 , alu1|Mux11~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~22 , pipelineregister|aluOutOut~22, Project5, 1
instance = comp, \alu1|Mux10~2 , alu1|Mux10~2, Project5, 1
instance = comp, \alu1|Mux10~3 , alu1|Mux10~3, Project5, 1
instance = comp, \alu1|Mux9~2 , alu1|Mux9~2, Project5, 1
instance = comp, \alu1|Mux9~3 , alu1|Mux9~3, Project5, 1
instance = comp, \alu1|Mux8~4 , alu1|Mux8~4, Project5, 1
instance = comp, \alu1|Mux8~5 , alu1|Mux8~5, Project5, 1
instance = comp, \alu1|Mux6~2 , alu1|Mux6~2, Project5, 1
instance = comp, \alu1|Mux6~3 , alu1|Mux6~3, Project5, 1
instance = comp, \alu1|Mux5~3 , alu1|Mux5~3, Project5, 1
instance = comp, \alu1|Mux5~5 , alu1|Mux5~5, Project5, 1
instance = comp, \alu1|Mux5~6 , alu1|Mux5~6, Project5, 1
instance = comp, \alu1|dataOut~11 , alu1|dataOut~11, Project5, 1
instance = comp, \alu1|Mux27~1 , alu1|Mux27~1, Project5, 1
instance = comp, \alu1|dataOut~13 , alu1|dataOut~13, Project5, 1
instance = comp, \alu1|Mux29~1 , alu1|Mux29~1, Project5, 1
instance = comp, \alu1|dataOut~14 , alu1|dataOut~14, Project5, 1
instance = comp, \alu1|Mux23~1 , alu1|Mux23~1, Project5, 1
instance = comp, \alu1|Mux23~2 , alu1|Mux23~2, Project5, 1
instance = comp, \ioCtrl|switches|Equal2~1 , ioCtrl|switches|Equal2~1, Project5, 1
instance = comp, \ioCtrl|switches|Equal2~2 , ioCtrl|switches|Equal2~2, Project5, 1
instance = comp, \ioCtrl|switches|Equal2~3 , ioCtrl|switches|Equal2~3, Project5, 1
instance = comp, \ioCtrl|switches|swdata~0 , ioCtrl|switches|swdata~0, Project5, 1
instance = comp, \ioCtrl|switches|swdata~2 , ioCtrl|switches|swdata~2, Project5, 1
instance = comp, \ioCtrl|switches|swdata~4 , ioCtrl|switches|swdata~4, Project5, 1
instance = comp, \ioCtrl|switches|swdata~6 , ioCtrl|switches|swdata~6, Project5, 1
instance = comp, \clkdi|counter[6] , clkdi|counter[6], Project5, 1
instance = comp, \clkdi|Equal0~3 , clkdi|Equal0~3, Project5, 1
instance = comp, \clkdi|counter[22] , clkdi|counter[22], Project5, 1
instance = comp, \clkdi|Equal0~6 , clkdi|Equal0~6, Project5, 1
instance = comp, \clkdi|counter[24] , clkdi|counter[24], Project5, 1
instance = comp, \clkdi|counter[26] , clkdi|counter[26], Project5, 1
instance = comp, \clkdi|Equal0~8 , clkdi|Equal0~8, Project5, 1
instance = comp, \alu1|Equal1~3 , alu1|Equal1~3, Project5, 1
instance = comp, \alu1|Equal1~5 , alu1|Equal1~5, Project5, 1
instance = comp, \alu1|Equal1~7 , alu1|Equal1~7, Project5, 1
instance = comp, \pc|dataOut~31 , pc|dataOut~31, Project5, 1
instance = comp, \pc|dataOut~32 , pc|dataOut~32, Project5, 1
instance = comp, \systemReg|data[2][28] , systemReg|data[2][28], Project5, 1
instance = comp, \systemReg|data[1][28] , systemReg|data[1][28], Project5, 1
instance = comp, \systemReg|data[0][28] , systemReg|data[0][28], Project5, 1
instance = comp, \muxMemOut|Mux3~3 , muxMemOut|Mux3~3, Project5, 1
instance = comp, \systemReg|data[3][28] , systemReg|data[3][28], Project5, 1
instance = comp, \muxMemOut|Mux3~4 , muxMemOut|Mux3~4, Project5, 1
instance = comp, \ioCtrl|timer|dBus[12]~2 , ioCtrl|timer|dBus[12]~2, Project5, 1
instance = comp, \systemReg|data[3][12] , systemReg|data[3][12], Project5, 1
instance = comp, \ioCtrl|timer|dBus[27]~3 , ioCtrl|timer|dBus[27]~3, Project5, 1
instance = comp, \ioCtrl|key|dBus[27]~24 , ioCtrl|key|dBus[27]~24, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[27] , pipelineregister|nxtPCOut[27], Project5, 1
instance = comp, \systemReg|data[14][27] , systemReg|data[14][27], Project5, 1
instance = comp, \systemReg|data[12][27] , systemReg|data[12][27], Project5, 1
instance = comp, \muxMemOut|Mux4~1 , muxMemOut|Mux4~1, Project5, 1
instance = comp, \systemReg|data[2][27] , systemReg|data[2][27], Project5, 1
instance = comp, \systemReg|data[1][27] , systemReg|data[1][27], Project5, 1
instance = comp, \systemReg|data[0][27] , systemReg|data[0][27], Project5, 1
instance = comp, \muxMemOut|Mux4~3 , muxMemOut|Mux4~3, Project5, 1
instance = comp, \systemReg|data[3][27] , systemReg|data[3][27], Project5, 1
instance = comp, \muxMemOut|Mux4~4 , muxMemOut|Mux4~4, Project5, 1
instance = comp, \ioCtrl|timer|dBus[26]~4 , ioCtrl|timer|dBus[26]~4, Project5, 1
instance = comp, \ioCtrl|key|dBus[26]~25 , ioCtrl|key|dBus[26]~25, Project5, 1
instance = comp, \ioCtrl|key|dBus[26]~26 , ioCtrl|key|dBus[26]~26, Project5, 1
instance = comp, \muxMemOut|Mux5~0 , muxMemOut|Mux5~0, Project5, 1
instance = comp, \ioCtrl|timer|dBus[25]~5 , ioCtrl|timer|dBus[25]~5, Project5, 1
instance = comp, \systemReg|data[15][25] , systemReg|data[15][25], Project5, 1
instance = comp, \systemReg|data[2][25] , systemReg|data[2][25], Project5, 1
instance = comp, \ioCtrl|timer|dBus[24]~6 , ioCtrl|timer|dBus[24]~6, Project5, 1
instance = comp, \systemReg|data[3][24] , systemReg|data[3][24], Project5, 1
instance = comp, \ioCtrl|key|dBus[23]~30 , ioCtrl|key|dBus[23]~30, Project5, 1
instance = comp, \muxMemOut|Mux8~0 , muxMemOut|Mux8~0, Project5, 1
instance = comp, \systemReg|data[13][23] , systemReg|data[13][23], Project5, 1
instance = comp, \systemReg|data[14][23] , systemReg|data[14][23], Project5, 1
instance = comp, \systemReg|data[12][23] , systemReg|data[12][23], Project5, 1
instance = comp, \muxMemOut|Mux8~1 , muxMemOut|Mux8~1, Project5, 1
instance = comp, \systemReg|data[15][23] , systemReg|data[15][23], Project5, 1
instance = comp, \muxMemOut|Mux8~2 , muxMemOut|Mux8~2, Project5, 1
instance = comp, \systemReg|data[1][23] , systemReg|data[1][23], Project5, 1
instance = comp, \systemReg|data[0][23] , systemReg|data[0][23], Project5, 1
instance = comp, \muxMemOut|Mux8~3 , muxMemOut|Mux8~3, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[22] , pipelineregister|nxtPCOut[22], Project5, 1
instance = comp, \systemReg|data[12][22] , systemReg|data[12][22], Project5, 1
instance = comp, \systemReg|data[15][22] , systemReg|data[15][22], Project5, 1
instance = comp, \systemReg|data[2][22] , systemReg|data[2][22], Project5, 1
instance = comp, \systemReg|data[1][22] , systemReg|data[1][22], Project5, 1
instance = comp, \systemReg|data[0][22] , systemReg|data[0][22], Project5, 1
instance = comp, \muxMemOut|Mux9~3 , muxMemOut|Mux9~3, Project5, 1
instance = comp, \systemReg|data[3][22] , systemReg|data[3][22], Project5, 1
instance = comp, \muxMemOut|Mux9~4 , muxMemOut|Mux9~4, Project5, 1
instance = comp, \ioCtrl|timer|dBus[21]~9 , ioCtrl|timer|dBus[21]~9, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[21] , pipelineregister|nxtPCOut[21], Project5, 1
instance = comp, \muxMemOut|Mux10~0 , muxMemOut|Mux10~0, Project5, 1
instance = comp, \systemReg|data[12][21] , systemReg|data[12][21], Project5, 1
instance = comp, \systemReg|data[15][21] , systemReg|data[15][21], Project5, 1
instance = comp, \systemReg|data[2][21] , systemReg|data[2][21], Project5, 1
instance = comp, \systemReg|data[1][21] , systemReg|data[1][21], Project5, 1
instance = comp, \systemReg|data[0][21] , systemReg|data[0][21], Project5, 1
instance = comp, \muxMemOut|Mux10~3 , muxMemOut|Mux10~3, Project5, 1
instance = comp, \systemReg|data[3][21] , systemReg|data[3][21], Project5, 1
instance = comp, \muxMemOut|Mux10~4 , muxMemOut|Mux10~4, Project5, 1
instance = comp, \muxMemOut|Mux11~0 , muxMemOut|Mux11~0, Project5, 1
instance = comp, \systemReg|data[13][20] , systemReg|data[13][20], Project5, 1
instance = comp, \systemReg|data[2][20] , systemReg|data[2][20], Project5, 1
instance = comp, \systemReg|data[1][20] , systemReg|data[1][20], Project5, 1
instance = comp, \systemReg|data[0][20] , systemReg|data[0][20], Project5, 1
instance = comp, \muxMemOut|Mux11~3 , muxMemOut|Mux11~3, Project5, 1
instance = comp, \systemReg|data[3][20] , systemReg|data[3][20], Project5, 1
instance = comp, \muxMemOut|Mux11~4 , muxMemOut|Mux11~4, Project5, 1
instance = comp, \ioCtrl|timer|dBus[19]~11 , ioCtrl|timer|dBus[19]~11, Project5, 1
instance = comp, \ioCtrl|key|dBus[19]~37 , ioCtrl|key|dBus[19]~37, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[19] , pipelineregister|nxtPCOut[19], Project5, 1
instance = comp, \systemReg|data[12][19] , systemReg|data[12][19], Project5, 1
instance = comp, \systemReg|data[2][19] , systemReg|data[2][19], Project5, 1
instance = comp, \systemReg|data[1][19] , systemReg|data[1][19], Project5, 1
instance = comp, \systemReg|data[0][19] , systemReg|data[0][19], Project5, 1
instance = comp, \muxMemOut|Mux12~3 , muxMemOut|Mux12~3, Project5, 1
instance = comp, \systemReg|data[3][19] , systemReg|data[3][19], Project5, 1
instance = comp, \muxMemOut|Mux12~4 , muxMemOut|Mux12~4, Project5, 1
instance = comp, \ioCtrl|timer|dBus[18]~12 , ioCtrl|timer|dBus[18]~12, Project5, 1
instance = comp, \ioCtrl|key|dBus[18]~38 , ioCtrl|key|dBus[18]~38, Project5, 1
instance = comp, \ioCtrl|key|dBus[18]~39 , ioCtrl|key|dBus[18]~39, Project5, 1
instance = comp, \systemReg|data[13][18] , systemReg|data[13][18], Project5, 1
instance = comp, \systemReg|data[14][18] , systemReg|data[14][18], Project5, 1
instance = comp, \systemReg|data[12][18] , systemReg|data[12][18], Project5, 1
instance = comp, \muxMemOut|Mux13~1 , muxMemOut|Mux13~1, Project5, 1
instance = comp, \systemReg|data[15][18] , systemReg|data[15][18], Project5, 1
instance = comp, \muxMemOut|Mux13~2 , muxMemOut|Mux13~2, Project5, 1
instance = comp, \systemReg|data[2][18] , systemReg|data[2][18], Project5, 1
instance = comp, \systemReg|data[1][18] , systemReg|data[1][18], Project5, 1
instance = comp, \systemReg|data[0][18] , systemReg|data[0][18], Project5, 1
instance = comp, \muxMemOut|Mux13~3 , muxMemOut|Mux13~3, Project5, 1
instance = comp, \systemReg|data[3][18] , systemReg|data[3][18], Project5, 1
instance = comp, \muxMemOut|Mux13~4 , muxMemOut|Mux13~4, Project5, 1
instance = comp, \muxMemOut|Mux13~5 , muxMemOut|Mux13~5, Project5, 1
instance = comp, \ioCtrl|timer|dBus[17]~13 , ioCtrl|timer|dBus[17]~13, Project5, 1
instance = comp, \ioCtrl|key|dBus[17]~40 , ioCtrl|key|dBus[17]~40, Project5, 1
instance = comp, \systemReg|data[14][17] , systemReg|data[14][17], Project5, 1
instance = comp, \systemReg|data[12][17] , systemReg|data[12][17], Project5, 1
instance = comp, \muxMemOut|Mux14~1 , muxMemOut|Mux14~1, Project5, 1
instance = comp, \systemReg|data[3][17] , systemReg|data[3][17], Project5, 1
instance = comp, \ioCtrl|key|dBus[16]~41 , ioCtrl|key|dBus[16]~41, Project5, 1
instance = comp, \systemReg|data[13][16] , systemReg|data[13][16], Project5, 1
instance = comp, \systemReg|data[14][16] , systemReg|data[14][16], Project5, 1
instance = comp, \systemReg|data[12][16] , systemReg|data[12][16], Project5, 1
instance = comp, \muxMemOut|Mux15~1 , muxMemOut|Mux15~1, Project5, 1
instance = comp, \systemReg|data[15][16] , systemReg|data[15][16], Project5, 1
instance = comp, \muxMemOut|Mux15~2 , muxMemOut|Mux15~2, Project5, 1
instance = comp, \systemReg|data[2][16] , systemReg|data[2][16], Project5, 1
instance = comp, \systemReg|data[1][16] , systemReg|data[1][16], Project5, 1
instance = comp, \systemReg|data[0][16] , systemReg|data[0][16], Project5, 1
instance = comp, \muxMemOut|Mux15~3 , muxMemOut|Mux15~3, Project5, 1
instance = comp, \systemReg|data[3][16] , systemReg|data[3][16], Project5, 1
instance = comp, \muxMemOut|Mux15~4 , muxMemOut|Mux15~4, Project5, 1
instance = comp, \muxMemOut|Mux15~5 , muxMemOut|Mux15~5, Project5, 1
instance = comp, \ioCtrl|key|dBus[15]~43 , ioCtrl|key|dBus[15]~43, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[15] , pipelineregister|nxtPCOut[15], Project5, 1
instance = comp, \muxMemOut|Mux16~0 , muxMemOut|Mux16~0, Project5, 1
instance = comp, \systemReg|data[15][15] , systemReg|data[15][15], Project5, 1
instance = comp, \systemReg|data[2][15] , systemReg|data[2][15], Project5, 1
instance = comp, \systemReg|data[1][15] , systemReg|data[1][15], Project5, 1
instance = comp, \systemReg|data[0][15] , systemReg|data[0][15], Project5, 1
instance = comp, \muxMemOut|Mux16~3 , muxMemOut|Mux16~3, Project5, 1
instance = comp, \systemReg|data[3][15] , systemReg|data[3][15], Project5, 1
instance = comp, \muxMemOut|Mux16~4 , muxMemOut|Mux16~4, Project5, 1
instance = comp, \ioCtrl|timer|dBus[14]~16 , ioCtrl|timer|dBus[14]~16, Project5, 1
instance = comp, \ioCtrl|key|dBus[14]~45 , ioCtrl|key|dBus[14]~45, Project5, 1
instance = comp, \ioCtrl|key|dBus[14]~46 , ioCtrl|key|dBus[14]~46, Project5, 1
instance = comp, \systemReg|data[13][14] , systemReg|data[13][14], Project5, 1
instance = comp, \systemReg|data[14][14] , systemReg|data[14][14], Project5, 1
instance = comp, \systemReg|data[12][14] , systemReg|data[12][14], Project5, 1
instance = comp, \muxMemOut|Mux17~1 , muxMemOut|Mux17~1, Project5, 1
instance = comp, \systemReg|data[15][14] , systemReg|data[15][14], Project5, 1
instance = comp, \muxMemOut|Mux17~2 , muxMemOut|Mux17~2, Project5, 1
instance = comp, \systemReg|data[2][14] , systemReg|data[2][14], Project5, 1
instance = comp, \systemReg|data[1][14] , systemReg|data[1][14], Project5, 1
instance = comp, \systemReg|data[0][14] , systemReg|data[0][14], Project5, 1
instance = comp, \muxMemOut|Mux17~3 , muxMemOut|Mux17~3, Project5, 1
instance = comp, \systemReg|data[3][14] , systemReg|data[3][14], Project5, 1
instance = comp, \muxMemOut|Mux17~4 , muxMemOut|Mux17~4, Project5, 1
instance = comp, \muxMemOut|Mux17~5 , muxMemOut|Mux17~5, Project5, 1
instance = comp, \ioCtrl|timer|dBus[13]~17 , ioCtrl|timer|dBus[13]~17, Project5, 1
instance = comp, \ioCtrl|key|dBus[13]~47 , ioCtrl|key|dBus[13]~47, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[13] , pipelineregister|nxtPCOut[13], Project5, 1
instance = comp, \muxMemOut|Mux18~0 , muxMemOut|Mux18~0, Project5, 1
instance = comp, \systemReg|data[15][13] , systemReg|data[15][13], Project5, 1
instance = comp, \systemReg|data[2][13] , systemReg|data[2][13], Project5, 1
instance = comp, \systemReg|data[1][13] , systemReg|data[1][13], Project5, 1
instance = comp, \systemReg|data[0][13] , systemReg|data[0][13], Project5, 1
instance = comp, \muxMemOut|Mux18~3 , muxMemOut|Mux18~3, Project5, 1
instance = comp, \systemReg|data[3][13] , systemReg|data[3][13], Project5, 1
instance = comp, \muxMemOut|Mux18~4 , muxMemOut|Mux18~4, Project5, 1
instance = comp, \ioCtrl|timer|dBus[11]~18 , ioCtrl|timer|dBus[11]~18, Project5, 1
instance = comp, \ioCtrl|key|dBus[11]~48 , ioCtrl|key|dBus[11]~48, Project5, 1
instance = comp, \systemReg|data[14][11] , systemReg|data[14][11], Project5, 1
instance = comp, \systemReg|data[12][11] , systemReg|data[12][11], Project5, 1
instance = comp, \muxMemOut|Mux20~1 , muxMemOut|Mux20~1, Project5, 1
instance = comp, \systemReg|data[14][10] , systemReg|data[14][10], Project5, 1
instance = comp, \systemReg|data[12][10] , systemReg|data[12][10], Project5, 1
instance = comp, \muxMemOut|Mux21~1 , muxMemOut|Mux21~1, Project5, 1
instance = comp, \systemReg|data[2][10] , systemReg|data[2][10], Project5, 1
instance = comp, \systemReg|data[1][10] , systemReg|data[1][10], Project5, 1
instance = comp, \systemReg|data[0][10] , systemReg|data[0][10], Project5, 1
instance = comp, \muxMemOut|Mux21~3 , muxMemOut|Mux21~3, Project5, 1
instance = comp, \systemReg|data[3][10] , systemReg|data[3][10], Project5, 1
instance = comp, \muxMemOut|Mux21~4 , muxMemOut|Mux21~4, Project5, 1
instance = comp, \ioCtrl|key|dBus[9]~51 , ioCtrl|key|dBus[9]~51, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[9] , pipelineregister|nxtPCOut[9], Project5, 1
instance = comp, \muxMemOut|Mux22~0 , muxMemOut|Mux22~0, Project5, 1
instance = comp, \systemReg|data[12][9] , systemReg|data[12][9], Project5, 1
instance = comp, \systemReg|data[15][9] , systemReg|data[15][9], Project5, 1
instance = comp, \systemReg|data[2][9] , systemReg|data[2][9], Project5, 1
instance = comp, \systemReg|data[1][9] , systemReg|data[1][9], Project5, 1
instance = comp, \systemReg|data[0][9] , systemReg|data[0][9], Project5, 1
instance = comp, \muxMemOut|Mux22~3 , muxMemOut|Mux22~3, Project5, 1
instance = comp, \systemReg|data[3][9] , systemReg|data[3][9], Project5, 1
instance = comp, \muxMemOut|Mux22~4 , muxMemOut|Mux22~4, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[8] , pipelineregister|nxtPCOut[8], Project5, 1
instance = comp, \ioCtrl|key|dBus[8]~55 , ioCtrl|key|dBus[8]~55, Project5, 1
instance = comp, \systemReg|data[2][8] , systemReg|data[2][8], Project5, 1
instance = comp, \systemReg|data[1][8] , systemReg|data[1][8], Project5, 1
instance = comp, \systemReg|data[0][8] , systemReg|data[0][8], Project5, 1
instance = comp, \muxMemOut|Mux23~3 , muxMemOut|Mux23~3, Project5, 1
instance = comp, \systemReg|data[3][8] , systemReg|data[3][8], Project5, 1
instance = comp, \muxMemOut|Mux23~4 , muxMemOut|Mux23~4, Project5, 1
instance = comp, \ioCtrl|key|dBus[7]~58 , ioCtrl|key|dBus[7]~58, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[7] , pipelineregister|nxtPCOut[7], Project5, 1
instance = comp, \muxMemOut|Mux24~0 , muxMemOut|Mux24~0, Project5, 1
instance = comp, \systemReg|data[15][7] , systemReg|data[15][7], Project5, 1
instance = comp, \systemReg|data[2][7] , systemReg|data[2][7], Project5, 1
instance = comp, \systemReg|data[1][7] , systemReg|data[1][7], Project5, 1
instance = comp, \systemReg|data[0][7] , systemReg|data[0][7], Project5, 1
instance = comp, \muxMemOut|Mux24~3 , muxMemOut|Mux24~3, Project5, 1
instance = comp, \systemReg|data[3][7] , systemReg|data[3][7], Project5, 1
instance = comp, \muxMemOut|Mux24~4 , muxMemOut|Mux24~4, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[6] , pipelineregister|nxtPCOut[6], Project5, 1
instance = comp, \ioCtrl|key|dBus[6]~60 , ioCtrl|key|dBus[6]~60, Project5, 1
instance = comp, \ioCtrl|timer|dBus[6]~23 , ioCtrl|timer|dBus[6]~23, Project5, 1
instance = comp, \ioCtrl|key|dBus[6]~61 , ioCtrl|key|dBus[6]~61, Project5, 1
instance = comp, \systemReg|data[15][6] , systemReg|data[15][6], Project5, 1
instance = comp, \ioCtrl|key|dBus[5]~62 , ioCtrl|key|dBus[5]~62, Project5, 1
instance = comp, \ioCtrl|timer|dBus[5]~24 , ioCtrl|timer|dBus[5]~24, Project5, 1
instance = comp, \ioCtrl|key|dBus[5]~63 , ioCtrl|key|dBus[5]~63, Project5, 1
instance = comp, \ioCtrl|key|dBus[5]~64 , ioCtrl|key|dBus[5]~64, Project5, 1
instance = comp, \systemReg|data[14][5] , systemReg|data[14][5], Project5, 1
instance = comp, \systemReg|data[12][5] , systemReg|data[12][5], Project5, 1
instance = comp, \muxMemOut|Mux26~1 , muxMemOut|Mux26~1, Project5, 1
instance = comp, \systemReg|data[2][5] , systemReg|data[2][5], Project5, 1
instance = comp, \ioCtrl|timer|dBus[4]~25 , ioCtrl|timer|dBus[4]~25, Project5, 1
instance = comp, \systemReg|data[13][4] , systemReg|data[13][4], Project5, 1
instance = comp, \systemReg|data[14][4] , systemReg|data[14][4], Project5, 1
instance = comp, \systemReg|data[12][4] , systemReg|data[12][4], Project5, 1
instance = comp, \muxMemOut|Mux27~1 , muxMemOut|Mux27~1, Project5, 1
instance = comp, \systemReg|data[15][4] , systemReg|data[15][4], Project5, 1
instance = comp, \muxMemOut|Mux27~2 , muxMemOut|Mux27~2, Project5, 1
instance = comp, \systemReg|data[2][4] , systemReg|data[2][4], Project5, 1
instance = comp, \systemReg|data[1][4] , systemReg|data[1][4], Project5, 1
instance = comp, \systemReg|data[0][4] , systemReg|data[0][4], Project5, 1
instance = comp, \muxMemOut|Mux27~3 , muxMemOut|Mux27~3, Project5, 1
instance = comp, \systemReg|data[3][4] , systemReg|data[3][4], Project5, 1
instance = comp, \muxMemOut|Mux27~4 , muxMemOut|Mux27~4, Project5, 1
instance = comp, \muxMemOut|Mux27~5 , muxMemOut|Mux27~5, Project5, 1
instance = comp, \muxMemOut|Mux28~0 , muxMemOut|Mux28~0, Project5, 1
instance = comp, \systemReg|data[13][3] , systemReg|data[13][3], Project5, 1
instance = comp, \systemReg|data[14][3] , systemReg|data[14][3], Project5, 1
instance = comp, \systemReg|data[12][3] , systemReg|data[12][3], Project5, 1
instance = comp, \muxMemOut|Mux28~1 , muxMemOut|Mux28~1, Project5, 1
instance = comp, \systemReg|data[15][3] , systemReg|data[15][3], Project5, 1
instance = comp, \muxMemOut|Mux28~2 , muxMemOut|Mux28~2, Project5, 1
instance = comp, \systemReg|data[3][3] , systemReg|data[3][3], Project5, 1
instance = comp, \ioCtrl|switches|Equal3~2 , ioCtrl|switches|Equal3~2, Project5, 1
instance = comp, \ioCtrl|switches|dBus[31]~1 , ioCtrl|switches|dBus[31]~1, Project5, 1
instance = comp, \ioCtrl|switches|dBus[2]~2 , ioCtrl|switches|dBus[2]~2, Project5, 1
instance = comp, \systemReg|data[13][2] , systemReg|data[13][2], Project5, 1
instance = comp, \systemReg|data[14][2] , systemReg|data[14][2], Project5, 1
instance = comp, \systemReg|data[12][2] , systemReg|data[12][2], Project5, 1
instance = comp, \muxMemOut|Mux29~1 , muxMemOut|Mux29~1, Project5, 1
instance = comp, \systemReg|data[15][2] , systemReg|data[15][2], Project5, 1
instance = comp, \muxMemOut|Mux29~2 , muxMemOut|Mux29~2, Project5, 1
instance = comp, \systemReg|data[2][2] , systemReg|data[2][2], Project5, 1
instance = comp, \systemReg|data[1][2] , systemReg|data[1][2], Project5, 1
instance = comp, \systemReg|data[0][2] , systemReg|data[0][2], Project5, 1
instance = comp, \muxMemOut|Mux29~3 , muxMemOut|Mux29~3, Project5, 1
instance = comp, \systemReg|data[3][2] , systemReg|data[3][2], Project5, 1
instance = comp, \muxMemOut|Mux29~4 , muxMemOut|Mux29~4, Project5, 1
instance = comp, \muxMemOut|Mux29~5 , muxMemOut|Mux29~5, Project5, 1
instance = comp, \ioCtrl|switches|dBus[1]~3 , ioCtrl|switches|dBus[1]~3, Project5, 1
instance = comp, \ioCtrl|timer|dBus[1]~28 , ioCtrl|timer|dBus[1]~28, Project5, 1
instance = comp, \dataMem|DBUS[1]~5 , dataMem|DBUS[1]~5, Project5, 1
instance = comp, \systemReg|data[14][1] , systemReg|data[14][1], Project5, 1
instance = comp, \systemReg|data[12][1] , systemReg|data[12][1], Project5, 1
instance = comp, \muxMemOut|Mux30~1 , muxMemOut|Mux30~1, Project5, 1
instance = comp, \systemReg|data[1][1] , systemReg|data[1][1], Project5, 1
instance = comp, \systemReg|data[0][1] , systemReg|data[0][1], Project5, 1
instance = comp, \muxMemOut|Mux30~3 , muxMemOut|Mux30~3, Project5, 1
instance = comp, \ioCtrl|switches|dBus[0]~4 , ioCtrl|switches|dBus[0]~4, Project5, 1
instance = comp, \ioCtrl|key|dBus[0]~71 , ioCtrl|key|dBus[0]~71, Project5, 1
instance = comp, \ioCtrl|timer|dBus[0]~29 , ioCtrl|timer|dBus[0]~29, Project5, 1
instance = comp, \dataMem|DBUS[0]~7 , dataMem|DBUS[0]~7, Project5, 1
instance = comp, \dataMem|DBUS[0]~8 , dataMem|DBUS[0]~8, Project5, 1
instance = comp, \systemReg|data[13][0] , systemReg|data[13][0], Project5, 1
instance = comp, \systemReg|data[1][0] , systemReg|data[1][0], Project5, 1
instance = comp, \muxMemOut|Mux31~3 , muxMemOut|Mux31~3, Project5, 1
instance = comp, \ioCtrl|timer|dBus[29]~30 , ioCtrl|timer|dBus[29]~30, Project5, 1
instance = comp, \ioCtrl|key|dBus[29]~72 , ioCtrl|key|dBus[29]~72, Project5, 1
instance = comp, \systemReg|data[14][29] , systemReg|data[14][29], Project5, 1
instance = comp, \systemReg|data[12][29] , systemReg|data[12][29], Project5, 1
instance = comp, \muxMemOut|Mux2~1 , muxMemOut|Mux2~1, Project5, 1
instance = comp, \systemReg|data[2][29] , systemReg|data[2][29], Project5, 1
instance = comp, \systemReg|data[1][29] , systemReg|data[1][29], Project5, 1
instance = comp, \systemReg|data[0][29] , systemReg|data[0][29], Project5, 1
instance = comp, \muxMemOut|Mux2~3 , muxMemOut|Mux2~3, Project5, 1
instance = comp, \systemReg|data[3][29] , systemReg|data[3][29], Project5, 1
instance = comp, \muxMemOut|Mux2~4 , muxMemOut|Mux2~4, Project5, 1
instance = comp, \systemReg|data[12][30] , systemReg|data[12][30], Project5, 1
instance = comp, \systemReg|data[15][30] , systemReg|data[15][30], Project5, 1
instance = comp, \ioCtrl|key|dBus[31]~75 , ioCtrl|key|dBus[31]~75, Project5, 1
instance = comp, \systemReg|data[13][31] , systemReg|data[13][31], Project5, 1
instance = comp, \systemReg|data[14][31] , systemReg|data[14][31], Project5, 1
instance = comp, \systemReg|data[12][31] , systemReg|data[12][31], Project5, 1
instance = comp, \muxMemOut|Mux0~1 , muxMemOut|Mux0~1, Project5, 1
instance = comp, \systemReg|data[15][31] , systemReg|data[15][31], Project5, 1
instance = comp, \muxMemOut|Mux0~2 , muxMemOut|Mux0~2, Project5, 1
instance = comp, \systemReg|data[2][31] , systemReg|data[2][31], Project5, 1
instance = comp, \systemReg|data[1][31] , systemReg|data[1][31], Project5, 1
instance = comp, \systemReg|data[0][31] , systemReg|data[0][31], Project5, 1
instance = comp, \muxMemOut|Mux0~3 , muxMemOut|Mux0~3, Project5, 1
instance = comp, \systemReg|data[3][31] , systemReg|data[3][31], Project5, 1
instance = comp, \muxMemOut|Mux0~4 , muxMemOut|Mux0~4, Project5, 1
instance = comp, \muxMemOut|Mux0~5 , muxMemOut|Mux0~5, Project5, 1
instance = comp, \clkdi|counter~10 , clkdi|counter~10, Project5, 1
instance = comp, \ioCtrl|msClk|clkReg , ioCtrl|msClk|clkReg, Project5, 1
instance = comp, \instMem|data~28 , instMem|data~28, Project5, 1
instance = comp, \systemReg|data[13][0]~0 , systemReg|data[13][0]~0, Project5, 1
instance = comp, \systemReg|data~5 , systemReg|data~5, Project5, 1
instance = comp, \systemReg|data[1][0]~8 , systemReg|data[1][0]~8, Project5, 1
instance = comp, \systemReg|data~11 , systemReg|data~11, Project5, 1
instance = comp, \systemReg|data~14 , systemReg|data~14, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~2 , pipelineregister|nxtPCOut~2, Project5, 1
instance = comp, \systemReg|data~15 , systemReg|data~15, Project5, 1
instance = comp, \systemReg|data~16 , systemReg|data~16, Project5, 1
instance = comp, \systemReg|data~19 , systemReg|data~19, Project5, 1
instance = comp, \systemReg|data~22 , systemReg|data~22, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~7 , pipelineregister|nxtPCOut~7, Project5, 1
instance = comp, \systemReg|data~25 , systemReg|data~25, Project5, 1
instance = comp, \systemReg|data~26 , systemReg|data~26, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~8 , pipelineregister|nxtPCOut~8, Project5, 1
instance = comp, \systemReg|data~27 , systemReg|data~27, Project5, 1
instance = comp, \systemReg|data~28 , systemReg|data~28, Project5, 1
instance = comp, \systemReg|data~29 , systemReg|data~29, Project5, 1
instance = comp, \systemReg|data~30 , systemReg|data~30, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~10 , pipelineregister|nxtPCOut~10, Project5, 1
instance = comp, \systemReg|data~31 , systemReg|data~31, Project5, 1
instance = comp, \systemReg|data~32 , systemReg|data~32, Project5, 1
instance = comp, \pipelineregister|dataOut[18] , pipelineregister|dataOut[18], Project5, 1
instance = comp, \systemReg|data~33 , systemReg|data~33, Project5, 1
instance = comp, \systemReg|data~34 , systemReg|data~34, Project5, 1
instance = comp, \systemReg|data~36 , systemReg|data~36, Project5, 1
instance = comp, \pipelineregister|dataOut[16] , pipelineregister|dataOut[16], Project5, 1
instance = comp, \systemReg|data~37 , systemReg|data~37, Project5, 1
instance = comp, \systemReg|data~38 , systemReg|data~38, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~14 , pipelineregister|nxtPCOut~14, Project5, 1
instance = comp, \systemReg|data~39 , systemReg|data~39, Project5, 1
instance = comp, \systemReg|data~40 , systemReg|data~40, Project5, 1
instance = comp, \pipelineregister|dataOut[14] , pipelineregister|dataOut[14], Project5, 1
instance = comp, \systemReg|data~41 , systemReg|data~41, Project5, 1
instance = comp, \systemReg|data~42 , systemReg|data~42, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~16 , pipelineregister|nxtPCOut~16, Project5, 1
instance = comp, \systemReg|data~43 , systemReg|data~43, Project5, 1
instance = comp, \systemReg|data~44 , systemReg|data~44, Project5, 1
instance = comp, \systemReg|data~47 , systemReg|data~47, Project5, 1
instance = comp, \systemReg|data~48 , systemReg|data~48, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~19 , pipelineregister|nxtPCOut~19, Project5, 1
instance = comp, \systemReg|data~49 , systemReg|data~49, Project5, 1
instance = comp, \systemReg|data~50 , systemReg|data~50, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~20 , pipelineregister|nxtPCOut~20, Project5, 1
instance = comp, \systemReg|data~51 , systemReg|data~51, Project5, 1
instance = comp, \systemReg|data~52 , systemReg|data~52, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~21 , pipelineregister|nxtPCOut~21, Project5, 1
instance = comp, \systemReg|data~53 , systemReg|data~53, Project5, 1
instance = comp, \systemReg|data~54 , systemReg|data~54, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~22 , pipelineregister|nxtPCOut~22, Project5, 1
instance = comp, \systemReg|data~57 , systemReg|data~57, Project5, 1
instance = comp, \pipelineregister|dataOut[4] , pipelineregister|dataOut[4], Project5, 1
instance = comp, \systemReg|data~59 , systemReg|data~59, Project5, 1
instance = comp, \systemReg|data~60 , systemReg|data~60, Project5, 1
instance = comp, \systemReg|data~62 , systemReg|data~62, Project5, 1
instance = comp, \ioCtrl|switches|swctrl~1 , ioCtrl|switches|swctrl~1, Project5, 1
instance = comp, \pipelineregister|dataOut[2] , pipelineregister|dataOut[2], Project5, 1
instance = comp, \systemReg|data~63 , systemReg|data~63, Project5, 1
instance = comp, \systemReg|data~64 , systemReg|data~64, Project5, 1
instance = comp, \systemReg|data~67 , systemReg|data~67, Project5, 1
instance = comp, \systemReg|data~73 , systemReg|data~73, Project5, 1
instance = comp, \systemReg|data~74 , systemReg|data~74, Project5, 1
instance = comp, \pipelineregister|dataOut[31] , pipelineregister|dataOut[31], Project5, 1
instance = comp, \systemReg|data~77 , systemReg|data~77, Project5, 1
instance = comp, \systemReg|data~78 , systemReg|data~78, Project5, 1
instance = comp, \alu1|Mux4~6 , alu1|Mux4~6, Project5, 1
instance = comp, \alu1|Mux5~7 , alu1|Mux5~7, Project5, 1
instance = comp, \alu1|Mux6~6 , alu1|Mux6~6, Project5, 1
instance = comp, \alu1|Mux9~6 , alu1|Mux9~6, Project5, 1
instance = comp, \alu1|Mux14~6 , alu1|Mux14~6, Project5, 1
instance = comp, \alu1|Mux17~10 , alu1|Mux17~10, Project5, 1
instance = comp, \ioCtrl|msClk|counter[3] , ioCtrl|msClk|counter[3], Project5, 1
instance = comp, \ioCtrl|msClk|counter[1] , ioCtrl|msClk|counter[1], Project5, 1
instance = comp, \ioCtrl|msClk|counter[0] , ioCtrl|msClk|counter[0], Project5, 1
instance = comp, \ioCtrl|msClk|counter[2] , ioCtrl|msClk|counter[2], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~0 , ioCtrl|msClk|Equal0~0, Project5, 1
instance = comp, \ioCtrl|msClk|counter[5] , ioCtrl|msClk|counter[5], Project5, 1
instance = comp, \ioCtrl|msClk|counter[7] , ioCtrl|msClk|counter[7], Project5, 1
instance = comp, \ioCtrl|msClk|counter[4] , ioCtrl|msClk|counter[4], Project5, 1
instance = comp, \ioCtrl|msClk|counter[6] , ioCtrl|msClk|counter[6], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~1 , ioCtrl|msClk|Equal0~1, Project5, 1
instance = comp, \ioCtrl|msClk|counter[8] , ioCtrl|msClk|counter[8], Project5, 1
instance = comp, \ioCtrl|msClk|counter[9] , ioCtrl|msClk|counter[9], Project5, 1
instance = comp, \ioCtrl|msClk|counter[10] , ioCtrl|msClk|counter[10], Project5, 1
instance = comp, \ioCtrl|msClk|counter[11] , ioCtrl|msClk|counter[11], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~2 , ioCtrl|msClk|Equal0~2, Project5, 1
instance = comp, \ioCtrl|msClk|counter[13] , ioCtrl|msClk|counter[13], Project5, 1
instance = comp, \ioCtrl|msClk|counter[14] , ioCtrl|msClk|counter[14], Project5, 1
instance = comp, \ioCtrl|msClk|counter[12] , ioCtrl|msClk|counter[12], Project5, 1
instance = comp, \ioCtrl|msClk|counter[15] , ioCtrl|msClk|counter[15], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~3 , ioCtrl|msClk|Equal0~3, Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~4 , ioCtrl|msClk|Equal0~4, Project5, 1
instance = comp, \ioCtrl|msClk|counter[16] , ioCtrl|msClk|counter[16], Project5, 1
instance = comp, \ioCtrl|msClk|counter[17] , ioCtrl|msClk|counter[17], Project5, 1
instance = comp, \ioCtrl|msClk|counter[18] , ioCtrl|msClk|counter[18], Project5, 1
instance = comp, \ioCtrl|msClk|counter[19] , ioCtrl|msClk|counter[19], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~5 , ioCtrl|msClk|Equal0~5, Project5, 1
instance = comp, \ioCtrl|msClk|counter[20] , ioCtrl|msClk|counter[20], Project5, 1
instance = comp, \ioCtrl|msClk|counter[21] , ioCtrl|msClk|counter[21], Project5, 1
instance = comp, \ioCtrl|msClk|counter[22] , ioCtrl|msClk|counter[22], Project5, 1
instance = comp, \ioCtrl|msClk|counter[23] , ioCtrl|msClk|counter[23], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~6 , ioCtrl|msClk|Equal0~6, Project5, 1
instance = comp, \ioCtrl|msClk|counter[26] , ioCtrl|msClk|counter[26], Project5, 1
instance = comp, \ioCtrl|msClk|counter[27] , ioCtrl|msClk|counter[27], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~7 , ioCtrl|msClk|Equal0~7, Project5, 1
instance = comp, \ioCtrl|msClk|counter[28] , ioCtrl|msClk|counter[28], Project5, 1
instance = comp, \ioCtrl|msClk|counter[29] , ioCtrl|msClk|counter[29], Project5, 1
instance = comp, \ioCtrl|msClk|counter[30] , ioCtrl|msClk|counter[30], Project5, 1
instance = comp, \ioCtrl|msClk|counter[31] , ioCtrl|msClk|counter[31], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~8 , ioCtrl|msClk|Equal0~8, Project5, 1
instance = comp, \ioCtrl|msClk|counter[24] , ioCtrl|msClk|counter[24], Project5, 1
instance = comp, \ioCtrl|msClk|counter[25] , ioCtrl|msClk|counter[25], Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~9 , ioCtrl|msClk|Equal0~9, Project5, 1
instance = comp, \ioCtrl|msClk|Equal0~10 , ioCtrl|msClk|Equal0~10, Project5, 1
instance = comp, \ioCtrl|msClk|clkReg~0 , ioCtrl|msClk|clkReg~0, Project5, 1
instance = comp, \pipelineregister|dataOut~11 , pipelineregister|dataOut~11, Project5, 1
instance = comp, \pipelineregister|dataOut~13 , pipelineregister|dataOut~13, Project5, 1
instance = comp, \pipelineregister|dataOut~15 , pipelineregister|dataOut~15, Project5, 1
instance = comp, \pipelineregister|dataOut~24 , pipelineregister|dataOut~24, Project5, 1
instance = comp, \pipelineregister|dataOut~26 , pipelineregister|dataOut~26, Project5, 1
instance = comp, \pipelineregister|dataOut~31 , pipelineregister|dataOut~31, Project5, 1
instance = comp, \ioCtrl|msClk|counter~0 , ioCtrl|msClk|counter~0, Project5, 1
instance = comp, \ioCtrl|msClk|counter~1 , ioCtrl|msClk|counter~1, Project5, 1
instance = comp, \ioCtrl|msClk|counter~2 , ioCtrl|msClk|counter~2, Project5, 1
instance = comp, \ioCtrl|msClk|counter~3 , ioCtrl|msClk|counter~3, Project5, 1
instance = comp, \ioCtrl|msClk|counter~4 , ioCtrl|msClk|counter~4, Project5, 1
instance = comp, \ioCtrl|msClk|counter~5 , ioCtrl|msClk|counter~5, Project5, 1
instance = comp, \ioCtrl|msClk|counter~6 , ioCtrl|msClk|counter~6, Project5, 1
instance = comp, \alu1|Mux3~7 , alu1|Mux3~7, Project5, 1
instance = comp, \alu1|Mux7~14 , alu1|Mux7~14, Project5, 1
instance = comp, \alu1|Mux32~11 , alu1|Mux32~11, Project5, 1
instance = comp, \alu1|Mux32~12 , alu1|Mux32~12, Project5, 1
instance = comp, \alu1|Mux14~7 , alu1|Mux14~7, Project5, 1
instance = comp, \alu1|Mux12~7 , alu1|Mux12~7, Project5, 1
instance = comp, \alu1|Mux8~7 , alu1|Mux8~7, Project5, 1
instance = comp, \alu1|Mux7~15 , alu1|Mux7~15, Project5, 1
instance = comp, \alu1|Mux6~7 , alu1|Mux6~7, Project5, 1
instance = comp, \alu1|Mux5~8 , alu1|Mux5~8, Project5, 1
instance = comp, \ioCtrl|key|dBus[27]~77 , ioCtrl|key|dBus[27]~77, Project5, 1
instance = comp, \ioCtrl|key|dBus[19]~80 , ioCtrl|key|dBus[19]~80, Project5, 1
instance = comp, \ioCtrl|key|dBus[17]~81 , ioCtrl|key|dBus[17]~81, Project5, 1
instance = comp, \ioCtrl|key|dBus[11]~83 , ioCtrl|key|dBus[11]~83, Project5, 1
instance = comp, \ioCtrl|key|dBus[6]~84 , ioCtrl|key|dBus[6]~84, Project5, 1
instance = comp, \ioCtrl|key|dBus[29]~86 , ioCtrl|key|dBus[29]~86, Project5, 1
instance = comp, \cont|Selector3~9 , cont|Selector3~9, Project5, 1
instance = comp, \cont|Selector3~3 , cont|Selector3~3, Project5, 1
instance = comp, \cont|Selector3~6 , cont|Selector3~6, Project5, 1
instance = comp, \SW[2]~I , SW[2], Project5, 1
instance = comp, \ioCtrl|msClk|clkReg~clkctrl , ioCtrl|msClk|clkReg~clkctrl, Project5, 1
instance = comp, \ioCtrl|switches|swdata[9]~feeder , ioCtrl|switches|swdata[9]~feeder, Project5, 1
instance = comp, \regFile|data~444feeder , regFile|data~444feeder, Project5, 1
instance = comp, \regFile|data~492feeder , regFile|data~492feeder, Project5, 1
instance = comp, \regFile|data~76feeder , regFile|data~76feeder, Project5, 1
instance = comp, \regFile|data~120feeder , regFile|data~120feeder, Project5, 1
instance = comp, \regFile|data~85feeder , regFile|data~85feeder, Project5, 1
instance = comp, \regFile|data~73feeder , regFile|data~73feeder, Project5, 1
instance = comp, \regFile|data~105feeder , regFile|data~105feeder, Project5, 1
instance = comp, \regFile|data~101feeder , regFile|data~101feeder, Project5, 1
instance = comp, \regFile|data~98feeder , regFile|data~98feeder, Project5, 1
instance = comp, \regFile|data~450feeder , regFile|data~450feeder, Project5, 1
instance = comp, \regFile|data~96feeder , regFile|data~96feeder, Project5, 1
instance = comp, \systemReg|data[12][27]~feeder , systemReg|data[12][27]~feeder, Project5, 1
instance = comp, \systemReg|data[15][25]~feeder , systemReg|data[15][25]~feeder, Project5, 1
instance = comp, \systemReg|data[0][23]~feeder , systemReg|data[0][23]~feeder, Project5, 1
instance = comp, \systemReg|data[15][22]~feeder , systemReg|data[15][22]~feeder, Project5, 1
instance = comp, \systemReg|data[12][22]~feeder , systemReg|data[12][22]~feeder, Project5, 1
instance = comp, \systemReg|data[0][20]~feeder , systemReg|data[0][20]~feeder, Project5, 1
instance = comp, \systemReg|data[0][19]~feeder , systemReg|data[0][19]~feeder, Project5, 1
instance = comp, \systemReg|data[0][18]~feeder , systemReg|data[0][18]~feeder, Project5, 1
instance = comp, \systemReg|data[12][18]~feeder , systemReg|data[12][18]~feeder, Project5, 1
instance = comp, \systemReg|data[12][17]~feeder , systemReg|data[12][17]~feeder, Project5, 1
instance = comp, \systemReg|data[0][16]~feeder , systemReg|data[0][16]~feeder, Project5, 1
instance = comp, \systemReg|data[15][16]~feeder , systemReg|data[15][16]~feeder, Project5, 1
instance = comp, \systemReg|data[12][16]~feeder , systemReg|data[12][16]~feeder, Project5, 1
instance = comp, \systemReg|data[12][14]~feeder , systemReg|data[12][14]~feeder, Project5, 1
instance = comp, \systemReg|data[0][14]~feeder , systemReg|data[0][14]~feeder, Project5, 1
instance = comp, \systemReg|data[0][13]~feeder , systemReg|data[0][13]~feeder, Project5, 1
instance = comp, \systemReg|data[0][7]~feeder , systemReg|data[0][7]~feeder, Project5, 1
instance = comp, \systemReg|data[15][3]~feeder , systemReg|data[15][3]~feeder, Project5, 1
instance = comp, \systemReg|data[12][3]~feeder , systemReg|data[12][3]~feeder, Project5, 1
instance = comp, \systemReg|data[12][2]~feeder , systemReg|data[12][2]~feeder, Project5, 1
instance = comp, \systemReg|data[15][2]~feeder , systemReg|data[15][2]~feeder, Project5, 1
instance = comp, \systemReg|data[13][0]~feeder , systemReg|data[13][0]~feeder, Project5, 1
instance = comp, \systemReg|data[12][31]~feeder , systemReg|data[12][31]~feeder, Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[8]~feeder , ioCtrl|switches|swdebounce[8]~feeder, Project5, 1
instance = comp, \CLOCK_50~I , CLOCK_50, Project5, 1
instance = comp, \CLOCK_50~clkctrl , CLOCK_50~clkctrl, Project5, 1
instance = comp, \pcLogic|dataOut[2]~0 , pcLogic|dataOut[2]~0, Project5, 1
instance = comp, \pcLogic|dataOut[3]~2 , pcLogic|dataOut[3]~2, Project5, 1
instance = comp, \pcLogic|dataOut[10]~16 , pcLogic|dataOut[10]~16, Project5, 1
instance = comp, \pcLogic|dataOut[9]~14 , pcLogic|dataOut[9]~14, Project5, 1
instance = comp, \pcLogic|dataOut[5]~6 , pcLogic|dataOut[5]~6, Project5, 1
instance = comp, \pc|dataOut[5]~1 , pc|dataOut[5]~1, Project5, 1
instance = comp, \pcLogic|dataOut[11]~18 , pcLogic|dataOut[11]~18, Project5, 1
instance = comp, \bac|branchAddr[10]~16 , bac|branchAddr[10]~16, Project5, 1
instance = comp, \bac|branchAddr[11]~18 , bac|branchAddr[11]~18, Project5, 1
instance = comp, \pc|dataOut[11]~6 , pc|dataOut[11]~6, Project5, 1
instance = comp, \KEY[0]~I , KEY[0], Project5, 1
instance = comp, \instMem|data~5 , instMem|data~5, Project5, 1
instance = comp, \pc|dataOut[2]~7 , pc|dataOut[2]~7, Project5, 1
instance = comp, \instMem|data~16 , instMem|data~16, Project5, 1
instance = comp, \instMem|data~17 , instMem|data~17, Project5, 1
instance = comp, \pipelineregister|spRegAddr~0 , pipelineregister|spRegAddr~0, Project5, 1
instance = comp, \instMem|data~2 , instMem|data~2, Project5, 1
instance = comp, \instMem|data~3 , instMem|data~3, Project5, 1
instance = comp, \instMem|data~4 , instMem|data~4, Project5, 1
instance = comp, \cont|Selector7~0 , cont|Selector7~0, Project5, 1
instance = comp, \cont|Selector4~0 , cont|Selector4~0, Project5, 1
instance = comp, \cont|Selector7~1 , cont|Selector7~1, Project5, 1
instance = comp, \instMem|data~18 , instMem|data~18, Project5, 1
instance = comp, \instMem|data~19 , instMem|data~19, Project5, 1
instance = comp, \cont|Selector6~0 , cont|Selector6~0, Project5, 1
instance = comp, \alu1|Mux17~2 , alu1|Mux17~2, Project5, 1
instance = comp, \pipelineregister|destRegOut[1]~0 , pipelineregister|destRegOut[1]~0, Project5, 1
instance = comp, \instMem|data~11 , instMem|data~11, Project5, 1
instance = comp, \instMem|data~12 , instMem|data~12, Project5, 1
instance = comp, \pipelineregister|destRegOut~3 , pipelineregister|destRegOut~3, Project5, 1
instance = comp, \pipelineregister|destRegOut[1] , pipelineregister|destRegOut[1], Project5, 1
instance = comp, \instMem|data~24 , instMem|data~24, Project5, 1
instance = comp, \cont|regFileWrtEn~0 , cont|regFileWrtEn~0, Project5, 1
instance = comp, \cont|regFileWrtEn~1 , cont|regFileWrtEn~1, Project5, 1
instance = comp, \cont|regFileWrtEn~2 , cont|regFileWrtEn~2, Project5, 1
instance = comp, \pipelineregister|regWrtEnOut , pipelineregister|regWrtEnOut, Project5, 1
instance = comp, \instMem|data~9 , instMem|data~9, Project5, 1
instance = comp, \pipelineregister|destRegOut~1 , pipelineregister|destRegOut~1, Project5, 1
instance = comp, \pipelineregister|destRegOut[0] , pipelineregister|destRegOut[0], Project5, 1
instance = comp, \regFile|data~835 , regFile|data~835, Project5, 1
instance = comp, \regFile|data~482 , regFile|data~482, Project5, 1
instance = comp, \regFile|data~832 , regFile|data~832, Project5, 1
instance = comp, \regFile|data~418 , regFile|data~418, Project5, 1
instance = comp, \cont|Selector2~0 , cont|Selector2~0, Project5, 1
instance = comp, \cont|Selector2~2 , cont|Selector2~2, Project5, 1
instance = comp, \cont|Selector3~24 , cont|Selector3~24, Project5, 1
instance = comp, \regFile|data~386feeder , regFile|data~386feeder, Project5, 1
instance = comp, \regFile|data~834 , regFile|data~834, Project5, 1
instance = comp, \regFile|data~386 , regFile|data~386, Project5, 1
instance = comp, \regFile|data~778 , regFile|data~778, Project5, 1
instance = comp, \regFile|data~779 , regFile|data~779, Project5, 1
instance = comp, \cont|Selector3~23 , cont|Selector3~23, Project5, 1
instance = comp, \cont|Selector0~0 , cont|Selector0~0, Project5, 1
instance = comp, \regFile|data~782 , regFile|data~782, Project5, 1
instance = comp, \alu1|Mux29~2 , alu1|Mux29~2, Project5, 1
instance = comp, \alu1|Mux29~3 , alu1|Mux29~3, Project5, 1
instance = comp, \cont|sndOpcode[3]~1 , cont|sndOpcode[3]~1, Project5, 1
instance = comp, \alu1|Mux17~1 , alu1|Mux17~1, Project5, 1
instance = comp, \pipelineregister|aluOutOut~32 , pipelineregister|aluOutOut~32, Project5, 1
instance = comp, \pipelineregister|aluOutOut[2] , pipelineregister|aluOutOut[2], Project5, 1
instance = comp, \KEY[2]~I , KEY[2], Project5, 1
instance = comp, \ioCtrl|key|kdata~1 , ioCtrl|key|kdata~1, Project5, 1
instance = comp, \ioCtrl|key|kdata[2] , ioCtrl|key|kdata[2], Project5, 1
instance = comp, \ioCtrl|key|dBus[2]~68 , ioCtrl|key|dBus[2]~68, Project5, 1
instance = comp, \ioCtrl|key|kdata~2 , ioCtrl|key|kdata~2, Project5, 1
instance = comp, \ioCtrl|key|kdata[3] , ioCtrl|key|kdata[3], Project5, 1
instance = comp, \KEY[1]~I , KEY[1], Project5, 1
instance = comp, \ioCtrl|key|Equal0~0 , ioCtrl|key|Equal0~0, Project5, 1
instance = comp, \KEY[3]~I , KEY[3], Project5, 1
instance = comp, \ioCtrl|key|Equal0~1 , ioCtrl|key|Equal0~1, Project5, 1
instance = comp, \ioCtrl|key|kctrl~1 , ioCtrl|key|kctrl~1, Project5, 1
instance = comp, \ioCtrl|key|kctrl[2] , ioCtrl|key|kctrl[2], Project5, 1
instance = comp, \ioCtrl|key|dBus[2]~69 , ioCtrl|key|dBus[2]~69, Project5, 1
instance = comp, \instMem|data~8 , instMem|data~8, Project5, 1
instance = comp, \cont|Selector7~4 , cont|Selector7~4, Project5, 1
instance = comp, \pipelineregister|spRegAddr~1 , pipelineregister|spRegAddr~1, Project5, 1
instance = comp, \pipelineregister|spRegAddr[0] , pipelineregister|spRegAddr[0], Project5, 1
instance = comp, \pipelineregister|dataOut~22 , pipelineregister|dataOut~22, Project5, 1
instance = comp, \pipelineregister|dataOut[6] , pipelineregister|dataOut[6], Project5, 1
instance = comp, \systemReg|data[13][0]~1 , systemReg|data[13][0]~1, Project5, 1
instance = comp, \systemReg|data[13][6] , systemReg|data[13][6], Project5, 1
instance = comp, \systemReg|data[14][0]~2 , systemReg|data[14][0]~2, Project5, 1
instance = comp, \systemReg|data[14][6] , systemReg|data[14][6], Project5, 1
instance = comp, \systemReg|data[12][6]~feeder , systemReg|data[12][6]~feeder, Project5, 1
instance = comp, \systemReg|data[12][0]~3 , systemReg|data[12][0]~3, Project5, 1
instance = comp, \systemReg|data[12][6] , systemReg|data[12][6], Project5, 1
instance = comp, \muxMemOut|Mux25~1 , muxMemOut|Mux25~1, Project5, 1
instance = comp, \muxMemOut|Mux25~2 , muxMemOut|Mux25~2, Project5, 1
instance = comp, \instMem|data~7 , instMem|data~7, Project5, 1
instance = comp, \pipelineregister|destRegOut~2 , pipelineregister|destRegOut~2, Project5, 1
instance = comp, \pipelineregister|destRegOut[2] , pipelineregister|destRegOut[2], Project5, 1
instance = comp, \regFile|data~840 , regFile|data~840, Project5, 1
instance = comp, \instMem|data~23 , instMem|data~23, Project5, 1
instance = comp, \pipelineregister|intOp~1 , pipelineregister|intOp~1, Project5, 1
instance = comp, \pipelineregister|intOp[1] , pipelineregister|intOp[1], Project5, 1
instance = comp, \systemReg|data[0][2]~66 , systemReg|data[0][2]~66, Project5, 1
instance = comp, \systemReg|data~70 , systemReg|data~70, Project5, 1
instance = comp, \systemReg|data~71 , systemReg|data~71, Project5, 1
instance = comp, \systemReg|data[0][0] , systemReg|data[0][0], Project5, 1
instance = comp, \systemReg|pcAddrOut~0 , systemReg|pcAddrOut~0, Project5, 1
instance = comp, \systemReg|data[1][0]~9 , systemReg|data[1][0]~9, Project5, 1
instance = comp, \systemReg|data[1][6] , systemReg|data[1][6], Project5, 1
instance = comp, \systemReg|data[0][6]~feeder , systemReg|data[0][6]~feeder, Project5, 1
instance = comp, \systemReg|data[0][2]~10 , systemReg|data[0][2]~10, Project5, 1
instance = comp, \systemReg|data[0][6] , systemReg|data[0][6], Project5, 1
instance = comp, \muxMemOut|Mux25~3 , muxMemOut|Mux25~3, Project5, 1
instance = comp, \systemReg|data~56 , systemReg|data~56, Project5, 1
instance = comp, \systemReg|data[2][25]~6 , systemReg|data[2][25]~6, Project5, 1
instance = comp, \systemReg|data[3][1]~12 , systemReg|data[3][1]~12, Project5, 1
instance = comp, \systemReg|data[3][6] , systemReg|data[3][6], Project5, 1
instance = comp, \systemReg|data~55 , systemReg|data~55, Project5, 1
instance = comp, \systemReg|data[2][25]~7 , systemReg|data[2][25]~7, Project5, 1
instance = comp, \systemReg|data[2][6] , systemReg|data[2][6], Project5, 1
instance = comp, \muxMemOut|Mux25~4 , muxMemOut|Mux25~4, Project5, 1
instance = comp, \muxMemOut|Mux25~5 , muxMemOut|Mux25~5, Project5, 1
instance = comp, \cont|Mux1~2 , cont|Mux1~2, Project5, 1
instance = comp, \pipelineregister|memSelOut[0] , pipelineregister|memSelOut[0], Project5, 1
instance = comp, \cont|Mux3~5 , cont|Mux3~5, Project5, 1
instance = comp, \cont|Mux0~0 , cont|Mux0~0, Project5, 1
instance = comp, \pipelineregister|memSelOut[1] , pipelineregister|memSelOut[1], Project5, 1
instance = comp, \muxMemOut|Mux25~0 , muxMemOut|Mux25~0, Project5, 1
instance = comp, \muxMemOut|Mux25~6 , muxMemOut|Mux25~6, Project5, 1
instance = comp, \regFile|data~486 , regFile|data~486, Project5, 1
instance = comp, \cont|Selector7~2 , cont|Selector7~2, Project5, 1
instance = comp, \cont|Selector7~3 , cont|Selector7~3, Project5, 1
instance = comp, \regFile|data~422 , regFile|data~422, Project5, 1
instance = comp, \regFile|data~748 , regFile|data~748, Project5, 1
instance = comp, \cont|WideOr11~0 , cont|WideOr11~0, Project5, 1
instance = comp, \muxAluIn|dOut[0]~1 , muxAluIn|dOut[0]~1, Project5, 1
instance = comp, \muxAluIn|dOut[6]~47 , muxAluIn|dOut[6]~47, Project5, 1
instance = comp, \alu1|Mux25~0 , alu1|Mux25~0, Project5, 1
instance = comp, \alu1|Mux7~4 , alu1|Mux7~4, Project5, 1
instance = comp, \alu1|Mux17~3 , alu1|Mux17~3, Project5, 1
instance = comp, \alu1|Mux17~4 , alu1|Mux17~4, Project5, 1
instance = comp, \cont|sndOpcode[2]~3 , cont|sndOpcode[2]~3, Project5, 1
instance = comp, \alu1|Mux17~5 , alu1|Mux17~5, Project5, 1
instance = comp, \muxAluIn|dOut[6]~25 , muxAluIn|dOut[6]~25, Project5, 1
instance = comp, \alu1|Add0~22 , alu1|Add0~22, Project5, 1
instance = comp, \regFile|data~836 , regFile|data~836, Project5, 1
instance = comp, \regFile|data~69 , regFile|data~69, Project5, 1
instance = comp, \regFile|data~838 , regFile|data~838, Project5, 1
instance = comp, \regFile|data~5 , regFile|data~5, Project5, 1
instance = comp, \regFile|data~758 , regFile|data~758, Project5, 1
instance = comp, \regFile|data~759 , regFile|data~759, Project5, 1
instance = comp, \pipelineregister|dataOut~23 , pipelineregister|dataOut~23, Project5, 1
instance = comp, \pipelineregister|dataOut[5] , pipelineregister|dataOut[5], Project5, 1
instance = comp, \pipelineregister|dataOut~20 , pipelineregister|dataOut~20, Project5, 1
instance = comp, \pipelineregister|dataOut[8] , pipelineregister|dataOut[8], Project5, 1
instance = comp, \systemReg|data[14][8] , systemReg|data[14][8], Project5, 1
instance = comp, \systemReg|data[12][8] , systemReg|data[12][8], Project5, 1
instance = comp, \muxMemOut|Mux23~1 , muxMemOut|Mux23~1, Project5, 1
instance = comp, \systemReg|data[13][8] , systemReg|data[13][8], Project5, 1
instance = comp, \systemReg|data[15][0]~4 , systemReg|data[15][0]~4, Project5, 1
instance = comp, \systemReg|data[15][8] , systemReg|data[15][8], Project5, 1
instance = comp, \muxMemOut|Mux23~2 , muxMemOut|Mux23~2, Project5, 1
instance = comp, \pipelineregister|spRegAddr~4 , pipelineregister|spRegAddr~4, Project5, 1
instance = comp, \pipelineregister|spRegAddr[2] , pipelineregister|spRegAddr[2], Project5, 1
instance = comp, \muxMemOut|Mux23~5 , muxMemOut|Mux23~5, Project5, 1
instance = comp, \ioCtrl|key|dBus[8]~54 , ioCtrl|key|dBus[8]~54, Project5, 1
instance = comp, \ioCtrl|timer|dBus[8]~21 , ioCtrl|timer|dBus[8]~21, Project5, 1
instance = comp, \ioCtrl|timer|dBus[31]~1 , ioCtrl|timer|dBus[31]~1, Project5, 1
instance = comp, \alu1|Mux15~2 , alu1|Mux15~2, Project5, 1
instance = comp, \cont|Selector11~0 , cont|Selector11~0, Project5, 1
instance = comp, \pipelineregister|dataOut~29 , pipelineregister|dataOut~29, Project5, 1
instance = comp, \pipelineregister|dataOut[29] , pipelineregister|dataOut[29], Project5, 1
instance = comp, \systemReg|data[13][29] , systemReg|data[13][29], Project5, 1
instance = comp, \systemReg|data[15][29] , systemReg|data[15][29], Project5, 1
instance = comp, \muxMemOut|Mux2~2 , muxMemOut|Mux2~2, Project5, 1
instance = comp, \muxMemOut|Mux2~5 , muxMemOut|Mux2~5, Project5, 1
instance = comp, \pc|dataOut[16]~13 , pc|dataOut[16]~13, Project5, 1
instance = comp, \alu1|Mux7~5 , alu1|Mux7~5, Project5, 1
instance = comp, \alu1|Mux7~6 , alu1|Mux7~6, Project5, 1
instance = comp, \alu1|Mux7~7 , alu1|Mux7~7, Project5, 1
instance = comp, \alu1|Mux7~8 , alu1|Mux7~8, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[0]~32 , ioCtrl|timer|tcnt[0]~32, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[0] , ioCtrl|timer|tcnt[0], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[1]~34 , ioCtrl|timer|tcnt[1]~34, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[1] , ioCtrl|timer|tcnt[1], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[2]~36 , ioCtrl|timer|tcnt[2]~36, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[2] , ioCtrl|timer|tcnt[2], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[4]~40 , ioCtrl|timer|tcnt[4]~40, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[4] , ioCtrl|timer|tcnt[4], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[7]~46 , ioCtrl|timer|tcnt[7]~46, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[7] , ioCtrl|timer|tcnt[7], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[9]~50 , ioCtrl|timer|tcnt[9]~50, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[9] , ioCtrl|timer|tcnt[9], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[10]~52 , ioCtrl|timer|tcnt[10]~52, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[11]~54 , ioCtrl|timer|tcnt[11]~54, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[11] , ioCtrl|timer|tcnt[11], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[13]~58 , ioCtrl|timer|tcnt[13]~58, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[13] , ioCtrl|timer|tcnt[13], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[14]~60 , ioCtrl|timer|tcnt[14]~60, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[14] , ioCtrl|timer|tcnt[14], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[15]~62 , ioCtrl|timer|tcnt[15]~62, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[15] , ioCtrl|timer|tcnt[15], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[16]~64 , ioCtrl|timer|tcnt[16]~64, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[16] , ioCtrl|timer|tcnt[16], Project5, 1
instance = comp, \ioCtrl|timer|dBus[16]~14 , ioCtrl|timer|dBus[16]~14, Project5, 1
instance = comp, \ioCtrl|key|dBus[16]~42 , ioCtrl|key|dBus[16]~42, Project5, 1
instance = comp, \muxMemOut|Mux15~0 , muxMemOut|Mux15~0, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~13 , pipelineregister|nxtPCOut~13, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[16] , pipelineregister|nxtPCOut[16], Project5, 1
instance = comp, \muxMemOut|Mux15~6 , muxMemOut|Mux15~6, Project5, 1
instance = comp, \regFile|data~80 , regFile|data~80, Project5, 1
instance = comp, \regFile|data~16 , regFile|data~16, Project5, 1
instance = comp, \regFile|data~837 , regFile|data~837, Project5, 1
instance = comp, \regFile|data~48 , regFile|data~48, Project5, 1
instance = comp, \regFile|data~663 , regFile|data~663, Project5, 1
instance = comp, \regFile|data~664 , regFile|data~664, Project5, 1
instance = comp, \muxAluIn|dOut[16]~16 , muxAluIn|dOut[16]~16, Project5, 1
instance = comp, \regFile|data~400 , regFile|data~400, Project5, 1
instance = comp, \regFile|data~661 , regFile|data~661, Project5, 1
instance = comp, \regFile|data~496 , regFile|data~496, Project5, 1
instance = comp, \regFile|data~662 , regFile|data~662, Project5, 1
instance = comp, \alu1|Add0~12 , alu1|Add0~12, Project5, 1
instance = comp, \pipelineregister|dataOut~14 , pipelineregister|dataOut~14, Project5, 1
instance = comp, \pipelineregister|dataOut[15] , pipelineregister|dataOut[15], Project5, 1
instance = comp, \systemReg|data[12][15] , systemReg|data[12][15], Project5, 1
instance = comp, \systemReg|data[14][15] , systemReg|data[14][15], Project5, 1
instance = comp, \muxMemOut|Mux16~1 , muxMemOut|Mux16~1, Project5, 1
instance = comp, \systemReg|data[13][15] , systemReg|data[13][15], Project5, 1
instance = comp, \muxMemOut|Mux16~2 , muxMemOut|Mux16~2, Project5, 1
instance = comp, \muxMemOut|Mux16~5 , muxMemOut|Mux16~5, Project5, 1
instance = comp, \ioCtrl|timer|dBus[15]~15 , ioCtrl|timer|dBus[15]~15, Project5, 1
instance = comp, \ioCtrl|key|dBus[15]~44 , ioCtrl|key|dBus[15]~44, Project5, 1
instance = comp, \muxMemOut|Mux16~6 , muxMemOut|Mux16~6, Project5, 1
instance = comp, \regFile|data~79feeder , regFile|data~79feeder, Project5, 1
instance = comp, \regFile|data~79 , regFile|data~79, Project5, 1
instance = comp, \regFile|data~15 , regFile|data~15, Project5, 1
instance = comp, \regFile|data~672 , regFile|data~672, Project5, 1
instance = comp, \regFile|data~111feeder , regFile|data~111feeder, Project5, 1
instance = comp, \regFile|data~839 , regFile|data~839, Project5, 1
instance = comp, \regFile|data~111 , regFile|data~111, Project5, 1
instance = comp, \regFile|data~673 , regFile|data~673, Project5, 1
instance = comp, \muxAluIn|dOut[15]~17 , muxAluIn|dOut[15]~17, Project5, 1
instance = comp, \cont|WideOr1~1 , cont|WideOr1~1, Project5, 1
instance = comp, \cont|sndOpcode[0]~0 , cont|sndOpcode[0]~0, Project5, 1
instance = comp, \alu1|Add0~13 , alu1|Add0~13, Project5, 1
instance = comp, \muxAluIn|dOut[14]~18 , muxAluIn|dOut[14]~18, Project5, 1
instance = comp, \muxAluIn|dOut[14]~37 , muxAluIn|dOut[14]~37, Project5, 1
instance = comp, \regFile|data~78 , regFile|data~78, Project5, 1
instance = comp, \regFile|data~110 , regFile|data~110, Project5, 1
instance = comp, \regFile|data~677 , regFile|data~677, Project5, 1
instance = comp, \regFile|data~678 , regFile|data~678, Project5, 1
instance = comp, \alu1|Mux17~9 , alu1|Mux17~9, Project5, 1
instance = comp, \alu1|Mux17~6 , alu1|Mux17~6, Project5, 1
instance = comp, \pipelineregister|aluOutOut~16 , pipelineregister|aluOutOut~16, Project5, 1
instance = comp, \pipelineregister|aluOutOut[14] , pipelineregister|aluOutOut[14], Project5, 1
instance = comp, \muxMemOut|Mux17~0 , muxMemOut|Mux17~0, Project5, 1
instance = comp, \pcLogic|dataOut[12]~20 , pcLogic|dataOut[12]~20, Project5, 1
instance = comp, \pcLogic|dataOut[13]~22 , pcLogic|dataOut[13]~22, Project5, 1
instance = comp, \bac|branchAddr[13]~22 , bac|branchAddr[13]~22, Project5, 1
instance = comp, \pc|dataOut[13]~10 , pc|dataOut[13]~10, Project5, 1
instance = comp, \cont|Selector10~0 , cont|Selector10~0, Project5, 1
instance = comp, \muxAluIn|dOut[13]~19 , muxAluIn|dOut[13]~19, Project5, 1
instance = comp, \ioCtrl|key|dBus[13]~82 , ioCtrl|key|dBus[13]~82, Project5, 1
instance = comp, \regFile|data~109 , regFile|data~109, Project5, 1
instance = comp, \regFile|data~13 , regFile|data~13, Project5, 1
instance = comp, \regFile|data~690 , regFile|data~690, Project5, 1
instance = comp, \regFile|data~77 , regFile|data~77, Project5, 1
instance = comp, \regFile|data~691 , regFile|data~691, Project5, 1
instance = comp, \pipelineregister|dataOut~16 , pipelineregister|dataOut~16, Project5, 1
instance = comp, \pipelineregister|dataOut[13] , pipelineregister|dataOut[13], Project5, 1
instance = comp, \systemReg|data[14][13] , systemReg|data[14][13], Project5, 1
instance = comp, \systemReg|data[12][13]~feeder , systemReg|data[12][13]~feeder, Project5, 1
instance = comp, \systemReg|data[12][13] , systemReg|data[12][13], Project5, 1
instance = comp, \muxMemOut|Mux18~1 , muxMemOut|Mux18~1, Project5, 1
instance = comp, \systemReg|data[13][13] , systemReg|data[13][13], Project5, 1
instance = comp, \muxMemOut|Mux18~2 , muxMemOut|Mux18~2, Project5, 1
instance = comp, \muxMemOut|Mux18~5 , muxMemOut|Mux18~5, Project5, 1
instance = comp, \muxMemOut|Mux18~6 , muxMemOut|Mux18~6, Project5, 1
instance = comp, \regFile|data~493 , regFile|data~493, Project5, 1
instance = comp, \regFile|data~429 , regFile|data~429, Project5, 1
instance = comp, \regFile|data~689 , regFile|data~689, Project5, 1
instance = comp, \muxAluIn|dOut[13]~34 , muxAluIn|dOut[13]~34, Project5, 1
instance = comp, \regFile|data~45 , regFile|data~45, Project5, 1
instance = comp, \regFile|data~685 , regFile|data~685, Project5, 1
instance = comp, \regFile|data~686 , regFile|data~686, Project5, 1
instance = comp, \regFile|data~684 , regFile|data~684, Project5, 1
instance = comp, \regFile|data~687 , regFile|data~687, Project5, 1
instance = comp, \alu1|Mux18~3 , alu1|Mux18~3, Project5, 1
instance = comp, \alu1|Mux18~4 , alu1|Mux18~4, Project5, 1
instance = comp, \pc|dataOut[23]~29 , pc|dataOut[23]~29, Project5, 1
instance = comp, \cont|Mux3~8 , cont|Mux3~8, Project5, 1
instance = comp, \cont|pcSel[1]~0 , cont|pcSel[1]~0, Project5, 1
instance = comp, \pc|dataOut[23]~30 , pc|dataOut[23]~30, Project5, 1
instance = comp, \pc|dataOut[13] , pc|dataOut[13], Project5, 1
instance = comp, \pcLogic|dataOut[14]~24 , pcLogic|dataOut[14]~24, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~15 , pipelineregister|nxtPCOut~15, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[14] , pipelineregister|nxtPCOut[14], Project5, 1
instance = comp, \muxMemOut|Mux17~6 , muxMemOut|Mux17~6, Project5, 1
instance = comp, \regFile|data~430 , regFile|data~430, Project5, 1
instance = comp, \regFile|data~833 , regFile|data~833, Project5, 1
instance = comp, \regFile|data~462 , regFile|data~462, Project5, 1
instance = comp, \regFile|data~398 , regFile|data~398, Project5, 1
instance = comp, \regFile|data~679 , regFile|data~679, Project5, 1
instance = comp, \regFile|data~680 , regFile|data~680, Project5, 1
instance = comp, \alu1|Add0~14 , alu1|Add0~14, Project5, 1
instance = comp, \alu1|Add0~15 , alu1|Add0~15, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~1 , pipelineregister|nxtPCOut~1, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[12] , pipelineregister|nxtPCOut[12], Project5, 1
instance = comp, \systemReg|data~13 , systemReg|data~13, Project5, 1
instance = comp, \systemReg|data[2][12] , systemReg|data[2][12], Project5, 1
instance = comp, \instMem|data~13 , instMem|data~13, Project5, 1
instance = comp, \instMem|data~14 , instMem|data~14, Project5, 1
instance = comp, \instMem|data~15 , instMem|data~15, Project5, 1
instance = comp, \pipelineregister|spRegAddr~2 , pipelineregister|spRegAddr~2, Project5, 1
instance = comp, \pipelineregister|spRegAddr~3 , pipelineregister|spRegAddr~3, Project5, 1
instance = comp, \pipelineregister|spRegAddr[1] , pipelineregister|spRegAddr[1], Project5, 1
instance = comp, \regFile|data~108feeder , regFile|data~108feeder, Project5, 1
instance = comp, \regFile|data~108 , regFile|data~108, Project5, 1
instance = comp, \regFile|data~44 , regFile|data~44, Project5, 1
instance = comp, \regFile|data~12 , regFile|data~12, Project5, 1
instance = comp, \regFile|data~553 , regFile|data~553, Project5, 1
instance = comp, \regFile|data~554 , regFile|data~554, Project5, 1
instance = comp, \regFile|data~396 , regFile|data~396, Project5, 1
instance = comp, \regFile|data~460 , regFile|data~460, Project5, 1
instance = comp, \regFile|data~555 , regFile|data~555, Project5, 1
instance = comp, \regFile|data~556 , regFile|data~556, Project5, 1
instance = comp, \pipelineregister|dataOut~1 , pipelineregister|dataOut~1, Project5, 1
instance = comp, \pipelineregister|dataOut[12] , pipelineregister|dataOut[12], Project5, 1
instance = comp, \systemReg|data[0][12] , systemReg|data[0][12], Project5, 1
instance = comp, \systemReg|data[1][12] , systemReg|data[1][12], Project5, 1
instance = comp, \muxMemOut|Mux19~3 , muxMemOut|Mux19~3, Project5, 1
instance = comp, \muxMemOut|Mux19~4 , muxMemOut|Mux19~4, Project5, 1
instance = comp, \systemReg|data[15][12]~feeder , systemReg|data[15][12]~feeder, Project5, 1
instance = comp, \systemReg|data[15][12] , systemReg|data[15][12], Project5, 1
instance = comp, \systemReg|data[13][12] , systemReg|data[13][12], Project5, 1
instance = comp, \systemReg|data[12][12] , systemReg|data[12][12], Project5, 1
instance = comp, \systemReg|data[14][12] , systemReg|data[14][12], Project5, 1
instance = comp, \muxMemOut|Mux19~1 , muxMemOut|Mux19~1, Project5, 1
instance = comp, \muxMemOut|Mux19~2 , muxMemOut|Mux19~2, Project5, 1
instance = comp, \muxMemOut|Mux19~5 , muxMemOut|Mux19~5, Project5, 1
instance = comp, \clkdi|Add0~0 , clkdi|Add0~0, Project5, 1
instance = comp, \clkdi|counter~1 , clkdi|counter~1, Project5, 1
instance = comp, \clkdi|counter[0] , clkdi|counter[0], Project5, 1
instance = comp, \clkdi|Add0~2 , clkdi|Add0~2, Project5, 1
instance = comp, \clkdi|counter[1] , clkdi|counter[1], Project5, 1
instance = comp, \clkdi|Add0~4 , clkdi|Add0~4, Project5, 1
instance = comp, \clkdi|counter[2] , clkdi|counter[2], Project5, 1
instance = comp, \clkdi|Add0~6 , clkdi|Add0~6, Project5, 1
instance = comp, \clkdi|Add0~8 , clkdi|Add0~8, Project5, 1
instance = comp, \clkdi|counter[4] , clkdi|counter[4], Project5, 1
instance = comp, \clkdi|Add0~10 , clkdi|Add0~10, Project5, 1
instance = comp, \clkdi|Add0~14 , clkdi|Add0~14, Project5, 1
instance = comp, \clkdi|counter~0 , clkdi|counter~0, Project5, 1
instance = comp, \clkdi|counter[7] , clkdi|counter[7], Project5, 1
instance = comp, \clkdi|Add0~16 , clkdi|Add0~16, Project5, 1
instance = comp, \clkdi|Add0~18 , clkdi|Add0~18, Project5, 1
instance = comp, \clkdi|counter[9] , clkdi|counter[9], Project5, 1
instance = comp, \clkdi|Add0~20 , clkdi|Add0~20, Project5, 1
instance = comp, \clkdi|Add0~22 , clkdi|Add0~22, Project5, 1
instance = comp, \clkdi|counter[11] , clkdi|counter[11], Project5, 1
instance = comp, \clkdi|Add0~24 , clkdi|Add0~24, Project5, 1
instance = comp, \clkdi|counter~2 , clkdi|counter~2, Project5, 1
instance = comp, \clkdi|counter[12] , clkdi|counter[12], Project5, 1
instance = comp, \clkdi|Add0~26 , clkdi|Add0~26, Project5, 1
instance = comp, \clkdi|counter~3 , clkdi|counter~3, Project5, 1
instance = comp, \clkdi|counter[13] , clkdi|counter[13], Project5, 1
instance = comp, \clkdi|Add0~28 , clkdi|Add0~28, Project5, 1
instance = comp, \clkdi|counter~4 , clkdi|counter~4, Project5, 1
instance = comp, \clkdi|counter[14] , clkdi|counter[14], Project5, 1
instance = comp, \clkdi|Add0~30 , clkdi|Add0~30, Project5, 1
instance = comp, \clkdi|counter~5 , clkdi|counter~5, Project5, 1
instance = comp, \clkdi|counter[15] , clkdi|counter[15], Project5, 1
instance = comp, \clkdi|Add0~32 , clkdi|Add0~32, Project5, 1
instance = comp, \clkdi|counter[16] , clkdi|counter[16], Project5, 1
instance = comp, \clkdi|Add0~34 , clkdi|Add0~34, Project5, 1
instance = comp, \clkdi|counter~6 , clkdi|counter~6, Project5, 1
instance = comp, \clkdi|counter[17] , clkdi|counter[17], Project5, 1
instance = comp, \clkdi|Add0~36 , clkdi|Add0~36, Project5, 1
instance = comp, \clkdi|counter[18] , clkdi|counter[18], Project5, 1
instance = comp, \clkdi|Add0~38 , clkdi|Add0~38, Project5, 1
instance = comp, \clkdi|counter~7 , clkdi|counter~7, Project5, 1
instance = comp, \clkdi|counter[19] , clkdi|counter[19], Project5, 1
instance = comp, \clkdi|Add0~40 , clkdi|Add0~40, Project5, 1
instance = comp, \clkdi|counter~8 , clkdi|counter~8, Project5, 1
instance = comp, \clkdi|counter[20] , clkdi|counter[20], Project5, 1
instance = comp, \clkdi|Add0~42 , clkdi|Add0~42, Project5, 1
instance = comp, \clkdi|counter~9 , clkdi|counter~9, Project5, 1
instance = comp, \clkdi|counter[21] , clkdi|counter[21], Project5, 1
instance = comp, \clkdi|Add0~46 , clkdi|Add0~46, Project5, 1
instance = comp, \clkdi|counter~11 , clkdi|counter~11, Project5, 1
instance = comp, \clkdi|counter[23] , clkdi|counter[23], Project5, 1
instance = comp, \clkdi|Add0~50 , clkdi|Add0~50, Project5, 1
instance = comp, \clkdi|counter~12 , clkdi|counter~12, Project5, 1
instance = comp, \clkdi|counter[25] , clkdi|counter[25], Project5, 1
instance = comp, \clkdi|Add0~54 , clkdi|Add0~54, Project5, 1
instance = comp, \clkdi|counter[27] , clkdi|counter[27], Project5, 1
instance = comp, \clkdi|Add0~56 , clkdi|Add0~56, Project5, 1
instance = comp, \clkdi|counter[28] , clkdi|counter[28], Project5, 1
instance = comp, \clkdi|Add0~58 , clkdi|Add0~58, Project5, 1
instance = comp, \clkdi|counter[29] , clkdi|counter[29], Project5, 1
instance = comp, \clkdi|Add0~60 , clkdi|Add0~60, Project5, 1
instance = comp, \clkdi|counter[30] , clkdi|counter[30], Project5, 1
instance = comp, \clkdi|Add0~62 , clkdi|Add0~62, Project5, 1
instance = comp, \clkdi|counter[31] , clkdi|counter[31], Project5, 1
instance = comp, \clkdi|Equal0~9 , clkdi|Equal0~9, Project5, 1
instance = comp, \clkdi|counter[5] , clkdi|counter[5], Project5, 1
instance = comp, \clkdi|Equal0~0 , clkdi|Equal0~0, Project5, 1
instance = comp, \clkdi|counter[3] , clkdi|counter[3], Project5, 1
instance = comp, \clkdi|Equal0~1 , clkdi|Equal0~1, Project5, 1
instance = comp, \clkdi|counter[10] , clkdi|counter[10], Project5, 1
instance = comp, \clkdi|counter[8] , clkdi|counter[8], Project5, 1
instance = comp, \clkdi|Equal0~2 , clkdi|Equal0~2, Project5, 1
instance = comp, \clkdi|Equal0~4 , clkdi|Equal0~4, Project5, 1
instance = comp, \clkdi|Equal0~5 , clkdi|Equal0~5, Project5, 1
instance = comp, \clkdi|Equal0~7 , clkdi|Equal0~7, Project5, 1
instance = comp, \clkdi|Equal0~10 , clkdi|Equal0~10, Project5, 1
instance = comp, \clkdi|clkReg~0 , clkdi|clkReg~0, Project5, 1
instance = comp, \clkdi|clkReg , clkdi|clkReg, Project5, 1
instance = comp, \clkdi|clkReg~clkctrl , clkdi|clkReg~clkctrl, Project5, 1
instance = comp, \alu1|Mux32~5 , alu1|Mux32~5, Project5, 1
instance = comp, \alu1|Mux32~6 , alu1|Mux32~6, Project5, 1
instance = comp, \alu1|Mux32~7 , alu1|Mux32~7, Project5, 1
instance = comp, \alu1|Mux31~3 , alu1|Mux31~3, Project5, 1
instance = comp, \pc|dataOut~40 , pc|dataOut~40, Project5, 1
instance = comp, \pc|dataOut[0]~39 , pc|dataOut[0]~39, Project5, 1
instance = comp, \pc|dataOut[0] , pc|dataOut[0], Project5, 1
instance = comp, \pipelineregister|nxtPCOut~28 , pipelineregister|nxtPCOut~28, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[0] , pipelineregister|nxtPCOut[0], Project5, 1
instance = comp, \pipelineregister|dataOut~28 , pipelineregister|dataOut~28, Project5, 1
instance = comp, \pipelineregister|dataOut[0] , pipelineregister|dataOut[0], Project5, 1
instance = comp, \systemReg|data[15][0] , systemReg|data[15][0], Project5, 1
instance = comp, \systemReg|data[14][0] , systemReg|data[14][0], Project5, 1
instance = comp, \systemReg|data[12][0] , systemReg|data[12][0], Project5, 1
instance = comp, \muxMemOut|Mux31~1 , muxMemOut|Mux31~1, Project5, 1
instance = comp, \muxMemOut|Mux31~2 , muxMemOut|Mux31~2, Project5, 1
instance = comp, \systemReg|data~72 , systemReg|data~72, Project5, 1
instance = comp, \systemReg|data[3][0] , systemReg|data[3][0], Project5, 1
instance = comp, \systemReg|data~69 , systemReg|data~69, Project5, 1
instance = comp, \systemReg|data[2][0] , systemReg|data[2][0], Project5, 1
instance = comp, \muxMemOut|Mux31~4 , muxMemOut|Mux31~4, Project5, 1
instance = comp, \muxMemOut|Mux31~5 , muxMemOut|Mux31~5, Project5, 1
instance = comp, \muxMemOut|Mux31~0 , muxMemOut|Mux31~0, Project5, 1
instance = comp, \muxMemOut|Mux31~6 , muxMemOut|Mux31~6, Project5, 1
instance = comp, \regFile|data~480 , regFile|data~480, Project5, 1
instance = comp, \regFile|data~448feeder , regFile|data~448feeder, Project5, 1
instance = comp, \regFile|data~448 , regFile|data~448, Project5, 1
instance = comp, \regFile|data~384feeder , regFile|data~384feeder, Project5, 1
instance = comp, \regFile|data~384 , regFile|data~384, Project5, 1
instance = comp, \regFile|data~801 , regFile|data~801, Project5, 1
instance = comp, \regFile|data~802 , regFile|data~802, Project5, 1
instance = comp, \alu1|Add0~28 , alu1|Add0~28, Project5, 1
instance = comp, \alu1|Add0~30 , alu1|Add0~30, Project5, 1
instance = comp, \alu1|Add0~31 , alu1|Add0~31, Project5, 1
instance = comp, \regFile|data~64feeder , regFile|data~64feeder, Project5, 1
instance = comp, \regFile|data~64 , regFile|data~64, Project5, 1
instance = comp, \regFile|data~32feeder , regFile|data~32feeder, Project5, 1
instance = comp, \regFile|data~32 , regFile|data~32, Project5, 1
instance = comp, \regFile|data~0feeder , regFile|data~0feeder, Project5, 1
instance = comp, \regFile|data~0 , regFile|data~0, Project5, 1
instance = comp, \regFile|data~803 , regFile|data~803, Project5, 1
instance = comp, \regFile|data~804 , regFile|data~804, Project5, 1
instance = comp, \muxAluIn|dOut[0]~31 , muxAluIn|dOut[0]~31, Project5, 1
instance = comp, \muxAluIn|dOut[0]~41 , muxAluIn|dOut[0]~41, Project5, 1
instance = comp, \alu1|Mux32~8 , alu1|Mux32~8, Project5, 1
instance = comp, \alu1|Mux32~9 , alu1|Mux32~9, Project5, 1
instance = comp, \alu1|Mux31~2 , alu1|Mux31~2, Project5, 1
instance = comp, \pipelineregister|aluOutOut~5 , pipelineregister|aluOutOut~5, Project5, 1
instance = comp, \pipelineregister|aluOutOut[0] , pipelineregister|aluOutOut[0], Project5, 1
instance = comp, \pc|dataOut~37 , pc|dataOut~37, Project5, 1
instance = comp, \pc|dataOut~38 , pc|dataOut~38, Project5, 1
instance = comp, \pc|dataOut[1] , pc|dataOut[1], Project5, 1
instance = comp, \pipelineregister|nxtPCOut~27 , pipelineregister|nxtPCOut~27, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[1] , pipelineregister|nxtPCOut[1], Project5, 1
instance = comp, \muxMemOut|Mux30~0 , muxMemOut|Mux30~0, Project5, 1
instance = comp, \pipelineregister|dataOut~27 , pipelineregister|dataOut~27, Project5, 1
instance = comp, \pipelineregister|dataOut[1] , pipelineregister|dataOut[1], Project5, 1
instance = comp, \systemReg|data~65 , systemReg|data~65, Project5, 1
instance = comp, \systemReg|data[2][1] , systemReg|data[2][1], Project5, 1
instance = comp, \systemReg|data~68 , systemReg|data~68, Project5, 1
instance = comp, \systemReg|data[3][1] , systemReg|data[3][1], Project5, 1
instance = comp, \muxMemOut|Mux30~4 , muxMemOut|Mux30~4, Project5, 1
instance = comp, \systemReg|data[13][1] , systemReg|data[13][1], Project5, 1
instance = comp, \systemReg|data[15][1] , systemReg|data[15][1], Project5, 1
instance = comp, \muxMemOut|Mux30~2 , muxMemOut|Mux30~2, Project5, 1
instance = comp, \muxMemOut|Mux30~5 , muxMemOut|Mux30~5, Project5, 1
instance = comp, \muxMemOut|Mux30~6 , muxMemOut|Mux30~6, Project5, 1
instance = comp, \regFile|data~449 , regFile|data~449, Project5, 1
instance = comp, \regFile|data~792 , regFile|data~792, Project5, 1
instance = comp, \regFile|data~417 , regFile|data~417, Project5, 1
instance = comp, \regFile|data~793 , regFile|data~793, Project5, 1
instance = comp, \muxAluIn|dOut[1]~30 , muxAluIn|dOut[1]~30, Project5, 1
instance = comp, \muxAluIn|dOut[1]~42 , muxAluIn|dOut[1]~42, Project5, 1
instance = comp, \regFile|data~385 , regFile|data~385, Project5, 1
instance = comp, \regFile|data~787 , regFile|data~787, Project5, 1
instance = comp, \regFile|data~788 , regFile|data~788, Project5, 1
instance = comp, \regFile|data~791 , regFile|data~791, Project5, 1
instance = comp, \alu1|Mux30~3 , alu1|Mux30~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~6 , pipelineregister|aluOutOut~6, Project5, 1
instance = comp, \pipelineregister|aluOutOut~7 , pipelineregister|aluOutOut~7, Project5, 1
instance = comp, \pipelineregister|aluOutOut[1]~feeder , pipelineregister|aluOutOut[1]~feeder, Project5, 1
instance = comp, \pipelineregister|aluOutOut[1] , pipelineregister|aluOutOut[1], Project5, 1
instance = comp, \ioCtrl|key|dBus[3]~67 , ioCtrl|key|dBus[3]~67, Project5, 1
instance = comp, \ioCtrl|timer|dBus[3]~26 , ioCtrl|timer|dBus[3]~26, Project5, 1
instance = comp, \SW[3]~I , SW[3], Project5, 1
instance = comp, \SW[6]~I , SW[6], Project5, 1
instance = comp, \SW[7]~I , SW[7], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[6] , ioCtrl|switches|swdebounce[6], Project5, 1
instance = comp, \ioCtrl|switches|Equal2~5 , ioCtrl|switches|Equal2~5, Project5, 1
instance = comp, \SW[5]~I , SW[5], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[5] , ioCtrl|switches|swdebounce[5], Project5, 1
instance = comp, \SW[4]~I , SW[4], Project5, 1
instance = comp, \ioCtrl|switches|Equal2~4 , ioCtrl|switches|Equal2~4, Project5, 1
instance = comp, \SW[9]~I , SW[9], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[9] , ioCtrl|switches|swdebounce[9], Project5, 1
instance = comp, \SW[8]~I , SW[8], Project5, 1
instance = comp, \ioCtrl|switches|Equal2~0 , ioCtrl|switches|Equal2~0, Project5, 1
instance = comp, \ioCtrl|switches|Equal2~6 , ioCtrl|switches|Equal2~6, Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[9]~0 , ioCtrl|switches|swdebounce[9]~0, Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[3] , ioCtrl|switches|swdebounce[3], Project5, 1
instance = comp, \ioCtrl|switches|swdata~5 , ioCtrl|switches|swdata~5, Project5, 1
instance = comp, \ioCtrl|switches|swdata[3]~feeder , ioCtrl|switches|swdata[3]~feeder, Project5, 1
instance = comp, \ioCtrl|switches|oneTimeSwInit~feeder , ioCtrl|switches|oneTimeSwInit~feeder, Project5, 1
instance = comp, \ioCtrl|switches|oneTimeSwInit , ioCtrl|switches|oneTimeSwInit, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[0]~32 , ioCtrl|switches|swcounter[0]~32, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[7]~47 , ioCtrl|switches|swcounter[7]~47, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[8]~49 , ioCtrl|switches|swcounter[8]~49, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[9]~51 , ioCtrl|switches|swcounter[9]~51, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[9] , ioCtrl|switches|swcounter[9], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[10]~53 , ioCtrl|switches|swcounter[10]~53, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[11]~55 , ioCtrl|switches|swcounter[11]~55, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[11] , ioCtrl|switches|swcounter[11], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[13]~59 , ioCtrl|switches|swcounter[13]~59, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[13] , ioCtrl|switches|swcounter[13], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[14]~61 , ioCtrl|switches|swcounter[14]~61, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[14] , ioCtrl|switches|swcounter[14], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[15]~63 , ioCtrl|switches|swcounter[15]~63, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[15] , ioCtrl|switches|swcounter[15], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[16]~65 , ioCtrl|switches|swcounter[16]~65, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[16] , ioCtrl|switches|swcounter[16], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[17]~67 , ioCtrl|switches|swcounter[17]~67, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[17] , ioCtrl|switches|swcounter[17], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[18]~69 , ioCtrl|switches|swcounter[18]~69, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[18] , ioCtrl|switches|swcounter[18], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[20]~73 , ioCtrl|switches|swcounter[20]~73, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[20] , ioCtrl|switches|swcounter[20], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[21]~75 , ioCtrl|switches|swcounter[21]~75, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[23]~79 , ioCtrl|switches|swcounter[23]~79, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[23] , ioCtrl|switches|swcounter[23], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[24]~81 , ioCtrl|switches|swcounter[24]~81, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[25]~83 , ioCtrl|switches|swcounter[25]~83, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[25] , ioCtrl|switches|swcounter[25], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[24] , ioCtrl|switches|swcounter[24], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[26]~85 , ioCtrl|switches|swcounter[26]~85, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[26] , ioCtrl|switches|swcounter[26], Project5, 1
instance = comp, \ioCtrl|switches|Equal0~7 , ioCtrl|switches|Equal0~7, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[21] , ioCtrl|switches|swcounter[21], Project5, 1
instance = comp, \ioCtrl|switches|Equal0~6 , ioCtrl|switches|Equal0~6, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[27]~87 , ioCtrl|switches|swcounter[27]~87, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[27] , ioCtrl|switches|swcounter[27], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[29]~91 , ioCtrl|switches|swcounter[29]~91, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[29] , ioCtrl|switches|swcounter[29], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[30]~93 , ioCtrl|switches|swcounter[30]~93, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[30] , ioCtrl|switches|swcounter[30], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[31]~95 , ioCtrl|switches|swcounter[31]~95, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[31] , ioCtrl|switches|swcounter[31], Project5, 1
instance = comp, \ioCtrl|switches|Equal0~8 , ioCtrl|switches|Equal0~8, Project5, 1
instance = comp, \ioCtrl|switches|Equal0~9 , ioCtrl|switches|Equal0~9, Project5, 1
instance = comp, \ioCtrl|switches|Equal0~10 , ioCtrl|switches|Equal0~10, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[4]~34 , ioCtrl|switches|swcounter[4]~34, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[0] , ioCtrl|switches|swcounter[0], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[1]~35 , ioCtrl|switches|swcounter[1]~35, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[1] , ioCtrl|switches|swcounter[1], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[2]~37 , ioCtrl|switches|swcounter[2]~37, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[2] , ioCtrl|switches|swcounter[2], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[3]~39 , ioCtrl|switches|swcounter[3]~39, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[4]~41 , ioCtrl|switches|swcounter[4]~41, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[4] , ioCtrl|switches|swcounter[4], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[5]~43 , ioCtrl|switches|swcounter[5]~43, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[7] , ioCtrl|switches|swcounter[7], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[5] , ioCtrl|switches|swcounter[5], Project5, 1
instance = comp, \ioCtrl|switches|Equal0~1 , ioCtrl|switches|Equal0~1, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[3] , ioCtrl|switches|swcounter[3], Project5, 1
instance = comp, \ioCtrl|switches|Equal0~0 , ioCtrl|switches|Equal0~0, Project5, 1
instance = comp, \ioCtrl|switches|swcounter[8] , ioCtrl|switches|swcounter[8], Project5, 1
instance = comp, \ioCtrl|switches|swcounter[10] , ioCtrl|switches|swcounter[10], Project5, 1
instance = comp, \ioCtrl|switches|Equal0~2 , ioCtrl|switches|Equal0~2, Project5, 1
instance = comp, \ioCtrl|switches|Equal0~4 , ioCtrl|switches|Equal0~4, Project5, 1
instance = comp, \SW[1]~I , SW[1], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[1] , ioCtrl|switches|swdebounce[1], Project5, 1
instance = comp, \SW[0]~I , SW[0], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[0] , ioCtrl|switches|swdebounce[0], Project5, 1
instance = comp, \ioCtrl|switches|swdata~3 , ioCtrl|switches|swdata~3, Project5, 1
instance = comp, \ioCtrl|switches|swdata[1]~feeder , ioCtrl|switches|swdata[1]~feeder, Project5, 1
instance = comp, \ioCtrl|switches|swdata[1] , ioCtrl|switches|swdata[1], Project5, 1
instance = comp, \ioCtrl|switches|Equal1~1 , ioCtrl|switches|Equal1~1, Project5, 1
instance = comp, \ioCtrl|switches|swdata~7 , ioCtrl|switches|swdata~7, Project5, 1
instance = comp, \ioCtrl|switches|swdata[5] , ioCtrl|switches|swdata[5], Project5, 1
instance = comp, \ioCtrl|switches|swdebounce[4] , ioCtrl|switches|swdebounce[4], Project5, 1
instance = comp, \ioCtrl|switches|Equal1~3 , ioCtrl|switches|Equal1~3, Project5, 1
instance = comp, \ioCtrl|switches|swdata~9 , ioCtrl|switches|swdata~9, Project5, 1
instance = comp, \ioCtrl|switches|swdata[7]~feeder , ioCtrl|switches|swdata[7]~feeder, Project5, 1
instance = comp, \ioCtrl|switches|swdata[7] , ioCtrl|switches|swdata[7], Project5, 1
instance = comp, \ioCtrl|switches|swdata~10 , ioCtrl|switches|swdata~10, Project5, 1
instance = comp, \ioCtrl|switches|swdata[6] , ioCtrl|switches|swdata[6], Project5, 1
instance = comp, \ioCtrl|switches|Equal1~4 , ioCtrl|switches|Equal1~4, Project5, 1
instance = comp, \ioCtrl|switches|Equal1~5 , ioCtrl|switches|Equal1~5, Project5, 1
instance = comp, \ioCtrl|switches|always0~0 , ioCtrl|switches|always0~0, Project5, 1
instance = comp, \ioCtrl|switches|swdata[9]~1 , ioCtrl|switches|swdata[9]~1, Project5, 1
instance = comp, \ioCtrl|switches|swdata[3] , ioCtrl|switches|swdata[3], Project5, 1
instance = comp, \ioCtrl|switches|dBus[3]~0 , ioCtrl|switches|dBus[3]~0, Project5, 1
instance = comp, \cont|WideOr8~1 , cont|WideOr8~1, Project5, 1
instance = comp, \cont|Selector19~0 , cont|Selector19~0, Project5, 1
instance = comp, \ioCtrl|switches|swdata~8 , ioCtrl|switches|swdata~8, Project5, 1
instance = comp, \ioCtrl|switches|swdata[4]~feeder , ioCtrl|switches|swdata[4]~feeder, Project5, 1
instance = comp, \ioCtrl|switches|swdata[4] , ioCtrl|switches|swdata[4], Project5, 1
instance = comp, \ioCtrl|key|dBus[4]~65 , ioCtrl|key|dBus[4]~65, Project5, 1
instance = comp, \ioCtrl|timer|dBus[7]~22 , ioCtrl|timer|dBus[7]~22, Project5, 1
instance = comp, \ioCtrl|key|dBus[7]~57 , ioCtrl|key|dBus[7]~57, Project5, 1
instance = comp, \ioCtrl|key|dBus[7]~59 , ioCtrl|key|dBus[7]~59, Project5, 1
instance = comp, \regFile|data~391 , regFile|data~391, Project5, 1
instance = comp, \regFile|data~738 , regFile|data~738, Project5, 1
instance = comp, \regFile|data~487 , regFile|data~487, Project5, 1
instance = comp, \regFile|data~739 , regFile|data~739, Project5, 1
instance = comp, \pipelineregister|dataOut~21 , pipelineregister|dataOut~21, Project5, 1
instance = comp, \pipelineregister|dataOut[7] , pipelineregister|dataOut[7], Project5, 1
instance = comp, \systemReg|data[14][7] , systemReg|data[14][7], Project5, 1
instance = comp, \systemReg|data[12][7] , systemReg|data[12][7], Project5, 1
instance = comp, \muxMemOut|Mux24~1 , muxMemOut|Mux24~1, Project5, 1
instance = comp, \systemReg|data[13][7] , systemReg|data[13][7], Project5, 1
instance = comp, \muxMemOut|Mux24~2 , muxMemOut|Mux24~2, Project5, 1
instance = comp, \muxMemOut|Mux24~5 , muxMemOut|Mux24~5, Project5, 1
instance = comp, \muxMemOut|Mux24~6 , muxMemOut|Mux24~6, Project5, 1
instance = comp, \regFile|data~71 , regFile|data~71, Project5, 1
instance = comp, \regFile|data~103 , regFile|data~103, Project5, 1
instance = comp, \regFile|data~39 , regFile|data~39, Project5, 1
instance = comp, \regFile|data~735 , regFile|data~735, Project5, 1
instance = comp, \regFile|data~736 , regFile|data~736, Project5, 1
instance = comp, \regFile|data~455 , regFile|data~455, Project5, 1
instance = comp, \regFile|data~733 , regFile|data~733, Project5, 1
instance = comp, \regFile|data~423 , regFile|data~423, Project5, 1
instance = comp, \regFile|data~734 , regFile|data~734, Project5, 1
instance = comp, \regFile|data~737 , regFile|data~737, Project5, 1
instance = comp, \muxAluIn|dOut[7]~24 , muxAluIn|dOut[7]~24, Project5, 1
instance = comp, \muxAluIn|dOut[7]~48 , muxAluIn|dOut[7]~48, Project5, 1
instance = comp, \alu1|Mux24~2 , alu1|Mux24~2, Project5, 1
instance = comp, \alu1|Mux24~3 , alu1|Mux24~3, Project5, 1
instance = comp, \alu1|Mux24~0 , alu1|Mux24~0, Project5, 1
instance = comp, \pipelineregister|aluOutOut~10 , pipelineregister|aluOutOut~10, Project5, 1
instance = comp, \pipelineregister|aluOutOut[7]~feeder , pipelineregister|aluOutOut[7]~feeder, Project5, 1
instance = comp, \pipelineregister|aluOutOut[7] , pipelineregister|aluOutOut[7], Project5, 1
instance = comp, \ioCtrl|timer|dBus[9]~20 , ioCtrl|timer|dBus[9]~20, Project5, 1
instance = comp, \regFile|data~394 , regFile|data~394, Project5, 1
instance = comp, \regFile|data~711 , regFile|data~711, Project5, 1
instance = comp, \regFile|data~490 , regFile|data~490, Project5, 1
instance = comp, \regFile|data~712 , regFile|data~712, Project5, 1
instance = comp, \regFile|data~74 , regFile|data~74, Project5, 1
instance = comp, \regFile|data~714 , regFile|data~714, Project5, 1
instance = comp, \pipelineregister|dataOut~18 , pipelineregister|dataOut~18, Project5, 1
instance = comp, \pipelineregister|dataOut[10] , pipelineregister|dataOut[10], Project5, 1
instance = comp, \systemReg|data[13][10] , systemReg|data[13][10], Project5, 1
instance = comp, \systemReg|data[15][10] , systemReg|data[15][10], Project5, 1
instance = comp, \muxMemOut|Mux21~2 , muxMemOut|Mux21~2, Project5, 1
instance = comp, \muxMemOut|Mux21~5 , muxMemOut|Mux21~5, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~18 , pipelineregister|nxtPCOut~18, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[10] , pipelineregister|nxtPCOut[10], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[10] , ioCtrl|timer|tcnt[10], Project5, 1
instance = comp, \ioCtrl|timer|dBus[10]~19 , ioCtrl|timer|dBus[10]~19, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a9 , dataMem|data_rtl_0|auto_generated|ram_block1a9, Project5, 1
instance = comp, \ioCtrl|key|dBus[10]~49 , ioCtrl|key|dBus[10]~49, Project5, 1
instance = comp, \ioCtrl|key|dBus[10]~50 , ioCtrl|key|dBus[10]~50, Project5, 1
instance = comp, \muxMemOut|Mux21~0 , muxMemOut|Mux21~0, Project5, 1
instance = comp, \muxMemOut|Mux21~6 , muxMemOut|Mux21~6, Project5, 1
instance = comp, \regFile|data~106 , regFile|data~106, Project5, 1
instance = comp, \regFile|data~709 , regFile|data~709, Project5, 1
instance = comp, \regFile|data~426 , regFile|data~426, Project5, 1
instance = comp, \regFile|data~458 , regFile|data~458, Project5, 1
instance = comp, \regFile|data~706 , regFile|data~706, Project5, 1
instance = comp, \regFile|data~707 , regFile|data~707, Project5, 1
instance = comp, \regFile|data~710 , regFile|data~710, Project5, 1
instance = comp, \alu1|Add0~18 , alu1|Add0~18, Project5, 1
instance = comp, \muxAluIn|dOut[9]~22 , muxAluIn|dOut[9]~22, Project5, 1
instance = comp, \alu1|Add0~19 , alu1|Add0~19, Project5, 1
instance = comp, \alu1|Add0~20 , alu1|Add0~20, Project5, 1
instance = comp, \alu1|Add0~21 , alu1|Add0~21, Project5, 1
instance = comp, \alu1|Add0~43 , alu1|Add0~43, Project5, 1
instance = comp, \alu1|Add0~51 , alu1|Add0~51, Project5, 1
instance = comp, \alu1|Mux21~1 , alu1|Mux21~1, Project5, 1
instance = comp, \muxAluIn|dOut[10]~21 , muxAluIn|dOut[10]~21, Project5, 1
instance = comp, \muxAluIn|dOut[10]~51 , muxAluIn|dOut[10]~51, Project5, 1
instance = comp, \alu1|Mux21~2 , alu1|Mux21~2, Project5, 1
instance = comp, \alu1|Mux21~3 , alu1|Mux21~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~12 , pipelineregister|aluOutOut~12, Project5, 1
instance = comp, \pipelineregister|aluOutOut[10] , pipelineregister|aluOutOut[10], Project5, 1
instance = comp, \ioCtrl|key|dBus[9]~52 , ioCtrl|key|dBus[9]~52, Project5, 1
instance = comp, \ioCtrl|key|dBus[9]~53 , ioCtrl|key|dBus[9]~53, Project5, 1
instance = comp, \pipelineregister|dataOut~19 , pipelineregister|dataOut~19, Project5, 1
instance = comp, \pipelineregister|dataOut[9] , pipelineregister|dataOut[9], Project5, 1
instance = comp, \systemReg|data[14][9] , systemReg|data[14][9], Project5, 1
instance = comp, \muxMemOut|Mux22~1 , muxMemOut|Mux22~1, Project5, 1
instance = comp, \systemReg|data[13][9] , systemReg|data[13][9], Project5, 1
instance = comp, \muxMemOut|Mux22~2 , muxMemOut|Mux22~2, Project5, 1
instance = comp, \muxMemOut|Mux22~5 , muxMemOut|Mux22~5, Project5, 1
instance = comp, \muxMemOut|Mux22~6 , muxMemOut|Mux22~6, Project5, 1
instance = comp, \regFile|data~489 , regFile|data~489, Project5, 1
instance = comp, \regFile|data~393 , regFile|data~393, Project5, 1
instance = comp, \regFile|data~720 , regFile|data~720, Project5, 1
instance = comp, \regFile|data~721 , regFile|data~721, Project5, 1
instance = comp, \muxAluIn|dOut[9]~49 , muxAluIn|dOut[9]~49, Project5, 1
instance = comp, \regFile|data~425 , regFile|data~425, Project5, 1
instance = comp, \regFile|data~716 , regFile|data~716, Project5, 1
instance = comp, \regFile|data~719 , regFile|data~719, Project5, 1
instance = comp, \alu1|Mux22~0 , alu1|Mux22~0, Project5, 1
instance = comp, \pipelineregister|aluOutOut~11 , pipelineregister|aluOutOut~11, Project5, 1
instance = comp, \pipelineregister|aluOutOut[9] , pipelineregister|aluOutOut[9], Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a3 , dataMem|data_rtl_0|auto_generated|ram_block1a3, Project5, 1
instance = comp, \ioCtrl|key|dBus[4]~66 , ioCtrl|key|dBus[4]~66, Project5, 1
instance = comp, \ioCtrl|key|dBus[4]~85 , ioCtrl|key|dBus[4]~85, Project5, 1
instance = comp, \muxMemOut|Mux27~0 , muxMemOut|Mux27~0, Project5, 1
instance = comp, \pcLogic|dataOut[4]~4 , pcLogic|dataOut[4]~4, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~24 , pipelineregister|nxtPCOut~24, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[4] , pipelineregister|nxtPCOut[4], Project5, 1
instance = comp, \muxMemOut|Mux27~6 , muxMemOut|Mux27~6, Project5, 1
instance = comp, \regFile|data~100feeder , regFile|data~100feeder, Project5, 1
instance = comp, \regFile|data~100 , regFile|data~100, Project5, 1
instance = comp, \regFile|data~68feeder , regFile|data~68feeder, Project5, 1
instance = comp, \regFile|data~68 , regFile|data~68, Project5, 1
instance = comp, \regFile|data~768 , regFile|data~768, Project5, 1
instance = comp, \muxAluIn|dOut[4]~27 , muxAluIn|dOut[4]~27, Project5, 1
instance = comp, \regFile|data~420 , regFile|data~420, Project5, 1
instance = comp, \regFile|data~484 , regFile|data~484, Project5, 1
instance = comp, \regFile|data~388 , regFile|data~388, Project5, 1
instance = comp, \regFile|data~452 , regFile|data~452, Project5, 1
instance = comp, \regFile|data~765 , regFile|data~765, Project5, 1
instance = comp, \regFile|data~766 , regFile|data~766, Project5, 1
instance = comp, \muxAluIn|dOut[4]~45 , muxAluIn|dOut[4]~45, Project5, 1
instance = comp, \regFile|data~4 , regFile|data~4, Project5, 1
instance = comp, \regFile|data~36 , regFile|data~36, Project5, 1
instance = comp, \regFile|data~762 , regFile|data~762, Project5, 1
instance = comp, \regFile|data~763 , regFile|data~763, Project5, 1
instance = comp, \regFile|data~764 , regFile|data~764, Project5, 1
instance = comp, \alu1|Mux27~2 , alu1|Mux27~2, Project5, 1
instance = comp, \alu1|Mux27~3 , alu1|Mux27~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~30 , pipelineregister|aluOutOut~30, Project5, 1
instance = comp, \pipelineregister|aluOutOut[4]~feeder , pipelineregister|aluOutOut[4]~feeder, Project5, 1
instance = comp, \pipelineregister|aluOutOut[4] , pipelineregister|aluOutOut[4], Project5, 1
instance = comp, \dataMem|DBUS[3]~1 , dataMem|DBUS[3]~1, Project5, 1
instance = comp, \dataMem|DBUS[3]~2 , dataMem|DBUS[3]~2, Project5, 1
instance = comp, \regFile|data~419 , regFile|data~419, Project5, 1
instance = comp, \regFile|data~387 , regFile|data~387, Project5, 1
instance = comp, \regFile|data~774 , regFile|data~774, Project5, 1
instance = comp, \regFile|data~775 , regFile|data~775, Project5, 1
instance = comp, \pipelineregister|dataOut~25 , pipelineregister|dataOut~25, Project5, 1
instance = comp, \pipelineregister|dataOut[3] , pipelineregister|dataOut[3], Project5, 1
instance = comp, \systemReg|data[1][3] , systemReg|data[1][3], Project5, 1
instance = comp, \systemReg|data[0][3] , systemReg|data[0][3], Project5, 1
instance = comp, \muxMemOut|Mux28~3 , muxMemOut|Mux28~3, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~25 , pipelineregister|nxtPCOut~25, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[3] , pipelineregister|nxtPCOut[3], Project5, 1
instance = comp, \systemReg|data~61 , systemReg|data~61, Project5, 1
instance = comp, \systemReg|data[2][3] , systemReg|data[2][3], Project5, 1
instance = comp, \muxMemOut|Mux28~4 , muxMemOut|Mux28~4, Project5, 1
instance = comp, \muxMemOut|Mux28~5 , muxMemOut|Mux28~5, Project5, 1
instance = comp, \muxMemOut|Mux28~6 , muxMemOut|Mux28~6, Project5, 1
instance = comp, \regFile|data~483 , regFile|data~483, Project5, 1
instance = comp, \regFile|data~451 , regFile|data~451, Project5, 1
instance = comp, \regFile|data~769 , regFile|data~769, Project5, 1
instance = comp, \regFile|data~770 , regFile|data~770, Project5, 1
instance = comp, \regFile|data~773 , regFile|data~773, Project5, 1
instance = comp, \alu1|Mux28~0 , alu1|Mux28~0, Project5, 1
instance = comp, \pipelineregister|aluOutOut~8 , pipelineregister|aluOutOut~8, Project5, 1
instance = comp, \pipelineregister|aluOutOut[3]~feeder , pipelineregister|aluOutOut[3]~feeder, Project5, 1
instance = comp, \pipelineregister|aluOutOut[3] , pipelineregister|aluOutOut[3], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[17]~66 , ioCtrl|timer|tcnt[17]~66, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[17] , ioCtrl|timer|tcnt[17], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[18]~68 , ioCtrl|timer|tcnt[18]~68, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[18] , ioCtrl|timer|tcnt[18], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[20]~72 , ioCtrl|timer|tcnt[20]~72, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[20] , ioCtrl|timer|tcnt[20], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[22]~76 , ioCtrl|timer|tcnt[22]~76, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[23]~78 , ioCtrl|timer|tcnt[23]~78, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[23] , ioCtrl|timer|tcnt[23], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[25]~82 , ioCtrl|timer|tcnt[25]~82, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[25] , ioCtrl|timer|tcnt[25], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[27]~86 , ioCtrl|timer|tcnt[27]~86, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[27] , ioCtrl|timer|tcnt[27], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[28]~88 , ioCtrl|timer|tcnt[28]~88, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[28] , ioCtrl|timer|tcnt[28], Project5, 1
instance = comp, \ioCtrl|timer|dBus[28]~0 , ioCtrl|timer|dBus[28]~0, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a12 , dataMem|data_rtl_0|auto_generated|ram_block1a12, Project5, 1
instance = comp, \ioCtrl|key|dBus[28]~20 , ioCtrl|key|dBus[28]~20, Project5, 1
instance = comp, \ioCtrl|key|dBus[28]~21 , ioCtrl|key|dBus[28]~21, Project5, 1
instance = comp, \ioCtrl|key|dBus[12]~22 , ioCtrl|key|dBus[12]~22, Project5, 1
instance = comp, \ioCtrl|key|dBus[12]~23 , ioCtrl|key|dBus[12]~23, Project5, 1
instance = comp, \muxAluIn|dOut[12]~4 , muxAluIn|dOut[12]~4, Project5, 1
instance = comp, \alu1|Mux19~3 , alu1|Mux19~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~14 , pipelineregister|aluOutOut~14, Project5, 1
instance = comp, \pipelineregister|aluOutOut[12] , pipelineregister|aluOutOut[12], Project5, 1
instance = comp, \muxMemOut|Mux19~0 , muxMemOut|Mux19~0, Project5, 1
instance = comp, \muxMemOut|Mux19~6 , muxMemOut|Mux19~6, Project5, 1
instance = comp, \regFile|data~428feeder , regFile|data~428feeder, Project5, 1
instance = comp, \regFile|data~428 , regFile|data~428, Project5, 1
instance = comp, \regFile|data~692 , regFile|data~692, Project5, 1
instance = comp, \regFile|data~693 , regFile|data~693, Project5, 1
instance = comp, \regFile|data~696 , regFile|data~696, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~17 , pipelineregister|nxtPCOut~17, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[11] , pipelineregister|nxtPCOut[11], Project5, 1
instance = comp, \muxMemOut|Mux20~0 , muxMemOut|Mux20~0, Project5, 1
instance = comp, \regFile|data~395 , regFile|data~395, Project5, 1
instance = comp, \regFile|data~702 , regFile|data~702, Project5, 1
instance = comp, \regFile|data~427 , regFile|data~427, Project5, 1
instance = comp, \regFile|data~703 , regFile|data~703, Project5, 1
instance = comp, \pipelineregister|dataOut~17 , pipelineregister|dataOut~17, Project5, 1
instance = comp, \pipelineregister|dataOut[11] , pipelineregister|dataOut[11], Project5, 1
instance = comp, \systemReg|data[13][11] , systemReg|data[13][11], Project5, 1
instance = comp, \systemReg|data[15][11] , systemReg|data[15][11], Project5, 1
instance = comp, \muxMemOut|Mux20~2 , muxMemOut|Mux20~2, Project5, 1
instance = comp, \systemReg|data[1][11] , systemReg|data[1][11], Project5, 1
instance = comp, \systemReg|data[0][11] , systemReg|data[0][11], Project5, 1
instance = comp, \muxMemOut|Mux20~3 , muxMemOut|Mux20~3, Project5, 1
instance = comp, \systemReg|data~45 , systemReg|data~45, Project5, 1
instance = comp, \systemReg|data[2][11] , systemReg|data[2][11], Project5, 1
instance = comp, \systemReg|data~46 , systemReg|data~46, Project5, 1
instance = comp, \systemReg|data[3][11] , systemReg|data[3][11], Project5, 1
instance = comp, \muxMemOut|Mux20~4 , muxMemOut|Mux20~4, Project5, 1
instance = comp, \muxMemOut|Mux20~5 , muxMemOut|Mux20~5, Project5, 1
instance = comp, \muxMemOut|Mux20~6 , muxMemOut|Mux20~6, Project5, 1
instance = comp, \regFile|data~75feeder , regFile|data~75feeder, Project5, 1
instance = comp, \regFile|data~75 , regFile|data~75, Project5, 1
instance = comp, \regFile|data~107feeder , regFile|data~107feeder, Project5, 1
instance = comp, \regFile|data~107 , regFile|data~107, Project5, 1
instance = comp, \regFile|data~705 , regFile|data~705, Project5, 1
instance = comp, \muxAluIn|dOut[11]~20 , muxAluIn|dOut[11]~20, Project5, 1
instance = comp, \alu1|Add0~17 , alu1|Add0~17, Project5, 1
instance = comp, \alu1|Add0~53 , alu1|Add0~53, Project5, 1
instance = comp, \alu1|Add0~63 , alu1|Add0~63, Project5, 1
instance = comp, \alu1|Mux15~8 , alu1|Mux15~8, Project5, 1
instance = comp, \alu1|Mux15~5 , alu1|Mux15~5, Project5, 1
instance = comp, \regFile|data~464 , regFile|data~464, Project5, 1
instance = comp, \regFile|data~656 , regFile|data~656, Project5, 1
instance = comp, \regFile|data~432 , regFile|data~432, Project5, 1
instance = comp, \regFile|data~657 , regFile|data~657, Project5, 1
instance = comp, \regFile|data~658 , regFile|data~658, Project5, 1
instance = comp, \regFile|data~112feeder , regFile|data~112feeder, Project5, 1
instance = comp, \regFile|data~112 , regFile|data~112, Project5, 1
instance = comp, \regFile|data~659 , regFile|data~659, Project5, 1
instance = comp, \regFile|data~660 , regFile|data~660, Project5, 1
instance = comp, \alu1|Mux15~6 , alu1|Mux15~6, Project5, 1
instance = comp, \muxAluIn|dOut[16]~53 , muxAluIn|dOut[16]~53, Project5, 1
instance = comp, \alu1|Mux15~3 , alu1|Mux15~3, Project5, 1
instance = comp, \alu1|Mux15~4 , alu1|Mux15~4, Project5, 1
instance = comp, \alu1|Mux15~7 , alu1|Mux15~7, Project5, 1
instance = comp, \pc|dataOut[16] , pc|dataOut[16], Project5, 1
instance = comp, \pcLogic|dataOut[15]~26 , pcLogic|dataOut[15]~26, Project5, 1
instance = comp, \bac|branchAddr[15]~26 , bac|branchAddr[15]~26, Project5, 1
instance = comp, \pc|dataOut[15]~12 , pc|dataOut[15]~12, Project5, 1
instance = comp, \regFile|data~668 , regFile|data~668, Project5, 1
instance = comp, \regFile|data~431 , regFile|data~431, Project5, 1
instance = comp, \regFile|data~495 , regFile|data~495, Project5, 1
instance = comp, \regFile|data~666 , regFile|data~666, Project5, 1
instance = comp, \regFile|data~669 , regFile|data~669, Project5, 1
instance = comp, \regFile|data~671 , regFile|data~671, Project5, 1
instance = comp, \muxAluIn|dOut[15]~40 , muxAluIn|dOut[15]~40, Project5, 1
instance = comp, \alu1|Mux16~0 , alu1|Mux16~0, Project5, 1
instance = comp, \alu1|Mux16~3 , alu1|Mux16~3, Project5, 1
instance = comp, \alu1|Mux16~4 , alu1|Mux16~4, Project5, 1
instance = comp, \pc|dataOut[15] , pc|dataOut[15], Project5, 1
instance = comp, \pcLogic|dataOut[16]~28 , pcLogic|dataOut[16]~28, Project5, 1
instance = comp, \bac|branchAddr[19]~34 , bac|branchAddr[19]~34, Project5, 1
instance = comp, \pc|dataOut[19]~16 , pc|dataOut[19]~16, Project5, 1
instance = comp, \alu1|Mux5~2 , alu1|Mux5~2, Project5, 1
instance = comp, \pipelineregister|dataOut~10 , pipelineregister|dataOut~10, Project5, 1
instance = comp, \pipelineregister|dataOut[19] , pipelineregister|dataOut[19], Project5, 1
instance = comp, \systemReg|data[15][19] , systemReg|data[15][19], Project5, 1
instance = comp, \systemReg|data[13][19] , systemReg|data[13][19], Project5, 1
instance = comp, \systemReg|data[14][19] , systemReg|data[14][19], Project5, 1
instance = comp, \muxMemOut|Mux12~1 , muxMemOut|Mux12~1, Project5, 1
instance = comp, \muxMemOut|Mux12~2 , muxMemOut|Mux12~2, Project5, 1
instance = comp, \muxMemOut|Mux12~5 , muxMemOut|Mux12~5, Project5, 1
instance = comp, \pipelineregister|aluOutOut~0 , pipelineregister|aluOutOut~0, Project5, 1
instance = comp, \pipelineregister|aluOutOut~21 , pipelineregister|aluOutOut~21, Project5, 1
instance = comp, \pipelineregister|aluOutOut[19] , pipelineregister|aluOutOut[19], Project5, 1
instance = comp, \muxMemOut|Mux12~0 , muxMemOut|Mux12~0, Project5, 1
instance = comp, \muxMemOut|Mux12~6 , muxMemOut|Mux12~6, Project5, 1
instance = comp, \regFile|data~83 , regFile|data~83, Project5, 1
instance = comp, \regFile|data~19 , regFile|data~19, Project5, 1
instance = comp, \regFile|data~51 , regFile|data~51, Project5, 1
instance = comp, \regFile|data~636 , regFile|data~636, Project5, 1
instance = comp, \regFile|data~637 , regFile|data~637, Project5, 1
instance = comp, \muxAluIn|dOut[19]~13 , muxAluIn|dOut[19]~13, Project5, 1
instance = comp, \regFile|data~435feeder , regFile|data~435feeder, Project5, 1
instance = comp, \regFile|data~435 , regFile|data~435, Project5, 1
instance = comp, \regFile|data~499feeder , regFile|data~499feeder, Project5, 1
instance = comp, \regFile|data~499 , regFile|data~499, Project5, 1
instance = comp, \regFile|data~467 , regFile|data~467, Project5, 1
instance = comp, \regFile|data~403 , regFile|data~403, Project5, 1
instance = comp, \regFile|data~634 , regFile|data~634, Project5, 1
instance = comp, \regFile|data~635 , regFile|data~635, Project5, 1
instance = comp, \muxAluIn|dOut[19]~56 , muxAluIn|dOut[19]~56, Project5, 1
instance = comp, \regFile|data~67 , regFile|data~67, Project5, 1
instance = comp, \regFile|data~99 , regFile|data~99, Project5, 1
instance = comp, \regFile|data~777 , regFile|data~777, Project5, 1
instance = comp, \muxAluIn|dOut[3]~28 , muxAluIn|dOut[3]~28, Project5, 1
instance = comp, \muxAluIn|dOut[3]~43 , muxAluIn|dOut[3]~43, Project5, 1
instance = comp, \alu1|Mux12~4 , alu1|Mux12~4, Project5, 1
instance = comp, \alu1|Mux12~5 , alu1|Mux12~5, Project5, 1
instance = comp, \alu1|Mux12~6 , alu1|Mux12~6, Project5, 1
instance = comp, \pc|dataOut[19] , pc|dataOut[19], Project5, 1
instance = comp, \pcLogic|dataOut[17]~30 , pcLogic|dataOut[17]~30, Project5, 1
instance = comp, \pcLogic|dataOut[18]~32 , pcLogic|dataOut[18]~32, Project5, 1
instance = comp, \pc|dataOut[18]~15 , pc|dataOut[18]~15, Project5, 1
instance = comp, \pipelineregister|aluOutOut~20 , pipelineregister|aluOutOut~20, Project5, 1
instance = comp, \pipelineregister|aluOutOut[18] , pipelineregister|aluOutOut[18], Project5, 1
instance = comp, \muxMemOut|Mux13~0 , muxMemOut|Mux13~0, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~11 , pipelineregister|nxtPCOut~11, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[18] , pipelineregister|nxtPCOut[18], Project5, 1
instance = comp, \muxMemOut|Mux13~6 , muxMemOut|Mux13~6, Project5, 1
instance = comp, \regFile|data~50 , regFile|data~50, Project5, 1
instance = comp, \regFile|data~18 , regFile|data~18, Project5, 1
instance = comp, \regFile|data~640 , regFile|data~640, Project5, 1
instance = comp, \regFile|data~82 , regFile|data~82, Project5, 1
instance = comp, \regFile|data~641 , regFile|data~641, Project5, 1
instance = comp, \regFile|data~642 , regFile|data~642, Project5, 1
instance = comp, \regFile|data~81feeder , regFile|data~81feeder, Project5, 1
instance = comp, \regFile|data~81 , regFile|data~81, Project5, 1
instance = comp, \regFile|data~17 , regFile|data~17, Project5, 1
instance = comp, \regFile|data~49 , regFile|data~49, Project5, 1
instance = comp, \regFile|data~654 , regFile|data~654, Project5, 1
instance = comp, \regFile|data~655 , regFile|data~655, Project5, 1
instance = comp, \regFile|data~401 , regFile|data~401, Project5, 1
instance = comp, \regFile|data~652 , regFile|data~652, Project5, 1
instance = comp, \regFile|data~653 , regFile|data~653, Project5, 1
instance = comp, \pipelineregister|dataOut~12 , pipelineregister|dataOut~12, Project5, 1
instance = comp, \pipelineregister|dataOut[17] , pipelineregister|dataOut[17], Project5, 1
instance = comp, \systemReg|data[1][17] , systemReg|data[1][17], Project5, 1
instance = comp, \systemReg|data[0][17]~feeder , systemReg|data[0][17]~feeder, Project5, 1
instance = comp, \systemReg|data[0][17] , systemReg|data[0][17], Project5, 1
instance = comp, \muxMemOut|Mux14~3 , muxMemOut|Mux14~3, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~12 , pipelineregister|nxtPCOut~12, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[17] , pipelineregister|nxtPCOut[17], Project5, 1
instance = comp, \systemReg|data~35 , systemReg|data~35, Project5, 1
instance = comp, \systemReg|data[2][17] , systemReg|data[2][17], Project5, 1
instance = comp, \muxMemOut|Mux14~4 , muxMemOut|Mux14~4, Project5, 1
instance = comp, \systemReg|data[15][17]~feeder , systemReg|data[15][17]~feeder, Project5, 1
instance = comp, \systemReg|data[15][17] , systemReg|data[15][17], Project5, 1
instance = comp, \systemReg|data[13][17] , systemReg|data[13][17], Project5, 1
instance = comp, \muxMemOut|Mux14~2 , muxMemOut|Mux14~2, Project5, 1
instance = comp, \muxMemOut|Mux14~5 , muxMemOut|Mux14~5, Project5, 1
instance = comp, \muxAluIn|dOut[17]~15 , muxAluIn|dOut[17]~15, Project5, 1
instance = comp, \muxAluIn|dOut[17]~54 , muxAluIn|dOut[17]~54, Project5, 1
instance = comp, \alu1|Mux14~2 , alu1|Mux14~2, Project5, 1
instance = comp, \alu1|Mux14~3 , alu1|Mux14~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~19 , pipelineregister|aluOutOut~19, Project5, 1
instance = comp, \pipelineregister|aluOutOut[17] , pipelineregister|aluOutOut[17], Project5, 1
instance = comp, \muxMemOut|Mux14~0 , muxMemOut|Mux14~0, Project5, 1
instance = comp, \muxMemOut|Mux14~6 , muxMemOut|Mux14~6, Project5, 1
instance = comp, \regFile|data~497 , regFile|data~497, Project5, 1
instance = comp, \regFile|data~433 , regFile|data~433, Project5, 1
instance = comp, \regFile|data~648 , regFile|data~648, Project5, 1
instance = comp, \regFile|data~113feeder , regFile|data~113feeder, Project5, 1
instance = comp, \regFile|data~113 , regFile|data~113, Project5, 1
instance = comp, \regFile|data~650 , regFile|data~650, Project5, 1
instance = comp, \regFile|data~651 , regFile|data~651, Project5, 1
instance = comp, \alu1|Add0~67 , alu1|Add0~67, Project5, 1
instance = comp, \alu1|Mux13~7 , alu1|Mux13~7, Project5, 1
instance = comp, \alu1|Mux13~4 , alu1|Mux13~4, Project5, 1
instance = comp, \regFile|data~434 , regFile|data~434, Project5, 1
instance = comp, \regFile|data~498 , regFile|data~498, Project5, 1
instance = comp, \regFile|data~644 , regFile|data~644, Project5, 1
instance = comp, \muxAluIn|dOut[18]~55 , muxAluIn|dOut[18]~55, Project5, 1
instance = comp, \alu1|Mux13~5 , alu1|Mux13~5, Project5, 1
instance = comp, \alu1|Mux13~6 , alu1|Mux13~6, Project5, 1
instance = comp, \pc|dataOut[18] , pc|dataOut[18], Project5, 1
instance = comp, \pcLogic|dataOut[19]~34 , pcLogic|dataOut[19]~34, Project5, 1
instance = comp, \bac|branchAddr[20]~36 , bac|branchAddr[20]~36, Project5, 1
instance = comp, \pc|dataOut[20]~17 , pc|dataOut[20]~17, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~9 , pipelineregister|nxtPCOut~9, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[20] , pipelineregister|nxtPCOut[20], Project5, 1
instance = comp, \regFile|data~84 , regFile|data~84, Project5, 1
instance = comp, \regFile|data~116 , regFile|data~116, Project5, 1
instance = comp, \regFile|data~628 , regFile|data~628, Project5, 1
instance = comp, \pipelineregister|dataOut~9 , pipelineregister|dataOut~9, Project5, 1
instance = comp, \pipelineregister|dataOut[20] , pipelineregister|dataOut[20], Project5, 1
instance = comp, \systemReg|data[15][20] , systemReg|data[15][20], Project5, 1
instance = comp, \systemReg|data[14][20] , systemReg|data[14][20], Project5, 1
instance = comp, \systemReg|data[12][20]~feeder , systemReg|data[12][20]~feeder, Project5, 1
instance = comp, \systemReg|data[12][20] , systemReg|data[12][20], Project5, 1
instance = comp, \muxMemOut|Mux11~1 , muxMemOut|Mux11~1, Project5, 1
instance = comp, \muxMemOut|Mux11~2 , muxMemOut|Mux11~2, Project5, 1
instance = comp, \muxMemOut|Mux11~5 , muxMemOut|Mux11~5, Project5, 1
instance = comp, \muxMemOut|Mux11~6 , muxMemOut|Mux11~6, Project5, 1
instance = comp, \regFile|data~404 , regFile|data~404, Project5, 1
instance = comp, \regFile|data~625 , regFile|data~625, Project5, 1
instance = comp, \regFile|data~436 , regFile|data~436, Project5, 1
instance = comp, \regFile|data~500 , regFile|data~500, Project5, 1
instance = comp, \regFile|data~626 , regFile|data~626, Project5, 1
instance = comp, \muxAluIn|dOut[20]~57 , muxAluIn|dOut[20]~57, Project5, 1
instance = comp, \regFile|data~621 , regFile|data~621, Project5, 1
instance = comp, \regFile|data~20 , regFile|data~20, Project5, 1
instance = comp, \regFile|data~52 , regFile|data~52, Project5, 1
instance = comp, \regFile|data~622 , regFile|data~622, Project5, 1
instance = comp, \regFile|data~623 , regFile|data~623, Project5, 1
instance = comp, \regFile|data~624 , regFile|data~624, Project5, 1
instance = comp, \regFile|data~631 , regFile|data~631, Project5, 1
instance = comp, \regFile|data~632 , regFile|data~632, Project5, 1
instance = comp, \regFile|data~633 , regFile|data~633, Project5, 1
instance = comp, \alu1|Add0~71 , alu1|Add0~71, Project5, 1
instance = comp, \alu1|Mux11~7 , alu1|Mux11~7, Project5, 1
instance = comp, \alu1|Mux11~4 , alu1|Mux11~4, Project5, 1
instance = comp, \alu1|Mux11~5 , alu1|Mux11~5, Project5, 1
instance = comp, \alu1|Mux11~6 , alu1|Mux11~6, Project5, 1
instance = comp, \pc|dataOut[20] , pc|dataOut[20], Project5, 1
instance = comp, \pcLogic|dataOut[20]~36 , pcLogic|dataOut[20]~36, Project5, 1
instance = comp, \bac|branchAddr[21]~38 , bac|branchAddr[21]~38, Project5, 1
instance = comp, \pcLogic|dataOut[21]~38 , pcLogic|dataOut[21]~38, Project5, 1
instance = comp, \pc|dataOut[21]~18 , pc|dataOut[21]~18, Project5, 1
instance = comp, \regFile|data~501 , regFile|data~501, Project5, 1
instance = comp, \regFile|data~437 , regFile|data~437, Project5, 1
instance = comp, \regFile|data~617 , regFile|data~617, Project5, 1
instance = comp, \pipelineregister|dataOut~8 , pipelineregister|dataOut~8, Project5, 1
instance = comp, \pipelineregister|dataOut[21] , pipelineregister|dataOut[21], Project5, 1
instance = comp, \systemReg|data[14][21] , systemReg|data[14][21], Project5, 1
instance = comp, \muxMemOut|Mux10~1 , muxMemOut|Mux10~1, Project5, 1
instance = comp, \systemReg|data[13][21] , systemReg|data[13][21], Project5, 1
instance = comp, \muxMemOut|Mux10~2 , muxMemOut|Mux10~2, Project5, 1
instance = comp, \muxMemOut|Mux10~5 , muxMemOut|Mux10~5, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a20 , dataMem|data_rtl_0|auto_generated|ram_block1a20, Project5, 1
instance = comp, \ioCtrl|key|dBus[20]~35 , ioCtrl|key|dBus[20]~35, Project5, 1
instance = comp, \ioCtrl|timer|dBus[20]~10 , ioCtrl|timer|dBus[20]~10, Project5, 1
instance = comp, \ioCtrl|key|dBus[20]~36 , ioCtrl|key|dBus[20]~36, Project5, 1
instance = comp, \ioCtrl|key|dBus[21]~34 , ioCtrl|key|dBus[21]~34, Project5, 1
instance = comp, \ioCtrl|key|dBus[21]~79 , ioCtrl|key|dBus[21]~79, Project5, 1
instance = comp, \muxMemOut|Mux10~6 , muxMemOut|Mux10~6, Project5, 1
instance = comp, \regFile|data~117 , regFile|data~117, Project5, 1
instance = comp, \regFile|data~21 , regFile|data~21, Project5, 1
instance = comp, \regFile|data~618 , regFile|data~618, Project5, 1
instance = comp, \regFile|data~619 , regFile|data~619, Project5, 1
instance = comp, \muxAluIn|dOut[21]~11 , muxAluIn|dOut[21]~11, Project5, 1
instance = comp, \alu1|Add0~7 , alu1|Add0~7, Project5, 1
instance = comp, \alu1|Add0~73 , alu1|Add0~73, Project5, 1
instance = comp, \alu1|Mux10~7 , alu1|Mux10~7, Project5, 1
instance = comp, \alu1|Mux10~4 , alu1|Mux10~4, Project5, 1
instance = comp, \muxAluIn|dOut[21]~58 , muxAluIn|dOut[21]~58, Project5, 1
instance = comp, \regFile|data~612 , regFile|data~612, Project5, 1
instance = comp, \regFile|data~53 , regFile|data~53, Project5, 1
instance = comp, \regFile|data~613 , regFile|data~613, Project5, 1
instance = comp, \regFile|data~614 , regFile|data~614, Project5, 1
instance = comp, \regFile|data~615 , regFile|data~615, Project5, 1
instance = comp, \alu1|Mux10~5 , alu1|Mux10~5, Project5, 1
instance = comp, \alu1|Mux10~6 , alu1|Mux10~6, Project5, 1
instance = comp, \pc|dataOut[21] , pc|dataOut[21], Project5, 1
instance = comp, \pcLogic|dataOut[23]~42 , pcLogic|dataOut[23]~42, Project5, 1
instance = comp, \bac|branchAddr[23]~42 , bac|branchAddr[23]~42, Project5, 1
instance = comp, \pc|dataOut[23]~20 , pc|dataOut[23]~20, Project5, 1
instance = comp, \ioCtrl|timer|dBus[23]~7 , ioCtrl|timer|dBus[23]~7, Project5, 1
instance = comp, \ioCtrl|key|dBus[23]~31 , ioCtrl|key|dBus[23]~31, Project5, 1
instance = comp, \regFile|data~439 , regFile|data~439, Project5, 1
instance = comp, \regFile|data~599 , regFile|data~599, Project5, 1
instance = comp, \pipelineregister|dataOut~6 , pipelineregister|dataOut~6, Project5, 1
instance = comp, \pipelineregister|dataOut[23] , pipelineregister|dataOut[23], Project5, 1
instance = comp, \systemReg|data~24 , systemReg|data~24, Project5, 1
instance = comp, \systemReg|data[3][23] , systemReg|data[3][23], Project5, 1
instance = comp, \pipelineregister|nxtPCOut~6 , pipelineregister|nxtPCOut~6, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[23] , pipelineregister|nxtPCOut[23], Project5, 1
instance = comp, \systemReg|data~23 , systemReg|data~23, Project5, 1
instance = comp, \systemReg|data[2][23] , systemReg|data[2][23], Project5, 1
instance = comp, \muxMemOut|Mux8~4 , muxMemOut|Mux8~4, Project5, 1
instance = comp, \muxMemOut|Mux8~5 , muxMemOut|Mux8~5, Project5, 1
instance = comp, \muxMemOut|Mux8~6 , muxMemOut|Mux8~6, Project5, 1
instance = comp, \regFile|data~503 , regFile|data~503, Project5, 1
instance = comp, \regFile|data~407 , regFile|data~407, Project5, 1
instance = comp, \regFile|data~471 , regFile|data~471, Project5, 1
instance = comp, \regFile|data~593 , regFile|data~593, Project5, 1
instance = comp, \regFile|data~594 , regFile|data~594, Project5, 1
instance = comp, \regFile|data~119 , regFile|data~119, Project5, 1
instance = comp, \regFile|data~55 , regFile|data~55, Project5, 1
instance = comp, \regFile|data~23 , regFile|data~23, Project5, 1
instance = comp, \regFile|data~595 , regFile|data~595, Project5, 1
instance = comp, \regFile|data~596 , regFile|data~596, Project5, 1
instance = comp, \regFile|data~597 , regFile|data~597, Project5, 1
instance = comp, \muxAluIn|dOut[23]~60 , muxAluIn|dOut[23]~60, Project5, 1
instance = comp, \alu1|Mux8~2 , alu1|Mux8~2, Project5, 1
instance = comp, \alu1|Mux8~3 , alu1|Mux8~3, Project5, 1
instance = comp, \alu1|Mux8~6 , alu1|Mux8~6, Project5, 1
instance = comp, \pc|dataOut[23] , pc|dataOut[23], Project5, 1
instance = comp, \pcLogic|dataOut[24]~44 , pcLogic|dataOut[24]~44, Project5, 1
instance = comp, \bac|branchAddr[24]~44 , bac|branchAddr[24]~44, Project5, 1
instance = comp, \pc|dataOut[24]~21 , pc|dataOut[24]~21, Project5, 1
instance = comp, \regFile|data~88 , regFile|data~88, Project5, 1
instance = comp, \regFile|data~24 , regFile|data~24, Project5, 1
instance = comp, \regFile|data~591 , regFile|data~591, Project5, 1
instance = comp, \regFile|data~592 , regFile|data~592, Project5, 1
instance = comp, \pipelineregister|dataOut~5 , pipelineregister|dataOut~5, Project5, 1
instance = comp, \pipelineregister|dataOut[24] , pipelineregister|dataOut[24], Project5, 1
instance = comp, \pipelineregister|nxtPCOut~5 , pipelineregister|nxtPCOut~5, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[24] , pipelineregister|nxtPCOut[24], Project5, 1
instance = comp, \systemReg|data~21 , systemReg|data~21, Project5, 1
instance = comp, \systemReg|data[2][24] , systemReg|data[2][24], Project5, 1
instance = comp, \systemReg|data[1][24] , systemReg|data[1][24], Project5, 1
instance = comp, \systemReg|data[0][24]~feeder , systemReg|data[0][24]~feeder, Project5, 1
instance = comp, \systemReg|data[0][24] , systemReg|data[0][24], Project5, 1
instance = comp, \muxMemOut|Mux7~3 , muxMemOut|Mux7~3, Project5, 1
instance = comp, \muxMemOut|Mux7~4 , muxMemOut|Mux7~4, Project5, 1
instance = comp, \systemReg|data[15][24] , systemReg|data[15][24], Project5, 1
instance = comp, \systemReg|data[13][24] , systemReg|data[13][24], Project5, 1
instance = comp, \systemReg|data[12][24]~feeder , systemReg|data[12][24]~feeder, Project5, 1
instance = comp, \systemReg|data[12][24] , systemReg|data[12][24], Project5, 1
instance = comp, \systemReg|data[14][24] , systemReg|data[14][24], Project5, 1
instance = comp, \muxMemOut|Mux7~1 , muxMemOut|Mux7~1, Project5, 1
instance = comp, \muxMemOut|Mux7~2 , muxMemOut|Mux7~2, Project5, 1
instance = comp, \muxMemOut|Mux7~5 , muxMemOut|Mux7~5, Project5, 1
instance = comp, \dataMem|data_rtl_0|auto_generated|ram_block1a24 , dataMem|data_rtl_0|auto_generated|ram_block1a24, Project5, 1
instance = comp, \ioCtrl|key|dBus[25]~27 , ioCtrl|key|dBus[25]~27, Project5, 1
instance = comp, \ioCtrl|key|dBus[25]~78 , ioCtrl|key|dBus[25]~78, Project5, 1
instance = comp, \ioCtrl|key|dBus[24]~28 , ioCtrl|key|dBus[24]~28, Project5, 1
instance = comp, \ioCtrl|key|dBus[24]~29 , ioCtrl|key|dBus[24]~29, Project5, 1
instance = comp, \alu1|Mux7~11 , alu1|Mux7~11, Project5, 1
instance = comp, \alu1|Mux7~12 , alu1|Mux7~12, Project5, 1
instance = comp, \pipelineregister|aluOutOut~26 , pipelineregister|aluOutOut~26, Project5, 1
instance = comp, \pipelineregister|aluOutOut[24] , pipelineregister|aluOutOut[24], Project5, 1
instance = comp, \muxMemOut|Mux7~0 , muxMemOut|Mux7~0, Project5, 1
instance = comp, \muxMemOut|Mux7~6 , muxMemOut|Mux7~6, Project5, 1
instance = comp, \regFile|data~440 , regFile|data~440, Project5, 1
instance = comp, \regFile|data~504 , regFile|data~504, Project5, 1
instance = comp, \regFile|data~590 , regFile|data~590, Project5, 1
instance = comp, \muxAluIn|dOut[24]~61 , muxAluIn|dOut[24]~61, Project5, 1
instance = comp, \alu1|Mux7~9 , alu1|Mux7~9, Project5, 1
instance = comp, \alu1|Mux7~10 , alu1|Mux7~10, Project5, 1
instance = comp, \alu1|Mux7~13 , alu1|Mux7~13, Project5, 1
instance = comp, \pc|dataOut[24] , pc|dataOut[24], Project5, 1
instance = comp, \pcLogic|dataOut[25]~46 , pcLogic|dataOut[25]~46, Project5, 1
instance = comp, \pcLogic|dataOut[26]~48 , pcLogic|dataOut[26]~48, Project5, 1
instance = comp, \pcLogic|dataOut[27]~50 , pcLogic|dataOut[27]~50, Project5, 1
instance = comp, \bac|branchAddr[28]~52 , bac|branchAddr[28]~52, Project5, 1
instance = comp, \pc|dataOut[28]~25 , pc|dataOut[28]~25, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~0 , pipelineregister|nxtPCOut~0, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[28] , pipelineregister|nxtPCOut[28], Project5, 1
instance = comp, \regFile|data~508feeder , regFile|data~508feeder, Project5, 1
instance = comp, \regFile|data~508 , regFile|data~508, Project5, 1
instance = comp, \regFile|data~412 , regFile|data~412, Project5, 1
instance = comp, \regFile|data~551 , regFile|data~551, Project5, 1
instance = comp, \regFile|data~552 , regFile|data~552, Project5, 1
instance = comp, \pipelineregister|dataOut~0 , pipelineregister|dataOut~0, Project5, 1
instance = comp, \pipelineregister|dataOut[28] , pipelineregister|dataOut[28], Project5, 1
instance = comp, \systemReg|data[15][28]~feeder , systemReg|data[15][28]~feeder, Project5, 1
instance = comp, \systemReg|data[15][28] , systemReg|data[15][28], Project5, 1
instance = comp, \systemReg|data[13][28] , systemReg|data[13][28], Project5, 1
instance = comp, \systemReg|data[14][28] , systemReg|data[14][28], Project5, 1
instance = comp, \systemReg|data[12][28]~feeder , systemReg|data[12][28]~feeder, Project5, 1
instance = comp, \systemReg|data[12][28] , systemReg|data[12][28], Project5, 1
instance = comp, \muxMemOut|Mux3~1 , muxMemOut|Mux3~1, Project5, 1
instance = comp, \muxMemOut|Mux3~2 , muxMemOut|Mux3~2, Project5, 1
instance = comp, \muxMemOut|Mux3~5 , muxMemOut|Mux3~5, Project5, 1
instance = comp, \regFile|data~124feeder , regFile|data~124feeder, Project5, 1
instance = comp, \regFile|data~124 , regFile|data~124, Project5, 1
instance = comp, \regFile|data~547 , regFile|data~547, Project5, 1
instance = comp, \regFile|data~476 , regFile|data~476, Project5, 1
instance = comp, \regFile|data~544 , regFile|data~544, Project5, 1
instance = comp, \regFile|data~545 , regFile|data~545, Project5, 1
instance = comp, \regFile|data~548 , regFile|data~548, Project5, 1
instance = comp, \alu1|Mux3~2 , alu1|Mux3~2, Project5, 1
instance = comp, \alu1|Mux3~3 , alu1|Mux3~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~1 , pipelineregister|aluOutOut~1, Project5, 1
instance = comp, \pipelineregister|aluOutOut[28] , pipelineregister|aluOutOut[28], Project5, 1
instance = comp, \muxMemOut|Mux3~0 , muxMemOut|Mux3~0, Project5, 1
instance = comp, \muxMemOut|Mux3~6 , muxMemOut|Mux3~6, Project5, 1
instance = comp, \regFile|data~92feeder , regFile|data~92feeder, Project5, 1
instance = comp, \regFile|data~92 , regFile|data~92, Project5, 1
instance = comp, \regFile|data~550 , regFile|data~550, Project5, 1
instance = comp, \muxAluIn|dOut[28]~0 , muxAluIn|dOut[28]~0, Project5, 1
instance = comp, \muxAluIn|dOut[28]~2 , muxAluIn|dOut[28]~2, Project5, 1
instance = comp, \alu1|Mux3~5 , alu1|Mux3~5, Project5, 1
instance = comp, \alu1|Mux3~6 , alu1|Mux3~6, Project5, 1
instance = comp, \pc|dataOut[28] , pc|dataOut[28], Project5, 1
instance = comp, \pcLogic|dataOut[28]~52 , pcLogic|dataOut[28]~52, Project5, 1
instance = comp, \bac|branchAddr[29]~54 , bac|branchAddr[29]~54, Project5, 1
instance = comp, \pc|dataOut[29]~26 , pc|dataOut[29]~26, Project5, 1
instance = comp, \alu1|Mux2~6 , alu1|Mux2~6, Project5, 1
instance = comp, \pc|dataOut[29] , pc|dataOut[29], Project5, 1
instance = comp, \pcLogic|dataOut[29]~54 , pcLogic|dataOut[29]~54, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~29 , pipelineregister|nxtPCOut~29, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[29] , pipelineregister|nxtPCOut[29], Project5, 1
instance = comp, \muxMemOut|Mux2~0 , muxMemOut|Mux2~0, Project5, 1
instance = comp, \muxMemOut|Mux2~6 , muxMemOut|Mux2~6, Project5, 1
instance = comp, \regFile|data~93feeder , regFile|data~93feeder, Project5, 1
instance = comp, \regFile|data~93 , regFile|data~93, Project5, 1
instance = comp, \regFile|data~61 , regFile|data~61, Project5, 1
instance = comp, \regFile|data~810 , regFile|data~810, Project5, 1
instance = comp, \regFile|data~811 , regFile|data~811, Project5, 1
instance = comp, \muxAluIn|dOut[29]~32 , muxAluIn|dOut[29]~32, Project5, 1
instance = comp, \muxAluIn|dOut[29]~33 , muxAluIn|dOut[29]~33, Project5, 1
instance = comp, \regFile|data~125feeder , regFile|data~125feeder, Project5, 1
instance = comp, \regFile|data~125 , regFile|data~125, Project5, 1
instance = comp, \regFile|data~807 , regFile|data~807, Project5, 1
instance = comp, \regFile|data~808 , regFile|data~808, Project5, 1
instance = comp, \regFile|data~809 , regFile|data~809, Project5, 1
instance = comp, \alu1|Mux2~2 , alu1|Mux2~2, Project5, 1
instance = comp, \alu1|Mux2~3 , alu1|Mux2~3, Project5, 1
instance = comp, \alu1|Mux2~7 , alu1|Mux2~7, Project5, 1
instance = comp, \alu1|Mux2~4 , alu1|Mux2~4, Project5, 1
instance = comp, \alu1|Mux2~5 , alu1|Mux2~5, Project5, 1
instance = comp, \pipelineregister|aluOutOut~2 , pipelineregister|aluOutOut~2, Project5, 1
instance = comp, \pipelineregister|aluOutOut[29] , pipelineregister|aluOutOut[29], Project5, 1
instance = comp, \bac|branchAddr[30]~56 , bac|branchAddr[30]~56, Project5, 1
instance = comp, \bac|branchAddr[31]~58 , bac|branchAddr[31]~58, Project5, 1
instance = comp, \pc|dataOut[31]~28 , pc|dataOut[31]~28, Project5, 1
instance = comp, \alu1|Mux0~6 , alu1|Mux0~6, Project5, 1
instance = comp, \pc|dataOut[31] , pc|dataOut[31], Project5, 1
instance = comp, \pcLogic|dataOut[30]~56 , pcLogic|dataOut[30]~56, Project5, 1
instance = comp, \pc|dataOut[30]~27 , pc|dataOut[30]~27, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~30 , pipelineregister|nxtPCOut~30, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[30] , pipelineregister|nxtPCOut[30], Project5, 1
instance = comp, \regFile|data~94feeder , regFile|data~94feeder, Project5, 1
instance = comp, \regFile|data~94 , regFile|data~94, Project5, 1
instance = comp, \regFile|data~126feeder , regFile|data~126feeder, Project5, 1
instance = comp, \regFile|data~126 , regFile|data~126, Project5, 1
instance = comp, \regFile|data~30feeder , regFile|data~30feeder, Project5, 1
instance = comp, \regFile|data~30 , regFile|data~30, Project5, 1
instance = comp, \regFile|data~819 , regFile|data~819, Project5, 1
instance = comp, \regFile|data~820 , regFile|data~820, Project5, 1
instance = comp, \pipelineregister|dataOut~30 , pipelineregister|dataOut~30, Project5, 1
instance = comp, \pipelineregister|dataOut[30] , pipelineregister|dataOut[30], Project5, 1
instance = comp, \systemReg|data[14][30] , systemReg|data[14][30], Project5, 1
instance = comp, \muxMemOut|Mux1~1 , muxMemOut|Mux1~1, Project5, 1
instance = comp, \systemReg|data[13][30] , systemReg|data[13][30], Project5, 1
instance = comp, \muxMemOut|Mux1~2 , muxMemOut|Mux1~2, Project5, 1
instance = comp, \systemReg|data~76 , systemReg|data~76, Project5, 1
instance = comp, \systemReg|data[3][30] , systemReg|data[3][30], Project5, 1
instance = comp, \systemReg|data[1][30] , systemReg|data[1][30], Project5, 1
instance = comp, \systemReg|data[0][30] , systemReg|data[0][30], Project5, 1
instance = comp, \muxMemOut|Mux1~3 , muxMemOut|Mux1~3, Project5, 1
instance = comp, \systemReg|data~75 , systemReg|data~75, Project5, 1
instance = comp, \systemReg|data[2][30] , systemReg|data[2][30], Project5, 1
instance = comp, \muxMemOut|Mux1~4 , muxMemOut|Mux1~4, Project5, 1
instance = comp, \muxMemOut|Mux1~5 , muxMemOut|Mux1~5, Project5, 1
instance = comp, \regFile|data~62feeder , regFile|data~62feeder, Project5, 1
instance = comp, \regFile|data~62 , regFile|data~62, Project5, 1
instance = comp, \regFile|data~816 , regFile|data~816, Project5, 1
instance = comp, \regFile|data~817 , regFile|data~817, Project5, 1
instance = comp, \regFile|data~478feeder , regFile|data~478feeder, Project5, 1
instance = comp, \regFile|data~478 , regFile|data~478, Project5, 1
instance = comp, \regFile|data~814 , regFile|data~814, Project5, 1
instance = comp, \regFile|data~446 , regFile|data~446, Project5, 1
instance = comp, \regFile|data~510 , regFile|data~510, Project5, 1
instance = comp, \regFile|data~815 , regFile|data~815, Project5, 1
instance = comp, \regFile|data~818 , regFile|data~818, Project5, 1
instance = comp, \alu1|Mux1~2 , alu1|Mux1~2, Project5, 1
instance = comp, \alu1|Mux1~3 , alu1|Mux1~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~3 , pipelineregister|aluOutOut~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut[30] , pipelineregister|aluOutOut[30], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[29]~90 , ioCtrl|timer|tcnt[29]~90, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[29] , ioCtrl|timer|tcnt[29], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[30]~92 , ioCtrl|timer|tcnt[30]~92, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[30] , ioCtrl|timer|tcnt[30], Project5, 1
instance = comp, \ioCtrl|timer|tcnt[31]~94 , ioCtrl|timer|tcnt[31]~94, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[31] , ioCtrl|timer|tcnt[31], Project5, 1
instance = comp, \ioCtrl|timer|dBus[31]~32 , ioCtrl|timer|dBus[31]~32, Project5, 1
instance = comp, \ioCtrl|key|dBus[31]~76 , ioCtrl|key|dBus[31]~76, Project5, 1
instance = comp, \ioCtrl|key|dBus[30]~73 , ioCtrl|key|dBus[30]~73, Project5, 1
instance = comp, \ioCtrl|timer|dBus[30]~31 , ioCtrl|timer|dBus[30]~31, Project5, 1
instance = comp, \ioCtrl|key|dBus[30]~74 , ioCtrl|key|dBus[30]~74, Project5, 1
instance = comp, \muxMemOut|Mux1~0 , muxMemOut|Mux1~0, Project5, 1
instance = comp, \muxMemOut|Mux1~6 , muxMemOut|Mux1~6, Project5, 1
instance = comp, \regFile|data~414 , regFile|data~414, Project5, 1
instance = comp, \regFile|data~821 , regFile|data~821, Project5, 1
instance = comp, \regFile|data~822 , regFile|data~822, Project5, 1
instance = comp, \muxAluIn|dOut[30]~35 , muxAluIn|dOut[30]~35, Project5, 1
instance = comp, \muxAluIn|dOut[30]~36 , muxAluIn|dOut[30]~36, Project5, 1
instance = comp, \pipelineregister|dataOut~2 , pipelineregister|dataOut~2, Project5, 1
instance = comp, \pipelineregister|dataOut[27] , pipelineregister|dataOut[27], Project5, 1
instance = comp, \systemReg|data[15][27]~feeder , systemReg|data[15][27]~feeder, Project5, 1
instance = comp, \systemReg|data[15][27] , systemReg|data[15][27], Project5, 1
instance = comp, \systemReg|data[13][27] , systemReg|data[13][27], Project5, 1
instance = comp, \muxMemOut|Mux4~2 , muxMemOut|Mux4~2, Project5, 1
instance = comp, \muxMemOut|Mux4~5 , muxMemOut|Mux4~5, Project5, 1
instance = comp, \regFile|data~91feeder , regFile|data~91feeder, Project5, 1
instance = comp, \regFile|data~91 , regFile|data~91, Project5, 1
instance = comp, \regFile|data~27 , regFile|data~27, Project5, 1
instance = comp, \regFile|data~59 , regFile|data~59, Project5, 1
instance = comp, \regFile|data~559 , regFile|data~559, Project5, 1
instance = comp, \regFile|data~560 , regFile|data~560, Project5, 1
instance = comp, \regFile|data~561 , regFile|data~561, Project5, 1
instance = comp, \alu1|Mux4~2 , alu1|Mux4~2, Project5, 1
instance = comp, \alu1|Mux4~3 , alu1|Mux4~3, Project5, 1
instance = comp, \muxAluIn|dOut[11]~52 , muxAluIn|dOut[11]~52, Project5, 1
instance = comp, \alu1|Mux4~7 , alu1|Mux4~7, Project5, 1
instance = comp, \alu1|Mux4~4 , alu1|Mux4~4, Project5, 1
instance = comp, \alu1|Mux4~5 , alu1|Mux4~5, Project5, 1
instance = comp, \pipelineregister|aluOutOut~29 , pipelineregister|aluOutOut~29, Project5, 1
instance = comp, \pipelineregister|aluOutOut[27] , pipelineregister|aluOutOut[27], Project5, 1
instance = comp, \muxMemOut|Mux4~0 , muxMemOut|Mux4~0, Project5, 1
instance = comp, \muxMemOut|Mux4~6 , muxMemOut|Mux4~6, Project5, 1
instance = comp, \regFile|data~123feeder , regFile|data~123feeder, Project5, 1
instance = comp, \regFile|data~123 , regFile|data~123, Project5, 1
instance = comp, \regFile|data~564 , regFile|data~564, Project5, 1
instance = comp, \regFile|data~565 , regFile|data~565, Project5, 1
instance = comp, \muxAluIn|dOut[27]~5 , muxAluIn|dOut[27]~5, Project5, 1
instance = comp, \alu1|Add0~1 , alu1|Add0~1, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~3 , pipelineregister|nxtPCOut~3, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[26] , pipelineregister|nxtPCOut[26], Project5, 1
instance = comp, \regFile|data~410 , regFile|data~410, Project5, 1
instance = comp, \regFile|data~474 , regFile|data~474, Project5, 1
instance = comp, \regFile|data~571 , regFile|data~571, Project5, 1
instance = comp, \regFile|data~442 , regFile|data~442, Project5, 1
instance = comp, \regFile|data~572 , regFile|data~572, Project5, 1
instance = comp, \regFile|data~58 , regFile|data~58, Project5, 1
instance = comp, \regFile|data~26 , regFile|data~26, Project5, 1
instance = comp, \regFile|data~573 , regFile|data~573, Project5, 1
instance = comp, \regFile|data~574 , regFile|data~574, Project5, 1
instance = comp, \pipelineregister|dataOut~3 , pipelineregister|dataOut~3, Project5, 1
instance = comp, \pipelineregister|dataOut[26] , pipelineregister|dataOut[26], Project5, 1
instance = comp, \systemReg|data~18 , systemReg|data~18, Project5, 1
instance = comp, \systemReg|data[3][26] , systemReg|data[3][26], Project5, 1
instance = comp, \systemReg|data[1][26] , systemReg|data[1][26], Project5, 1
instance = comp, \systemReg|data[0][26]~feeder , systemReg|data[0][26]~feeder, Project5, 1
instance = comp, \systemReg|data[0][26] , systemReg|data[0][26], Project5, 1
instance = comp, \muxMemOut|Mux5~3 , muxMemOut|Mux5~3, Project5, 1
instance = comp, \systemReg|data~17 , systemReg|data~17, Project5, 1
instance = comp, \systemReg|data[2][26] , systemReg|data[2][26], Project5, 1
instance = comp, \muxMemOut|Mux5~4 , muxMemOut|Mux5~4, Project5, 1
instance = comp, \systemReg|data[15][26] , systemReg|data[15][26], Project5, 1
instance = comp, \systemReg|data[13][26] , systemReg|data[13][26], Project5, 1
instance = comp, \systemReg|data[12][26]~feeder , systemReg|data[12][26]~feeder, Project5, 1
instance = comp, \systemReg|data[12][26] , systemReg|data[12][26], Project5, 1
instance = comp, \systemReg|data[14][26] , systemReg|data[14][26], Project5, 1
instance = comp, \muxMemOut|Mux5~1 , muxMemOut|Mux5~1, Project5, 1
instance = comp, \muxMemOut|Mux5~2 , muxMemOut|Mux5~2, Project5, 1
instance = comp, \muxMemOut|Mux5~5 , muxMemOut|Mux5~5, Project5, 1
instance = comp, \muxMemOut|Mux5~6 , muxMemOut|Mux5~6, Project5, 1
instance = comp, \regFile|data~90 , regFile|data~90, Project5, 1
instance = comp, \regFile|data~568 , regFile|data~568, Project5, 1
instance = comp, \regFile|data~569 , regFile|data~569, Project5, 1
instance = comp, \regFile|data~566 , regFile|data~566, Project5, 1
instance = comp, \regFile|data~506 , regFile|data~506, Project5, 1
instance = comp, \regFile|data~567 , regFile|data~567, Project5, 1
instance = comp, \regFile|data~570 , regFile|data~570, Project5, 1
instance = comp, \regFile|data~505 , regFile|data~505, Project5, 1
instance = comp, \regFile|data~581 , regFile|data~581, Project5, 1
instance = comp, \pipelineregister|dataOut~4 , pipelineregister|dataOut~4, Project5, 1
instance = comp, \pipelineregister|dataOut[25] , pipelineregister|dataOut[25], Project5, 1
instance = comp, \systemReg|data~20 , systemReg|data~20, Project5, 1
instance = comp, \systemReg|data[3][25] , systemReg|data[3][25], Project5, 1
instance = comp, \systemReg|data[1][25] , systemReg|data[1][25], Project5, 1
instance = comp, \systemReg|data[0][25] , systemReg|data[0][25], Project5, 1
instance = comp, \muxMemOut|Mux6~3 , muxMemOut|Mux6~3, Project5, 1
instance = comp, \muxMemOut|Mux6~4 , muxMemOut|Mux6~4, Project5, 1
instance = comp, \systemReg|data[12][25]~feeder , systemReg|data[12][25]~feeder, Project5, 1
instance = comp, \systemReg|data[12][25] , systemReg|data[12][25], Project5, 1
instance = comp, \systemReg|data[14][25] , systemReg|data[14][25], Project5, 1
instance = comp, \muxMemOut|Mux6~1 , muxMemOut|Mux6~1, Project5, 1
instance = comp, \systemReg|data[13][25] , systemReg|data[13][25], Project5, 1
instance = comp, \muxMemOut|Mux6~2 , muxMemOut|Mux6~2, Project5, 1
instance = comp, \muxMemOut|Mux6~5 , muxMemOut|Mux6~5, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~4 , pipelineregister|nxtPCOut~4, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[25] , pipelineregister|nxtPCOut[25], Project5, 1
instance = comp, \alu1|Mux6~4 , alu1|Mux6~4, Project5, 1
instance = comp, \alu1|Mux6~5 , alu1|Mux6~5, Project5, 1
instance = comp, \pipelineregister|aluOutOut~27 , pipelineregister|aluOutOut~27, Project5, 1
instance = comp, \pipelineregister|aluOutOut[25] , pipelineregister|aluOutOut[25], Project5, 1
instance = comp, \muxMemOut|Mux6~0 , muxMemOut|Mux6~0, Project5, 1
instance = comp, \muxMemOut|Mux6~6 , muxMemOut|Mux6~6, Project5, 1
instance = comp, \regFile|data~441 , regFile|data~441, Project5, 1
instance = comp, \regFile|data~409 , regFile|data~409, Project5, 1
instance = comp, \regFile|data~473 , regFile|data~473, Project5, 1
instance = comp, \regFile|data~575 , regFile|data~575, Project5, 1
instance = comp, \regFile|data~576 , regFile|data~576, Project5, 1
instance = comp, \regFile|data~121 , regFile|data~121, Project5, 1
instance = comp, \regFile|data~89 , regFile|data~89, Project5, 1
instance = comp, \regFile|data~578 , regFile|data~578, Project5, 1
instance = comp, \regFile|data~579 , regFile|data~579, Project5, 1
instance = comp, \regFile|data~56 , regFile|data~56, Project5, 1
instance = comp, \regFile|data~586 , regFile|data~586, Project5, 1
instance = comp, \regFile|data~587 , regFile|data~587, Project5, 1
instance = comp, \regFile|data~588 , regFile|data~588, Project5, 1
instance = comp, \pipelineregister|dataOut~7 , pipelineregister|dataOut~7, Project5, 1
instance = comp, \pipelineregister|dataOut[22] , pipelineregister|dataOut[22], Project5, 1
instance = comp, \systemReg|data[13][22] , systemReg|data[13][22], Project5, 1
instance = comp, \systemReg|data[14][22] , systemReg|data[14][22], Project5, 1
instance = comp, \muxMemOut|Mux9~1 , muxMemOut|Mux9~1, Project5, 1
instance = comp, \muxMemOut|Mux9~2 , muxMemOut|Mux9~2, Project5, 1
instance = comp, \muxMemOut|Mux9~5 , muxMemOut|Mux9~5, Project5, 1
instance = comp, \ioCtrl|timer|tcnt[22] , ioCtrl|timer|tcnt[22], Project5, 1
instance = comp, \ioCtrl|timer|dBus[22]~8 , ioCtrl|timer|dBus[22]~8, Project5, 1
instance = comp, \ioCtrl|key|dBus[22]~32 , ioCtrl|key|dBus[22]~32, Project5, 1
instance = comp, \ioCtrl|key|dBus[22]~33 , ioCtrl|key|dBus[22]~33, Project5, 1
instance = comp, \muxMemOut|Mux9~0 , muxMemOut|Mux9~0, Project5, 1
instance = comp, \muxMemOut|Mux9~6 , muxMemOut|Mux9~6, Project5, 1
instance = comp, \regFile|data~502feeder , regFile|data~502feeder, Project5, 1
instance = comp, \regFile|data~502 , regFile|data~502, Project5, 1
instance = comp, \regFile|data~406 , regFile|data~406, Project5, 1
instance = comp, \regFile|data~607 , regFile|data~607, Project5, 1
instance = comp, \regFile|data~608 , regFile|data~608, Project5, 1
instance = comp, \alu1|Add0~6 , alu1|Add0~6, Project5, 1
instance = comp, \alu1|Add0~75 , alu1|Add0~75, Project5, 1
instance = comp, \alu1|Add0~93 , alu1|Add0~93, Project5, 1
instance = comp, \alu1|Mux1~7 , alu1|Mux1~7, Project5, 1
instance = comp, \alu1|Mux1~4 , alu1|Mux1~4, Project5, 1
instance = comp, \alu1|Mux1~5 , alu1|Mux1~5, Project5, 1
instance = comp, \alu1|Mux1~6 , alu1|Mux1~6, Project5, 1
instance = comp, \pc|dataOut[30] , pc|dataOut[30], Project5, 1
instance = comp, \pcLogic|dataOut[31]~58 , pcLogic|dataOut[31]~58, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~31 , pipelineregister|nxtPCOut~31, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[31] , pipelineregister|nxtPCOut[31], Project5, 1
instance = comp, \muxMemOut|Mux0~0 , muxMemOut|Mux0~0, Project5, 1
instance = comp, \muxMemOut|Mux0~6 , muxMemOut|Mux0~6, Project5, 1
instance = comp, \regFile|data~95 , regFile|data~95, Project5, 1
instance = comp, \regFile|data~127 , regFile|data~127, Project5, 1
instance = comp, \regFile|data~829 , regFile|data~829, Project5, 1
instance = comp, \muxAluIn|dOut[31]~38 , muxAluIn|dOut[31]~38, Project5, 1
instance = comp, \muxAluIn|dOut[31]~39 , muxAluIn|dOut[31]~39, Project5, 1
instance = comp, \regFile|data~31 , regFile|data~31, Project5, 1
instance = comp, \regFile|data~63 , regFile|data~63, Project5, 1
instance = comp, \regFile|data~825 , regFile|data~825, Project5, 1
instance = comp, \regFile|data~826 , regFile|data~826, Project5, 1
instance = comp, \regFile|data~827 , regFile|data~827, Project5, 1
instance = comp, \alu1|Mux0~2 , alu1|Mux0~2, Project5, 1
instance = comp, \alu1|Mux0~3 , alu1|Mux0~3, Project5, 1
instance = comp, \alu1|Add0~95 , alu1|Add0~95, Project5, 1
instance = comp, \alu1|Add0~96 , alu1|Add0~96, Project5, 1
instance = comp, \regFile|data~415 , regFile|data~415, Project5, 1
instance = comp, \regFile|data~830 , regFile|data~830, Project5, 1
instance = comp, \regFile|data~511 , regFile|data~511, Project5, 1
instance = comp, \regFile|data~831 , regFile|data~831, Project5, 1
instance = comp, \alu1|Add0~97 , alu1|Add0~97, Project5, 1
instance = comp, \alu1|Add0~98 , alu1|Add0~98, Project5, 1
instance = comp, \alu1|Mux0~7 , alu1|Mux0~7, Project5, 1
instance = comp, \alu1|Mux0~4 , alu1|Mux0~4, Project5, 1
instance = comp, \alu1|Mux0~5 , alu1|Mux0~5, Project5, 1
instance = comp, \pipelineregister|aluOutOut~4 , pipelineregister|aluOutOut~4, Project5, 1
instance = comp, \pipelineregister|aluOutOut[31] , pipelineregister|aluOutOut[31], Project5, 1
instance = comp, \dataMem|Equal0~0 , dataMem|Equal0~0, Project5, 1
instance = comp, \dataMem|DBUS[0]~0 , dataMem|DBUS[0]~0, Project5, 1
instance = comp, \ioCtrl|key|dBus[8]~56 , ioCtrl|key|dBus[8]~56, Project5, 1
instance = comp, \muxMemOut|Mux23~0 , muxMemOut|Mux23~0, Project5, 1
instance = comp, \muxMemOut|Mux23~6 , muxMemOut|Mux23~6, Project5, 1
instance = comp, \regFile|data~488 , regFile|data~488, Project5, 1
instance = comp, \regFile|data~456 , regFile|data~456, Project5, 1
instance = comp, \regFile|data~392 , regFile|data~392, Project5, 1
instance = comp, \regFile|data~729 , regFile|data~729, Project5, 1
instance = comp, \regFile|data~730 , regFile|data~730, Project5, 1
instance = comp, \muxAluIn|dOut[8]~23 , muxAluIn|dOut[8]~23, Project5, 1
instance = comp, \muxAluIn|dOut[8]~50 , muxAluIn|dOut[8]~50, Project5, 1
instance = comp, \regFile|data~104 , regFile|data~104, Project5, 1
instance = comp, \regFile|data~8 , regFile|data~8, Project5, 1
instance = comp, \regFile|data~40 , regFile|data~40, Project5, 1
instance = comp, \regFile|data~726 , regFile|data~726, Project5, 1
instance = comp, \regFile|data~727 , regFile|data~727, Project5, 1
instance = comp, \regFile|data~424 , regFile|data~424, Project5, 1
instance = comp, \regFile|data~724 , regFile|data~724, Project5, 1
instance = comp, \regFile|data~725 , regFile|data~725, Project5, 1
instance = comp, \regFile|data~728 , regFile|data~728, Project5, 1
instance = comp, \alu1|Mux23~0 , alu1|Mux23~0, Project5, 1
instance = comp, \alu1|Mux23~3 , alu1|Mux23~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~33 , pipelineregister|aluOutOut~33, Project5, 1
instance = comp, \pipelineregister|aluOutOut[8]~feeder , pipelineregister|aluOutOut[8]~feeder, Project5, 1
instance = comp, \pipelineregister|aluOutOut[8] , pipelineregister|aluOutOut[8], Project5, 1
instance = comp, \ioCtrl|switches|Equal3~1 , ioCtrl|switches|Equal3~1, Project5, 1
instance = comp, \ioCtrl|switches|swctrl~0 , ioCtrl|switches|swctrl~0, Project5, 1
instance = comp, \ioCtrl|switches|swctrl[0] , ioCtrl|switches|swctrl[0], Project5, 1
instance = comp, \systemReg|data~58 , systemReg|data~58, Project5, 1
instance = comp, \systemReg|data[3][5] , systemReg|data[3][5], Project5, 1
instance = comp, \systemReg|data[1][5] , systemReg|data[1][5], Project5, 1
instance = comp, \systemReg|data[0][5] , systemReg|data[0][5], Project5, 1
instance = comp, \muxMemOut|Mux26~3 , muxMemOut|Mux26~3, Project5, 1
instance = comp, \muxMemOut|Mux26~4 , muxMemOut|Mux26~4, Project5, 1
instance = comp, \systemReg|data[15][5] , systemReg|data[15][5], Project5, 1
instance = comp, \systemReg|data[13][5] , systemReg|data[13][5], Project5, 1
instance = comp, \muxMemOut|Mux26~2 , muxMemOut|Mux26~2, Project5, 1
instance = comp, \muxMemOut|Mux26~5 , muxMemOut|Mux26~5, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~23 , pipelineregister|nxtPCOut~23, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[5] , pipelineregister|nxtPCOut[5], Project5, 1
instance = comp, \muxMemOut|Mux26~0 , muxMemOut|Mux26~0, Project5, 1
instance = comp, \muxMemOut|Mux26~6 , muxMemOut|Mux26~6, Project5, 1
instance = comp, \regFile|data~485 , regFile|data~485, Project5, 1
instance = comp, \regFile|data~421 , regFile|data~421, Project5, 1
instance = comp, \regFile|data~389 , regFile|data~389, Project5, 1
instance = comp, \regFile|data~453 , regFile|data~453, Project5, 1
instance = comp, \regFile|data~751 , regFile|data~751, Project5, 1
instance = comp, \regFile|data~752 , regFile|data~752, Project5, 1
instance = comp, \regFile|data~755 , regFile|data~755, Project5, 1
instance = comp, \alu1|Add0~24 , alu1|Add0~24, Project5, 1
instance = comp, \alu1|Add0~25 , alu1|Add0~25, Project5, 1
instance = comp, \regFile|data~784 , regFile|data~784, Project5, 1
instance = comp, \alu1|Add0~26 , alu1|Add0~26, Project5, 1
instance = comp, \alu1|Add0~41 , alu1|Add0~41, Project5, 1
instance = comp, \alu1|Mux25~1 , alu1|Mux25~1, Project5, 1
instance = comp, \alu1|Mux25~2 , alu1|Mux25~2, Project5, 1
instance = comp, \alu1|Mux25~3 , alu1|Mux25~3, Project5, 1
instance = comp, \pipelineregister|aluOutOut~9 , pipelineregister|aluOutOut~9, Project5, 1
instance = comp, \pipelineregister|aluOutOut[6]~feeder , pipelineregister|aluOutOut[6]~feeder, Project5, 1
instance = comp, \pipelineregister|aluOutOut[6] , pipelineregister|aluOutOut[6], Project5, 1
instance = comp, \ioCtrl|timer|Equal0~0 , ioCtrl|timer|Equal0~0, Project5, 1
instance = comp, \ioCtrl|timer|Equal0~1 , ioCtrl|timer|Equal0~1, Project5, 1
instance = comp, \ioCtrl|timer|Equal0~3 , ioCtrl|timer|Equal0~3, Project5, 1
instance = comp, \alu1|Mux5~4 , alu1|Mux5~4, Project5, 1
instance = comp, \pipelineregister|aluOutOut~28 , pipelineregister|aluOutOut~28, Project5, 1
instance = comp, \pipelineregister|aluOutOut[26] , pipelineregister|aluOutOut[26], Project5, 1
instance = comp, \ioCtrl|timer|Equal0~6 , ioCtrl|timer|Equal0~6, Project5, 1
instance = comp, \pipelineregister|aluOutOut~18 , pipelineregister|aluOutOut~18, Project5, 1
instance = comp, \pipelineregister|aluOutOut[16] , pipelineregister|aluOutOut[16], Project5, 1
instance = comp, \ioCtrl|timer|Equal0~4 , ioCtrl|timer|Equal0~4, Project5, 1
instance = comp, \pipelineregister|aluOutOut~23 , pipelineregister|aluOutOut~23, Project5, 1
instance = comp, \pipelineregister|aluOutOut[21] , pipelineregister|aluOutOut[21], Project5, 1
instance = comp, \pipelineregister|aluOutOut~25 , pipelineregister|aluOutOut~25, Project5, 1
instance = comp, \pipelineregister|aluOutOut[23] , pipelineregister|aluOutOut[23], Project5, 1
instance = comp, \muxAluIn|dOut[22]~10 , muxAluIn|dOut[22]~10, Project5, 1
instance = comp, \muxAluIn|dOut[22]~59 , muxAluIn|dOut[22]~59, Project5, 1
instance = comp, \alu1|Mux9~7 , alu1|Mux9~7, Project5, 1
instance = comp, \alu1|Mux9~4 , alu1|Mux9~4, Project5, 1
instance = comp, \regFile|data~22 , regFile|data~22, Project5, 1
instance = comp, \regFile|data~54 , regFile|data~54, Project5, 1
instance = comp, \regFile|data~604 , regFile|data~604, Project5, 1
instance = comp, \regFile|data~118 , regFile|data~118, Project5, 1
instance = comp, \regFile|data~86 , regFile|data~86, Project5, 1
instance = comp, \regFile|data~605 , regFile|data~605, Project5, 1
instance = comp, \regFile|data~470 , regFile|data~470, Project5, 1
instance = comp, \regFile|data~602 , regFile|data~602, Project5, 1
instance = comp, \regFile|data~603 , regFile|data~603, Project5, 1
instance = comp, \regFile|data~606 , regFile|data~606, Project5, 1
instance = comp, \alu1|Mux9~5 , alu1|Mux9~5, Project5, 1
instance = comp, \pipelineregister|aluOutOut~24 , pipelineregister|aluOutOut~24, Project5, 1
instance = comp, \pipelineregister|aluOutOut[22] , pipelineregister|aluOutOut[22], Project5, 1
instance = comp, \ioCtrl|timer|Equal0~5 , ioCtrl|timer|Equal0~5, Project5, 1
instance = comp, \ioCtrl|timer|Equal0~7 , ioCtrl|timer|Equal0~7, Project5, 1
instance = comp, \ioCtrl|timer|Equal0~8 , ioCtrl|timer|Equal0~8, Project5, 1
instance = comp, \ioCtrl|timer|dBus[2]~27 , ioCtrl|timer|dBus[2]~27, Project5, 1
instance = comp, \ioCtrl|key|kdata~0 , ioCtrl|key|kdata~0, Project5, 1
instance = comp, \ioCtrl|key|kdata[1] , ioCtrl|key|kdata[1], Project5, 1
instance = comp, \ioCtrl|key|dBus[1]~70 , ioCtrl|key|dBus[1]~70, Project5, 1
instance = comp, \dataMem|DBUS[1]~6 , dataMem|DBUS[1]~6, Project5, 1
instance = comp, \dataMem|DBUS[2]~3 , dataMem|DBUS[2]~3, Project5, 1
instance = comp, \dataMem|DBUS[2]~4 , dataMem|DBUS[2]~4, Project5, 1
instance = comp, \muxMemOut|Mux29~0 , muxMemOut|Mux29~0, Project5, 1
instance = comp, \pipelineregister|nxtPCOut~26 , pipelineregister|nxtPCOut~26, Project5, 1
instance = comp, \pipelineregister|nxtPCOut[2] , pipelineregister|nxtPCOut[2], Project5, 1
instance = comp, \muxMemOut|Mux29~6 , muxMemOut|Mux29~6, Project5, 1
instance = comp, \regFile|data~2 , regFile|data~2, Project5, 1
instance = comp, \regFile|data~785 , regFile|data~785, Project5, 1
instance = comp, \regFile|data~66feeder , regFile|data~66feeder, Project5, 1
instance = comp, \regFile|data~66 , regFile|data~66, Project5, 1
instance = comp, \regFile|data~786 , regFile|data~786, Project5, 1
instance = comp, \muxAluIn|dOut[2]~29 , muxAluIn|dOut[2]~29, Project5, 1
instance = comp, \muxAluIn|dOut[2]~44 , muxAluIn|dOut[2]~44, Project5, 1
instance = comp, \alu1|Mux29~0 , alu1|Mux29~0, Project5, 1
instance = comp, \alu1|Mux29~4 , alu1|Mux29~4, Project5, 1
instance = comp, \pc|dataOut[2] , pc|dataOut[2], Project5, 1
instance = comp, \instMem|data~0 , instMem|data~0, Project5, 1
instance = comp, \cont|WideOr1~0 , cont|WideOr1~0, Project5, 1
instance = comp, \pipelineregister|intOp~2 , pipelineregister|intOp~2, Project5, 1
instance = comp, \pipelineregister|intOp[2] , pipelineregister|intOp[2], Project5, 1
instance = comp, \pipelineregister|intOp~3 , pipelineregister|intOp~3, Project5, 1
instance = comp, \pipelineregister|intOp[3] , pipelineregister|intOp[3], Project5, 1
instance = comp, \pipelineregister|intOp~0 , pipelineregister|intOp~0, Project5, 1
instance = comp, \pipelineregister|intOp[0] , pipelineregister|intOp[0], Project5, 1
instance = comp, \systemReg|always0~0 , systemReg|always0~0, Project5, 1
instance = comp, \pcLogic|dataOut[6]~8 , pcLogic|dataOut[6]~8, Project5, 1
instance = comp, \pc|dataOut~33 , pc|dataOut~33, Project5, 1
instance = comp, \pc|dataOut~34 , pc|dataOut~34, Project5, 1
instance = comp, \pc|dataOut~35 , pc|dataOut~35, Project5, 1
instance = comp, \pc|dataOut~36 , pc|dataOut~36, Project5, 1
instance = comp, \pc|dataOut[6] , pc|dataOut[6], Project5, 1
instance = comp, \instMem|data~20 , instMem|data~20, Project5, 1
instance = comp, \instMem|data~21 , instMem|data~21, Project5, 1
instance = comp, \alu1|Mux17~0 , alu1|Mux17~0, Project5, 1
instance = comp, \alu1|Mux20~1 , alu1|Mux20~1, Project5, 1
instance = comp, \regFile|data~11 , regFile|data~11, Project5, 1
instance = comp, \regFile|data~43 , regFile|data~43, Project5, 1
instance = comp, \regFile|data~699 , regFile|data~699, Project5, 1
instance = comp, \regFile|data~700 , regFile|data~700, Project5, 1
instance = comp, \regFile|data~491 , regFile|data~491, Project5, 1
instance = comp, \regFile|data~698 , regFile|data~698, Project5, 1
instance = comp, \regFile|data~701 , regFile|data~701, Project5, 1
instance = comp, \alu1|Mux20~2 , alu1|Mux20~2, Project5, 1
instance = comp, \alu1|Mux20~3 , alu1|Mux20~3, Project5, 1
instance = comp, \alu1|Mux20~0 , alu1|Mux20~0, Project5, 1
instance = comp, \alu1|Mux20~4 , alu1|Mux20~4, Project5, 1
instance = comp, \pc|dataOut[11] , pc|dataOut[11], Project5, 1
instance = comp, \cont|Mux1~0 , cont|Mux1~0, Project5, 1
instance = comp, \cont|Mux1~1 , cont|Mux1~1, Project5, 1
instance = comp, \cont|WideOr0~0 , cont|WideOr0~0, Project5, 1
instance = comp, \instMem|data~25 , instMem|data~25, Project5, 1
instance = comp, \cont|Selector21~0 , cont|Selector21~0, Project5, 1
instance = comp, \muxAluIn|dOut[5]~26 , muxAluIn|dOut[5]~26, Project5, 1
instance = comp, \alu1|dataOut~12 , alu1|dataOut~12, Project5, 1
instance = comp, \alu1|Mux26~1 , alu1|Mux26~1, Project5, 1
instance = comp, \muxAluIn|dOut[5]~46 , muxAluIn|dOut[5]~46, Project5, 1
instance = comp, \alu1|Mux26~2 , alu1|Mux26~2, Project5, 1
instance = comp, \alu1|Mux26~3 , alu1|Mux26~3, Project5, 1
instance = comp, \alu1|Mux26~4 , alu1|Mux26~4, Project5, 1
instance = comp, \pc|dataOut[5] , pc|dataOut[5], Project5, 1
instance = comp, \instMem|data~6 , instMem|data~6, Project5, 1
instance = comp, \cont|imm[1]~0 , cont|imm[1]~0, Project5, 1
instance = comp, \cont|imm[1]~1 , cont|imm[1]~1, Project5, 1
instance = comp, \bac|branchAddr[3]~2 , bac|branchAddr[3]~2, Project5, 1
instance = comp, \bac|branchAddr[7]~10 , bac|branchAddr[7]~10, Project5, 1
instance = comp, \bac|branchAddr[8]~12 , bac|branchAddr[8]~12, Project5, 1
instance = comp, \bac|branchAddr[9]~14 , bac|branchAddr[9]~14, Project5, 1
instance = comp, \pc|dataOut[10]~5 , pc|dataOut[10]~5, Project5, 1
instance = comp, \alu1|Mux21~0 , alu1|Mux21~0, Project5, 1
instance = comp, \alu1|Mux21~4 , alu1|Mux21~4, Project5, 1
instance = comp, \pc|dataOut[10] , pc|dataOut[10], Project5, 1
instance = comp, \pc|dataOut[9]~4 , pc|dataOut[9]~4, Project5, 1
instance = comp, \alu1|Mux22~4 , alu1|Mux22~4, Project5, 1
instance = comp, \pc|dataOut[9] , pc|dataOut[9], Project5, 1
instance = comp, \instMem|data~1 , instMem|data~1, Project5, 1
instance = comp, \instMem|data~10 , instMem|data~10, Project5, 1
instance = comp, \cont|imm[0]~2 , cont|imm[0]~2, Project5, 1
instance = comp, \pc|dataOut[3]~8 , pc|dataOut[3]~8, Project5, 1
instance = comp, \alu1|Mux28~4 , alu1|Mux28~4, Project5, 1
instance = comp, \pc|dataOut[3] , pc|dataOut[3], Project5, 1
instance = comp, \pcLogic|dataOut[7]~10 , pcLogic|dataOut[7]~10, Project5, 1
instance = comp, \pc|dataOut[7]~2 , pc|dataOut[7]~2, Project5, 1
instance = comp, \alu1|Mux24~4 , alu1|Mux24~4, Project5, 1
instance = comp, \pc|dataOut[7] , pc|dataOut[7], Project5, 1
instance = comp, \pcLogic|dataOut[8]~12 , pcLogic|dataOut[8]~12, Project5, 1
instance = comp, \pc|dataOut[8]~3 , pc|dataOut[8]~3, Project5, 1
instance = comp, \alu1|Mux23~4 , alu1|Mux23~4, Project5, 1
instance = comp, \pc|dataOut[8] , pc|dataOut[8], Project5, 1
instance = comp, \pc|dataOut[12]~0 , pc|dataOut[12]~0, Project5, 1
instance = comp, \alu1|Mux19~4 , alu1|Mux19~4, Project5, 1
instance = comp, \pc|dataOut[12] , pc|dataOut[12], Project5, 1
instance = comp, \cont|WideOr8~0 , cont|WideOr8~0, Project5, 1
instance = comp, \cont|Mux3~6 , cont|Mux3~6, Project5, 1
instance = comp, \alu1|Equal1~8 , alu1|Equal1~8, Project5, 1
instance = comp, \alu1|Equal1~6 , alu1|Equal1~6, Project5, 1
instance = comp, \alu1|Equal1~2 , alu1|Equal1~2, Project5, 1
instance = comp, \regFile|data~390 , regFile|data~390, Project5, 1
instance = comp, \regFile|data~454 , regFile|data~454, Project5, 1
instance = comp, \regFile|data~742 , regFile|data~742, Project5, 1
instance = comp, \regFile|data~743 , regFile|data~743, Project5, 1
instance = comp, \regFile|data~70feeder , regFile|data~70feeder, Project5, 1
instance = comp, \regFile|data~70 , regFile|data~70, Project5, 1
instance = comp, \regFile|data~102feeder , regFile|data~102feeder, Project5, 1
instance = comp, \regFile|data~102 , regFile|data~102, Project5, 1
instance = comp, \regFile|data~38 , regFile|data~38, Project5, 1
instance = comp, \regFile|data~6 , regFile|data~6, Project5, 1
instance = comp, \regFile|data~744 , regFile|data~744, Project5, 1
instance = comp, \regFile|data~745 , regFile|data~745, Project5, 1
instance = comp, \regFile|data~746 , regFile|data~746, Project5, 1
instance = comp, \alu1|Equal1~1 , alu1|Equal1~1, Project5, 1
instance = comp, \regFile|data~416 , regFile|data~416, Project5, 1
instance = comp, \regFile|data~797 , regFile|data~797, Project5, 1
instance = comp, \regFile|data~800 , regFile|data~800, Project5, 1
instance = comp, \alu1|Equal1~0 , alu1|Equal1~0, Project5, 1
instance = comp, \alu1|Equal1~4 , alu1|Equal1~4, Project5, 1
instance = comp, \alu1|Equal1~9 , alu1|Equal1~9, Project5, 1
instance = comp, \cont|Mux3~2 , cont|Mux3~2, Project5, 1
instance = comp, \cont|Mux3~3 , cont|Mux3~3, Project5, 1
instance = comp, \cont|Mux3~4 , cont|Mux3~4, Project5, 1
instance = comp, \cont|Mux3~7 , cont|Mux3~7, Project5, 1
instance = comp, \pc|dataOut[4]~9 , pc|dataOut[4]~9, Project5, 1
instance = comp, \alu1|Mux27~0 , alu1|Mux27~0, Project5, 1
instance = comp, \alu1|Mux27~4 , alu1|Mux27~4, Project5, 1
instance = comp, \pc|dataOut[4] , pc|dataOut[4], Project5, 1
instance = comp, \instMem|data~22 , instMem|data~22, Project5, 1
instance = comp, \cont|sndOpcode[1]~2 , cont|sndOpcode[1]~2, Project5, 1
instance = comp, \alu1|Mux26~0 , alu1|Mux26~0, Project5, 1
instance = comp, \pipelineregister|aluOutOut~31 , pipelineregister|aluOutOut~31, Project5, 1
instance = comp, \pipelineregister|aluOutOut[5] , pipelineregister|aluOutOut[5], Project5, 1
instance = comp, \ioCtrl|switches|Equal3~0 , ioCtrl|switches|Equal3~0, Project5, 1
instance = comp, \ioCtrl|key|Equal1~0 , ioCtrl|key|Equal1~0, Project5, 1
instance = comp, \ioCtrl|key|kctrl~0 , ioCtrl|key|kctrl~0, Project5, 1
instance = comp, \ioCtrl|key|kctrl[0] , ioCtrl|key|kctrl[0], Project5, 1
instance = comp, \ioCtrl|IDN[2]~0 , ioCtrl|IDN[2]~0, Project5, 1
instance = comp, \bubbler|bubble~2 , bubbler|bubble~2, Project5, 1
instance = comp, \bubbler|Equal1~0 , bubbler|Equal1~0, Project5, 1
instance = comp, \bubbler|bubble~3 , bubbler|bubble~3, Project5, 1
instance = comp, \cont|isSpecial~0 , cont|isSpecial~0, Project5, 1
instance = comp, \pipelineregister|isSpecialOut , pipelineregister|isSpecialOut, Project5, 1
instance = comp, \LEDR[0]~I , LEDR[0], Project5, 1
instance = comp, \LEDR[1]~I , LEDR[1], Project5, 1
instance = comp, \LEDR[2]~I , LEDR[2], Project5, 1
instance = comp, \LEDR[3]~I , LEDR[3], Project5, 1
instance = comp, \LEDR[4]~I , LEDR[4], Project5, 1
instance = comp, \LEDR[5]~I , LEDR[5], Project5, 1
instance = comp, \LEDR[6]~I , LEDR[6], Project5, 1
instance = comp, \LEDR[7]~I , LEDR[7], Project5, 1
instance = comp, \LEDR[8]~I , LEDR[8], Project5, 1
instance = comp, \LEDR[9]~I , LEDR[9], Project5, 1
instance = comp, \LEDG[0]~I , LEDG[0], Project5, 1
instance = comp, \LEDG[1]~I , LEDG[1], Project5, 1
instance = comp, \LEDG[2]~I , LEDG[2], Project5, 1
instance = comp, \LEDG[3]~I , LEDG[3], Project5, 1
instance = comp, \LEDG[4]~I , LEDG[4], Project5, 1
instance = comp, \LEDG[5]~I , LEDG[5], Project5, 1
instance = comp, \LEDG[6]~I , LEDG[6], Project5, 1
instance = comp, \LEDG[7]~I , LEDG[7], Project5, 1
instance = comp, \HEX0[0]~I , HEX0[0], Project5, 1
instance = comp, \HEX0[1]~I , HEX0[1], Project5, 1
instance = comp, \HEX0[2]~I , HEX0[2], Project5, 1
instance = comp, \HEX0[3]~I , HEX0[3], Project5, 1
instance = comp, \HEX0[4]~I , HEX0[4], Project5, 1
instance = comp, \HEX0[5]~I , HEX0[5], Project5, 1
instance = comp, \HEX0[6]~I , HEX0[6], Project5, 1
instance = comp, \HEX1[0]~I , HEX1[0], Project5, 1
instance = comp, \HEX1[1]~I , HEX1[1], Project5, 1
instance = comp, \HEX1[2]~I , HEX1[2], Project5, 1
instance = comp, \HEX1[3]~I , HEX1[3], Project5, 1
instance = comp, \HEX1[4]~I , HEX1[4], Project5, 1
instance = comp, \HEX1[5]~I , HEX1[5], Project5, 1
instance = comp, \HEX1[6]~I , HEX1[6], Project5, 1
instance = comp, \HEX2[0]~I , HEX2[0], Project5, 1
instance = comp, \HEX2[1]~I , HEX2[1], Project5, 1
instance = comp, \HEX2[2]~I , HEX2[2], Project5, 1
instance = comp, \HEX2[3]~I , HEX2[3], Project5, 1
instance = comp, \HEX2[4]~I , HEX2[4], Project5, 1
instance = comp, \HEX2[5]~I , HEX2[5], Project5, 1
instance = comp, \HEX2[6]~I , HEX2[6], Project5, 1
instance = comp, \HEX3[0]~I , HEX3[0], Project5, 1
instance = comp, \HEX3[1]~I , HEX3[1], Project5, 1
instance = comp, \HEX3[2]~I , HEX3[2], Project5, 1
instance = comp, \HEX3[3]~I , HEX3[3], Project5, 1
instance = comp, \HEX3[4]~I , HEX3[4], Project5, 1
instance = comp, \HEX3[5]~I , HEX3[5], Project5, 1
instance = comp, \HEX3[6]~I , HEX3[6], Project5, 1
