
---------- Begin Simulation Statistics ----------
final_tick                                82423756500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320542                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702996                       # Number of bytes of host memory used
host_op_rate                                   324758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   311.97                       # Real time elapsed on the host
host_tick_rate                              264202484                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082424                       # Number of seconds simulated
sim_ticks                                 82423756500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.663079                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779094                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2788489                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159274                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4416132                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5454106                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648475                       # CPI: cycles per instruction
system.cpu.discardedOps                        414441                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36892628                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48176579                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12286509                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33432185                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606621                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164847513                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131415328                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       113933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        293702                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779860                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1561207                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            592                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52032                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68698                       # Transaction distribution
system.membus.trans_dist::CleanEvict            45224                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127748                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52032                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       473482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 473482                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15902592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15902592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            179780                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  179780    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              179780                       # Request fanout histogram
system.membus.respLayer1.occupancy          957232000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           594032000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            474421                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       792757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           306929                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          306929                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473499                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2340260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2342557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     96287168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96375168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114513                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4396672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           895863                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000989                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031468                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 894978     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    884      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             895863                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1505115500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1170645992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1383000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               601469                       # number of demand (read+write) hits
system.l2.demand_hits::total                   601562                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              601469                       # number of overall hits
system.l2.overall_hits::total                  601562                       # number of overall hits
system.l2.demand_misses::.cpu.inst                829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             178959                       # number of demand (read+write) misses
system.l2.demand_misses::total                 179788                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               829                       # number of overall misses
system.l2.overall_misses::.cpu.data            178959                       # number of overall misses
system.l2.overall_misses::total                179788                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63667500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14489191500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14552859000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63667500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14489191500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14552859000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           780428                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781350                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          780428                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781350                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.229309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.230099                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.229309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.230099                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76800.361882                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80963.748680                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80944.551360                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76800.361882                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80963.748680                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80944.551360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68698                       # number of writebacks
system.l2.writebacks::total                     68698                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        178951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            179780                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       178951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           179780                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55377500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12699129000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12754506500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55377500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12699129000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12754506500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.229299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.230089                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.229299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.230089                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66800.361882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70964.280725                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70945.080098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66800.361882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70964.280725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70945.080098                       # average overall mshr miss latency
system.l2.replacements                         114513                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       724059                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           724059                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       724059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       724059                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              430                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          430                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            179181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                179181                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127748                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10583635500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10583635500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        306929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            306929                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.416214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.416214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82847.758869                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82847.758869                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9306155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9306155500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.416214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.416214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72847.758869                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72847.758869                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63667500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76800.361882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76800.361882                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55377500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55377500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66800.361882                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66800.361882                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        422288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            422288                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51211                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3905556000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3905556000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       473499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473499                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.108154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.108154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76264.005780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76264.005780                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51203                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3392973500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3392973500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.108138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66265.130949                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66265.130949                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63251.350646                       # Cycle average of tags in use
system.l2.tags.total_refs                     1560908                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180049                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.669351                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     112.411842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       161.298374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62977.640430                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.965139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12667385                       # Number of tag accesses
system.l2.tags.data_accesses                 12667385                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11452864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11505920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4396672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4396672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          178951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              179780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68698                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68698                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            643698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         138951007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139594705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       643698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           643698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       53342291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53342291                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       53342291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           643698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        138951007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192936996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68698.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    178934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014835927750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4137                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4137                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              442364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64600                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      179780                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68698                       # Number of write requests accepted
system.mem_ctrls.readBursts                    179780                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68698                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2015188250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  898815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5385744500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11210.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29960.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   130964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50960                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                179780                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68698                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  123796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        66519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.034742                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.190495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   294.378657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        39504     59.39%     59.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8465     12.73%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1688      2.54%     74.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1341      2.02%     76.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8317     12.50%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          523      0.79%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1185      1.78%     91.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          385      0.58%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5111      7.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        66519                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.451777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.789864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.832143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3881     93.81%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          255      6.16%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4137                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.601402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.575589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.942972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2917     70.51%     70.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               16      0.39%     70.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1148     27.75%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.23%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4137                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11504832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4395520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11505920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4396672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       139.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    139.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82326912000                       # Total gap between requests
system.mem_ctrls.avgGap                     331324.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11451776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4395520                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 643697.912506572087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 138937807.329856395721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 53328314.391979940236                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       178951                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68698                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21426250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5364318250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1919806464500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25845.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29976.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27945594.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            237840540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            126415245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           641707500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          177573960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6505964400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17634759750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      16800398880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42124660275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        511.074259                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  43491480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2752100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  36180176500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            237105120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            126024360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           641800320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180935640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6505964400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18110353500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16399898880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42202082220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.013575                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42446905500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2752100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37224751000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14389509                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14389509                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14389509                       # number of overall hits
system.cpu.icache.overall_hits::total        14389509                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          922                       # number of overall misses
system.cpu.icache.overall_misses::total           922                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67016500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67016500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67016500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67016500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14390431                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14390431                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14390431                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14390431                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72686.008677                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72686.008677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72686.008677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72686.008677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          453                       # number of writebacks
system.cpu.icache.writebacks::total               453                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66094500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66094500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66094500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71686.008677                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71686.008677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71686.008677                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71686.008677                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14389509                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14389509                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           922                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67016500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67016500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14390431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14390431                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72686.008677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72686.008677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66094500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71686.008677                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71686.008677                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.451294                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14390431                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15607.842733                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.451294                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28781784                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28781784                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57637821                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57637821                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57638177                       # number of overall hits
system.cpu.dcache.overall_hits::total        57638177                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       802062                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         802062                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       893275                       # number of overall misses
system.cpu.dcache.overall_misses::total        893275                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24024470000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24024470000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24024470000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24024470000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58439883                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58439883                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58531452                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58531452                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013725                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013725                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015261                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015261                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29953.382656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29953.382656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26894.819624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26894.819624                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       724059                       # number of writebacks
system.cpu.dcache.writebacks::total            724059                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67271                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67271                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67271                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       734791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       734791                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       780428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780428                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18590809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18590809500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22017201500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22017201500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25300.812748                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25300.812748                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28211.701143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28211.701143                       # average overall mshr miss latency
system.cpu.dcache.replacements                 779404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45197000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45197000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       434345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        434345                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6473262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6473262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45631345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45631345                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14903.504127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14903.504127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6483                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       427862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       427862                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5664528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5664528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13239.147202                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13239.147202                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12440821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12440821                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       367717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       367717                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  17551207500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  17551207500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47730.204206                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47730.204206                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60788                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       306929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306929                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12926281500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12926281500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42114.891392                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42114.891392                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          356                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           356                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91213                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91213                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996112                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996112                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3426392000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3426392000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75079.255867                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75079.255867                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1008.818198                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58418681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.854671                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1008.818198                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985174                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117843484                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117843484                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82423756500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
