
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Running command `read_verilog ../../../usb_cdc/phy_tx.v; read_verilog ../../../usb_cdc/phy_rx.v; read_verilog ../../../usb_cdc/sie.v; read_verilog ../../../usb_cdc/ctrl_endp.v; read_verilog ../../../usb_cdc/in_fifo.v; read_verilog ../../../usb_cdc/out_fifo.v; read_verilog ../../../usb_cdc/bulk_endp.v; read_verilog ../../../usb_cdc/usb_cdc.v; read_verilog ../../common/hdl/flash/spi.v; read_verilog ../hdl/bootloader/app.v; read_verilog ../hdl/bootloader/bootloader.v;' --

1. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_tx.v
Parsing Verilog input from `../../../usb_cdc/phy_tx.v' to AST representation.
Generating RTLIL representation for module `\phy_tx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_tx.v:79.4-158.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../usb_cdc/phy_rx.v
Parsing Verilog input from `../../../usb_cdc/phy_rx.v' to AST representation.
Generating RTLIL representation for module `\phy_rx'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../usb_cdc/sie.v
Parsing Verilog input from `../../../usb_cdc/sie.v' to AST representation.
Generating RTLIL representation for module `\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../usb_cdc/ctrl_endp.v
Parsing Verilog input from `../../../usb_cdc/ctrl_endp.v' to AST representation.
Generating RTLIL representation for module `\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../usb_cdc/in_fifo.v
Parsing Verilog input from `../../../usb_cdc/in_fifo.v' to AST representation.
Generating RTLIL representation for module `\in_fifo'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../usb_cdc/out_fifo.v
Parsing Verilog input from `../../../usb_cdc/out_fifo.v' to AST representation.
Generating RTLIL representation for module `\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../usb_cdc/bulk_endp.v
Parsing Verilog input from `../../../usb_cdc/bulk_endp.v' to AST representation.
Generating RTLIL representation for module `\bulk_endp'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../usb_cdc/usb_cdc.v
Parsing Verilog input from `../../../usb_cdc/usb_cdc.v' to AST representation.
Generating RTLIL representation for module `\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../common/hdl/flash/spi.v
Parsing Verilog input from `../../common/hdl/flash/spi.v' to AST representation.
Generating RTLIL representation for module `\spi'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:134.4-201.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../hdl/bootloader/app.v
Parsing Verilog input from `../hdl/bootloader/app.v' to AST representation.
Generating RTLIL representation for module `\app'.
Note: Assuming pure combinatorial block at ../hdl/bootloader/app.v:109.4-199.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../hdl/bootloader/bootloader.v
Parsing Verilog input from `../hdl/bootloader/bootloader.v' to AST representation.
Generating RTLIL representation for module `\bootloader'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top bootloader; write_json output/bootloader/bootloader.json' --

12. Executing SYNTH_ICE40 pass.

12.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

12.2. Executing HIERARCHY pass (managing design hierarchy).

12.2.1. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     \usb_cdc
Used module:         \bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         \spi
Parameter \BIT_SAMPLES = 4

12.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\phy_rx'.
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:95.4-104.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:188.4-231.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../../../usb_cdc/phy_rx.v:266.4-357.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

12.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

12.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12

12.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 0
Parameter \APP_CLK_FREQ = 12
Generating RTLIL representation for module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

12.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0000000000000000
Parameter \PRODUCTID = 16'0000000000000000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4

12.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sie'.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Generating RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/sie.v:388.4-638.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \SCK_PERIOD_MULTIPLIER = 2

12.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\spi'.
Parameter \SCK_PERIOD_MULTIPLIER = 2
Generating RTLIL representation for module `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010'.
Note: Assuming pure combinatorial block at ../../common/hdl/flash/spi.v:134.4-201.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16

12.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\usb_cdc'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16
Generating RTLIL representation for module `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/usb_cdc.v:108.4-122.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

12.2.10. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc
Used module:         \bulk_endp
Used module:             $paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo
Used module:             $paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo
Used module:         \ctrl_endp
Used module:         \sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16

12.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\bulk_endp'.
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16
Generating RTLIL representation for module `$paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8

12.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ctrl_endp'.
Parameter \VENDORID = 16'0001110101010000
Parameter \PRODUCTID = 16'0110000100110000
Parameter \CHANNELS = 1
Parameter \CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \OUT_BULK_MAXPACKETSIZE = 8
Generating RTLIL representation for module `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/ctrl_endp.v:532.4-980.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_CTRL_MAXPACKETSIZE = 8
Parameter \IN_BULK_MAXPACKETSIZE = 8
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie'.

12.2.13. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc
Used module:         $paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp
Used module:             \out_fifo
Used module:             \in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             \phy_rx
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Parameter \BIT_SAMPLES = 4
Found cached RTLIL representation for module `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16

12.2.14. Executing AST frontend in derive mode using pre-parsed AST for module `\out_fifo'.
Parameter \OUT_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16
Generating RTLIL representation for module `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo'.
Note: Assuming pure combinatorial block at ../../../usb_cdc/out_fifo.v:114.4-135.7 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16

12.2.15. Executing AST frontend in derive mode using pre-parsed AST for module `\in_fifo'.
Parameter \IN_MAXPACKETSIZE = 8
Parameter \USE_APP_CLK = 1
Parameter \APP_CLK_FREQ = 16
Generating RTLIL representation for module `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo'.

12.2.16. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc
Used module:         $paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp
Used module:             $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo
Used module:             $paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010

12.2.17. Analyzing design hierarchy..
Top module:  \bootloader
Used module:     $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc
Used module:         $paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp
Used module:             $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo
Used module:             $paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo
Used module:         $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp
Used module:         $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie
Used module:             \phy_tx
Used module:             $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100
Used module:     \app
Used module:         $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010
Removing unused module `$paramod$8300132eb2fe5792900b9552f0cc7964d970f1e1\ctrl_endp'.
Removing unused module `$paramod$e7f43581e892864555b1961cc912534dae93495e\bulk_endp'.
Removing unused module `$paramod$20ca711de9698eab5a5cfa2c60c67d823870db04\in_fifo'.
Removing unused module `$paramod$11826cea2c5657611c184f622ca444f02bfcb606\out_fifo'.
Removing unused module `\spi'.
Removing unused module `\usb_cdc'.
Removing unused module `\bulk_endp'.
Removing unused module `\out_fifo'.
Removing unused module `\in_fifo'.
Removing unused module `\ctrl_endp'.
Removing unused module `\sie'.
Removing unused module `\phy_rx'.
Removed 12 unused modules.

12.3. Executing PROC pass (convert processes to netlists).

12.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
Cleaned up 2 empty switches.

12.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1522 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1515 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1511 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1504 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1501 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1498 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1495 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1492 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1484 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1477 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1473 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1466 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1463 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1460 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1457 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1454 in module SB_DFFSR.
Removed 1 dead cases from process $proc$../hdl/bootloader/app.v:109$1261 in module app.
Marked 16 switch rules as full_case in process $proc$../hdl/bootloader/app.v:109$1261 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/bootloader/app.v:76$1259 in module app.
Marked 1 switch rules as full_case in process $proc$../hdl/bootloader/app.v:51$1257 in module app.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:108$2852 in module $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:84$2848 in module $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/usb_cdc.v:70$2844 in module $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.
Removed 1 dead cases from process $proc$../../common/hdl/flash/spi.v:134$2838 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 9 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:134$2838 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$../../common/hdl/flash/spi.v:102$2831 in module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Marked 80 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:388$2327 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:350$2257 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/sie.v:312$2232 in module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:308$3331 in module $paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:271$3297 in module $paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/in_fifo.v:87$3285 in module $paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:273$3269 in module $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:245$3260 in module $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.
Marked 5 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:114$3250 in module $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/out_fifo.v:96$3225 in module $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.
Removed 1 dead cases from process $proc$../../../usb_cdc/ctrl_endp.v:532$2954 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 83 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:532$2954 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:476$2915 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/ctrl_endp.v:460$2908 in module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/bulk_endp.v:99$2875 in module $paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.
Marked 4 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:367$1737 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 16 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:266$1709 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:246$1707 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 7 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:188$1695 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:165$1690 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 2 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:132$1685 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:108$1676 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 3 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:95$1666 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_rx.v:79$1664 in module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Removed 1 dead cases from process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 9 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:79$14 in module phy_tx.
Marked 1 switch rules as full_case in process $proc$../../../usb_cdc/phy_tx.v:61$12 in module phy_tx.
Removed a total of 4 dead cases.

12.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 163 assignments to connections.

12.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1525'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1521'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1514'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1510'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1503'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1500'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1497'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1494'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1491'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1489'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1487'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1483'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1472'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1465'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1462'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1459'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1453'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1451'.
  Set init value: \Q = 1'0

12.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1522'.
Found async reset \R in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1511'.
Found async reset \S in `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1501'.
Found async reset \R in `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1495'.
Found async reset \S in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1484'.
Found async reset \R in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1473'.
Found async reset \S in `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1463'.
Found async reset \R in `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1457'.
Found async reset \rstn in `\app.$proc$../hdl/bootloader/app.v:76$1259'.
Found async reset \rstn_i in `\app.$proc$../hdl/bootloader/app.v:51$1257'.
Found async reset \rstn in `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2848'.
Found async reset \rstn_i in `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2844'.
Found async reset \rstn_i in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
Found async reset \rstn in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
Found async reset \app_rstn_i in `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:308$3331'.
Found async reset \rstn_i in `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
Found async reset \rstn_i in `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3285'.
Found async reset \app_rstn_i in `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:273$3269'.
Found async reset \rstn_i in `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
Found async reset \rstn_i in `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
Found async reset \rstn in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
Found async reset \rstn_i in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2908'.
Found async reset \rstn in `$paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2875'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1685'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1676'.
Found async reset \rstn_i in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1664'.
Found async reset \rstn_i in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.

12.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~337 debug messages>

12.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1525'.
Creating decoders for process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1522'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1521'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1515'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1514'.
Creating decoders for process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1511'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1510'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1504'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1503'.
Creating decoders for process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1501'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1500'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1498'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1497'.
Creating decoders for process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1495'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1494'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1492'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1491'.
Creating decoders for process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1490'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1489'.
Creating decoders for process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1488'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1487'.
Creating decoders for process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1484'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1483'.
Creating decoders for process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1477'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
Creating decoders for process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1473'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1472'.
Creating decoders for process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1466'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1465'.
Creating decoders for process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1463'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1462'.
Creating decoders for process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1460'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1459'.
Creating decoders for process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1457'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
Creating decoders for process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1454'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1453'.
Creating decoders for process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1452'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1451'.
Creating decoders for process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1450'.
Creating decoders for process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
     1/36: $1\rd_length_d[15:0] [15:8]
     2/36: $13\state_d[2:0]
     3/36: $4\rd_length_d[15:0]
     4/36: $2\rd_ready[0:0]
     5/36: $2\in_valid[0:0]
     6/36: $1\rd_length_d[15:0] [7:0]
     7/36: $12\state_d[2:0]
     8/36: $11\state_d[2:0]
     9/36: $10\state_d[2:0]
    10/36: $2\out_ready[0:0]
    11/36: $4\wr_length_d[15:0]
    12/36: $2\wr_valid[0:0]
    13/36: $5\rd_length_d[15:0]
    14/36: $9\state_d[2:0]
    15/36: $5\wr_length_d[15:0]
    16/36: $8\state_d[2:0]
    17/36: $1\wr_length_d[15:0] [7:0]
    18/36: $3\rd_length_d[15:8]
    19/36: $7\state_d[2:0]
    20/36: $2\wr_length_d[7:0]
    21/36: $6\state_d[2:0]
    22/36: $2\rd_length_d[7:0]
    23/36: $3\wr_length_d[15:8]
    24/36: $4\state_d[2:0]
    25/36: $3\state_d[2:0]
    26/36: $2\state_d[2:0]
    27/36: $1\out_ready[0:0]
    28/36: $1\en[0:0]
    29/36: $1\boot_d[0:0]
    30/36: $1\wr_length_d[15:0] [15:8]
    31/36: $5\state_d[2:0]
    32/36: $1\rd_ready[0:0]
    33/36: $1\wr_valid[0:0]
    34/36: $1\in_valid[0:0]
    35/36: $1\state_d[2:0]
    36/36: $1\timer_d[25:0]
Creating decoders for process `\app.$proc$../hdl/bootloader/app.v:76$1259'.
     1/6: $0\heartbeat_sq[2:0]
     2/6: $0\boot_q[0:0]
     3/6: $0\timer_q[25:0]
     4/6: $0\rd_length_q[15:0]
     5/6: $0\wr_length_q[15:0]
     6/6: $0\state_q[2:0]
Creating decoders for process `\app.$proc$../hdl/bootloader/app.v:51$1257'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2852'.
     1/3: $1\sie2i_out_nak[0:0]
     2/3: $1\sie2i_in_valid[0:0]
     3/3: $1\sie2i_in_data[7:0]
Creating decoders for process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2848'.
     1/1: $0\clk_cnt_q[1:0]
Creating decoders for process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2844'.
     1/1: $0\rstn_sq[1:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
     1/39: $9\state_d[1:0]
     2/39: $5\rd_data_d[7:0]
     3/39: $4\sck_d[0:0]
     4/39: $8\state_d[1:0]
     5/39: $8\wr_data_d[7:0]
     6/39: $3\sck_d[0:0]
     7/39: $4\rd_data_d[7:0]
     8/39: $2\sck_d[0:0]
     9/39: $3\rd_data_d[7:0]
    10/39: $7\wr_data_d[7:0]
    11/39: $7\state_d[1:0]
    12/39: $5\wr_ready[0:0]
    13/39: $6\wr_data_d[7:0]
    14/39: $6\state_d[1:0]
    15/39: $5\wr_data_d[7:0]
    16/39: $5\state_d[1:0]
    17/39: $4\wr_ready[0:0]
    18/39: $3\wr_ready[0:0]
    19/39: $4\wr_data_d[7:0]
    20/39: $4\state_d[1:0]
    21/39: $3\rd_valid[0:0]
    22/39: $3\bit_cnt_d[2:0]
    23/39: $2\rd_valid[0:0]
    24/39: $2\wr_ready[0:0]
    25/39: $3\wr_data_d[7:0]
    26/39: $3\state_d[1:0]
    27/39: $2\bit_cnt_d[2:0]
    28/39: $2\rd_data_d[7:0]
    29/39: $2\state_d[1:0]
    30/39: $2\wr_data_d[7:0]
    31/39: $2\en_d[0:0]
    32/39: $1\state_d[1:0]
    33/39: $1\rd_valid[0:0]
    34/39: $1\wr_ready[0:0]
    35/39: $1\sck_d[0:0]
    36/39: $1\en_d[0:0]
    37/39: $1\rd_data_d[7:0]
    38/39: $1\wr_data_d[7:0]
    39/39: $1\bit_cnt_d[2:0]
Creating decoders for process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
     1/6: $0\en_q[0:0]
     2/6: $0\sck_q[0:0]
     3/6: $0\rd_data_q[7:0]
     4/6: $0\wr_data_q[7:0]
     5/6: $0\state_q[1:0]
     6/6: $0\bit_cnt_q[2:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
     1/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [7]
     2/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [6]
     3/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [5]
     4/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [4]
     5/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [3]
     6/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [2]
     7/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [1]
     8/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2455 [0]
     9/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [7]
    10/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [4]
    11/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [3]
    12/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [2]
    13/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [1]
    14/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [0]
    15/342: $2\out_toggle_d[15:0] [15:1]
    16/342: $2\out_toggle_d[15:0] [0]
    17/342: $9\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2814
    18/342: $8\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2810
    19/342: $7\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2806
    20/342: $6\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2802
    21/342: $5\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2798
    22/342: $4\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2794
    23/342: $3\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2790
    24/342: $28\phy_state_d[3:0]
    25/342: $8\in_ready[0:0]
    26/342: $3\in_zlp_d[15:0]
    27/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:610$2214[15:0]$2776
    28/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:610$2213[15:0]$2775
    29/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:610$2215[3:0]$2777
    30/342: $27\phy_state_d[3:0]
    31/342: $7\in_ready[0:0]
    32/342: $2\in_toggle_d[15:0] [0]
    33/342: $6\in_ready[0:0]
    34/342: $8\tx_data[7:0]
    35/342: $13\pid_d[3:0]
    36/342: $7\tx_data[7:0]
    37/342: $12\pid_d[3:0]
    38/342: $7\tx_valid[0:0]
    39/342: $25\phy_state_d[3:0]
    40/342: $6\tx_valid[0:0]
    41/342: $6\tx_data[7:0]
    42/342: $11\pid_d[3:0]
    43/342: $5\in_ready[0:0]
    44/342: $5\tx_data[7:0]
    45/342: $10\pid_d[3:0]
    46/342: $5\tx_valid[0:0]
    47/342: $24\phy_state_d[3:0]
    48/342: $4\tx_valid[0:0]
    49/342: $4\tx_data[7:0]
    50/342: $9\pid_d[3:0]
    51/342: $4\in_ready[0:0]
    52/342: $23\phy_state_d[3:0]
    53/342: $3\tx_valid[0:0]
    54/342: $3\in_ready[0:0]
    55/342: $3\tx_data[7:0]
    56/342: $8\pid_d[3:0]
    57/342: $2\data_d[15:0] [15:8]
    58/342: $9\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2723
    59/342: $8\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2719
    60/342: $7\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2715
    61/342: $6\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2711
    62/342: $5\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2707
    63/342: $4\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2703
    64/342: $3\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2699
    65/342: $7\pid_d[3:0]
    66/342: $13\out_toggle_d[15:0]
    67/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:545$2207[15:0]$2684
    68/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:545$2206[15:0]$2683
    69/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:545$2208[3:0]$2685
    70/342: $6\pid_d[3:0]
    71/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:545$2208[3:0]$2681
    72/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:545$2207[15:0]$2680
    73/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:545$2206[15:0]$2679
    74/342: $12\out_toggle_d[15:0]
    75/342: $22\phy_state_d[3:0]
    76/342: $11\out_eop[0:0]
    77/342: $11\out_toggle_d[15:0]
    78/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:533$2204[15:0]$2661
    79/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:533$2203[15:0]$2660
    80/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:533$2205[3:0]$2662
    81/342: $5\out_err[0:0]
    82/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:545$2208[3:0]$2651
    83/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:545$2207[15:0]$2650
    84/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:545$2206[15:0]$2649
    85/342: $10\out_toggle_d[15:0]
    86/342: $5\pid_d[3:0]
    87/342: $21\phy_state_d[3:0]
    88/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:533$2205[3:0]$2648
    89/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:533$2204[15:0]$2647
    90/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:533$2203[15:0]$2646
    91/342: $10\out_eop[0:0]
    92/342: $4\out_err[0:0]
    93/342: $11\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2643
    94/342: $10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639
    95/342: $9\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2635
    96/342: $8\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2631
    97/342: $7\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2627
    98/342: $6\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2623
    99/342: $5\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2619
   100/342: $4\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2615
   101/342: $3\out_valid[0:0]
   102/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:545$2208[3:0]$2612
   103/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:545$2207[15:0]$2611
   104/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:545$2206[15:0]$2610
   105/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:533$2205[3:0]$2609
   106/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:533$2204[15:0]$2608
   107/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:533$2203[15:0]$2607
   108/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2202.i[31:0]$2606
   109/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2202.crc[15:0]$2605
   110/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2202.data[7:0]$2604
   111/342: $3\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2603
   112/342: $9\out_eop[0:0]
   113/342: $3\out_err[0:0]
   114/342: $9\out_toggle_d[15:0]
   115/342: $4\pid_d[3:0]
   116/342: $20\phy_state_d[3:0]
   117/342: $7\in_data_ack[0:0]
   118/342: $9\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2596
   119/342: $8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592
   120/342: $7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588
   121/342: $6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584
   122/342: $5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580
   123/342: $4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576
   124/342: $3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572
   125/342: $19\phy_state_d[3:0]
   126/342: $26\phy_state_d[3:0]
   127/342: $8\out_toggle_d[0:0]
   128/342: $12\in_toggle_d[0:0]
   129/342: $7\in_req[0:0]
   130/342: $18\phy_state_d[3:0]
   131/342: $7\out_eop[0:0]
   132/342: $7\out_toggle_d[0:0]
   133/342: $11\in_toggle_d[0:0]
   134/342: $6\in_req[0:0]
   135/342: $6\out_eop[0:0]
   136/342: $6\out_toggle_d[0:0]
   137/342: $10\in_toggle_d[0:0]
   138/342: $17\phy_state_d[3:0]
   139/342: $5\frame_d[10:0]
   140/342: $5\in_req[0:0]
   141/342: $5\out_eop[0:0]
   142/342: $5\out_toggle_d[0:0]
   143/342: $9\in_toggle_d[0:0]
   144/342: $5\endp_d[3:0]
   145/342: $5\addr_d[6:0]
   146/342: $16\phy_state_d[3:0]
   147/342: $4\in_req[0:0]
   148/342: $4\out_eop[0:0]
   149/342: $4\out_toggle_d[0:0]
   150/342: $8\in_toggle_d[0:0]
   151/342: $4\frame_d[10:0]
   152/342: $4\endp_d[3:0]
   153/342: $4\addr_d[6:0]
   154/342: $15\phy_state_d[3:0]
   155/342: $14\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2561
   156/342: $13\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2557
   157/342: $12\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2553
   158/342: $11\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2549
   159/342: $10\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2545
   160/342: $9\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2541
   161/342: $8\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2537
   162/342: $7\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2533
   163/342: $6\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2529
   164/342: $5\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2525
   165/342: $4\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2521
   166/342: $3\in_req[0:0]
   167/342: $3\out_eop[0:0]
   168/342: $3\out_toggle_d[0:0]
   169/342: $7\in_toggle_d[0:0]
   170/342: $3\frame_d[10:0]
   171/342: $3\endp_d[3:0]
   172/342: $3\addr_d[6:0]
   173/342: $14\phy_state_d[3:0]
   174/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2200.i[31:0]$2518
   175/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2200.$result[4:0]$2516 [3]
   176/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2200.$result[4:0]$2516 [2]
   177/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2200.$result[4:0]$2516 [1]
   178/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2200.$result[4:0]$2516 [0]
   179/342: $8\out_eop[0:0]
   180/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2200.data[4:0]$2517
   181/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2199.i[31:0]$2515
   182/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2513
   183/342: $3\crc5$func$../../../usb_cdc/sie.v:495$2199.data[10:0]$2514
   184/342: $2\data_d[15:0] [7:0]
   185/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [5]
   186/342: $3\rev5$func$../../../usb_cdc/sie.v:495$2200.$result[4:0]$2516 [4]
   187/342: $10\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2727
   188/342: $13\phy_state_d[3:0]
   189/342: $11\phy_state_d[3:0]
   190/342: $6\in_data_ack[0:0]
   191/342: $6\in_toggle_d[15:0]
   192/342: $6$bitselwrite$data$../../../usb_cdc/sie.v:461$2197[15:0]$2493
   193/342: $6$bitselwrite$mask$../../../usb_cdc/sie.v:461$2196[15:0]$2492
   194/342: $6$bitselwrite$sel$../../../usb_cdc/sie.v:461$2198[3:0]$2494
   195/342: $5$bitselwrite$sel$../../../usb_cdc/sie.v:461$2198[3:0]$2485
   196/342: $5$bitselwrite$data$../../../usb_cdc/sie.v:461$2197[15:0]$2484
   197/342: $5$bitselwrite$mask$../../../usb_cdc/sie.v:461$2196[15:0]$2483
   198/342: $5\in_data_ack[0:0]
   199/342: $5\in_toggle_d[15:0]
   200/342: $10\phy_state_d[3:0]
   201/342: $9\phy_state_d[3:0]
   202/342: $8\phy_state_d[3:0]
   203/342: $7\phy_state_d[3:0]
   204/342: $6\phy_state_d[3:0]
   205/342: $4$bitselwrite$sel$../../../usb_cdc/sie.v:461$2198[3:0]$2467
   206/342: $4$bitselwrite$data$../../../usb_cdc/sie.v:461$2197[15:0]$2466
   207/342: $4$bitselwrite$mask$../../../usb_cdc/sie.v:461$2196[15:0]$2465
   208/342: $4\in_data_ack[0:0]
   209/342: $4\in_toggle_d[15:0]
   210/342: $3$bitselwrite$sel$../../../usb_cdc/sie.v:461$2198[3:0]$2464
   211/342: $3$bitselwrite$data$../../../usb_cdc/sie.v:461$2197[15:0]$2463
   212/342: $3$bitselwrite$mask$../../../usb_cdc/sie.v:461$2196[15:0]$2462
   213/342: $3\in_data_ack[0:0]
   214/342: $3\in_toggle_d[15:0]
   215/342: $5\phy_state_d[3:0]
   216/342: $3\pid_d[3:0]
   217/342: $4\phy_state_d[3:0]
   218/342: $3\phy_state_d[3:0]
   219/342: $2\phy_state_d[3:0]
   220/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.i[31:0]$2457
   221/342: $2\rev8$func$../../../usb_cdc/sie.v:627$2218.data[7:0]$2456
   222/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2452 [6]
   223/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.i[31:0]$2454
   224/342: $2\rev8$func$../../../usb_cdc/sie.v:622$2217.data[7:0]$2453
   225/342: $2\in_toggle_d[15:0] [15:1]
   226/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2216.i[31:0]$2451
   227/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2216.crc[15:0]$2450
   228/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2216.data[7:0]$2449
   229/342: $2\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2448
   230/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:610$2215[3:0]$2447
   231/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:610$2214[15:0]$2446
   232/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:610$2213[15:0]$2445
   233/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:601$2212[3:0]$2444
   234/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:601$2211[15:0]$2443
   235/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:601$2210[15:0]$2442
   236/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2209.i[31:0]$2441
   237/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2209.crc[15:0]$2440
   238/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2209.data[7:0]$2439
   239/342: $2\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2438
   240/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:545$2208[3:0]$2437
   241/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:545$2207[15:0]$2436
   242/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:545$2206[15:0]$2435
   243/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:533$2205[3:0]$2434
   244/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:533$2204[15:0]$2433
   245/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:533$2203[15:0]$2432
   246/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2202.i[31:0]$2431
   247/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2202.crc[15:0]$2430
   248/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2202.data[7:0]$2429
   249/342: $2\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2428
   250/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2201.i[31:0]$2427
   251/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2201.crc[15:0]$2426
   252/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2201.data[7:0]$2425
   253/342: $2\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2424
   254/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2200.i[31:0]$2423
   255/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2200.data[4:0]$2422
   256/342: $2\rev5$func$../../../usb_cdc/sie.v:495$2200.$result[4:0]$2421
   257/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2199.i[31:0]$2420
   258/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2199.data[10:0]$2419
   259/342: $2\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2418
   260/342: $2$bitselwrite$sel$../../../usb_cdc/sie.v:461$2198[3:0]$2417
   261/342: $2$bitselwrite$data$../../../usb_cdc/sie.v:461$2197[15:0]$2416
   262/342: $2$bitselwrite$mask$../../../usb_cdc/sie.v:461$2196[15:0]$2415
   263/342: $2\in_req[0:0]
   264/342: $2\in_ready[0:0]
   265/342: $2\tx_valid[0:0]
   266/342: $2\tx_data[7:0]
   267/342: $2\in_data_ack[0:0]
   268/342: $2\out_eop[0:0]
   269/342: $2\out_err[0:0]
   270/342: $2\out_valid[0:0]
   271/342: $2\in_byte_d[3:0]
   272/342: $2\in_zlp_d[15:0]
   273/342: $10\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2600
   274/342: $10\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2818
   275/342: $2\crc16_d[15:0]
   276/342: $2\frame_d[10:0]
   277/342: $2\endp_d[3:0]
   278/342: $2\addr_d[6:0]
   279/342: $2\pid_d[3:0]
   280/342: $12\phy_state_d[3:0]
   281/342: $1\out_err[0:0]
   282/342: $1\phy_state_d[3:0]
   283/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2218.i[31:0]$2414
   284/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2218.data[7:0]$2413
   285/342: $1\rev8$func$../../../usb_cdc/sie.v:627$2218.$result[7:0]$2412
   286/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2217.i[31:0]$2411
   287/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2217.data[7:0]$2410
   288/342: $1\rev8$func$../../../usb_cdc/sie.v:622$2217.$result[7:0]$2409
   289/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2216.i[31:0]$2408
   290/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2216.crc[15:0]$2407
   291/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2216.data[7:0]$2406
   292/342: $1\crc16$func$../../../usb_cdc/sie.v:617$2216.$result[15:0]$2405
   293/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:610$2215[3:0]$2404
   294/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:610$2214[15:0]$2403
   295/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:610$2213[15:0]$2402
   296/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:601$2212[3:0]$2401
   297/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:601$2211[15:0]$2400
   298/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:601$2210[15:0]$2399
   299/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2209.i[31:0]$2398
   300/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2209.crc[15:0]$2397
   301/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2209.data[7:0]$2396
   302/342: $1\crc16$func$../../../usb_cdc/sie.v:556$2209.$result[15:0]$2395
   303/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:545$2208[3:0]$2394
   304/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:545$2207[15:0]$2393
   305/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:545$2206[15:0]$2392
   306/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:533$2205[3:0]$2391
   307/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:533$2204[15:0]$2390
   308/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:533$2203[15:0]$2389
   309/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2202.i[31:0]$2388
   310/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2202.crc[15:0]$2387
   311/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2202.data[7:0]$2386
   312/342: $1\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2385
   313/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2201.i[31:0]$2384
   314/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2201.crc[15:0]$2383
   315/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2201.data[7:0]$2382
   316/342: $1\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2381
   317/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2200.i[31:0]$2380
   318/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2200.data[4:0]$2379
   319/342: $1\rev5$func$../../../usb_cdc/sie.v:495$2200.$result[4:0]$2378
   320/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2199.i[31:0]$2377
   321/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2199.data[10:0]$2376
   322/342: $1\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2375
   323/342: $1$bitselwrite$sel$../../../usb_cdc/sie.v:461$2198[3:0]$2374
   324/342: $1$bitselwrite$data$../../../usb_cdc/sie.v:461$2197[15:0]$2373
   325/342: $1$bitselwrite$mask$../../../usb_cdc/sie.v:461$2196[15:0]$2372
   326/342: $1\in_req[0:0]
   327/342: $1\in_ready[0:0]
   328/342: $1\tx_valid[0:0]
   329/342: $1\tx_data[7:0]
   330/342: $1\in_data_ack[0:0]
   331/342: $1\out_eop[0:0]
   332/342: $1\out_valid[0:0]
   333/342: $1\in_byte_d[3:0]
   334/342: $1\in_zlp_d[15:0]
   335/342: $1\out_toggle_d[15:0]
   336/342: $1\in_toggle_d[15:0]
   337/342: $1\crc16_d[15:0]
   338/342: $1\frame_d[10:0]
   339/342: $1\endp_d[3:0]
   340/342: $1\addr_d[6:0]
   341/342: $1\pid_d[3:0]
   342/342: $1\data_d[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
     1/43: $0\out_toggle_q[15:0] [15]
     2/43: $0\out_toggle_q[15:0] [14]
     3/43: $0\in_toggle_q[15:0] [14]
     4/43: $0\out_toggle_q[15:0] [13]
     5/43: $0\in_toggle_q[15:0] [13]
     6/43: $0\out_toggle_q[15:0] [12]
     7/43: $0\in_toggle_q[15:0] [12]
     8/43: $0\out_toggle_q[15:0] [11]
     9/43: $0\in_toggle_q[15:0] [11]
    10/43: $0\out_toggle_q[15:0] [10]
    11/43: $0\in_toggle_q[15:0] [10]
    12/43: $0\out_toggle_q[15:0] [9]
    13/43: $0\in_toggle_q[15:0] [9]
    14/43: $0\out_toggle_q[15:0] [8]
    15/43: $0\in_toggle_q[15:0] [8]
    16/43: $0\out_toggle_q[15:0] [7]
    17/43: $0\in_toggle_q[15:0] [7]
    18/43: $0\out_toggle_q[15:0] [6]
    19/43: $0\in_toggle_q[15:0] [6]
    20/43: $0\out_toggle_q[15:0] [5]
    21/43: $0\in_toggle_q[15:0] [5]
    22/43: $0\out_toggle_q[15:0] [4]
    23/43: $0\in_toggle_q[15:0] [4]
    24/43: $0\out_toggle_q[15:0] [3]
    25/43: $0\in_toggle_q[15:0] [3]
    26/43: $0\out_toggle_q[15:0] [2]
    27/43: $0\in_toggle_q[15:0] [2]
    28/43: $0\out_toggle_q[15:0] [1]
    29/43: $0\in_toggle_q[15:0] [1]
    30/43: $0\out_toggle_q[15:0] [0]
    31/43: $0\in_toggle_q[15:0] [0]
    32/43: $1\i[31:0]
    33/43: $0\in_byte_q[3:0]
    34/43: $0\in_zlp_q[15:0]
    35/43: $0\in_toggle_q[15:0] [15]
    36/43: $2\i[31:0]
    37/43: $0\crc16_q[15:0]
    38/43: $0\frame_q[10:0]
    39/43: $0\endp_q[3:0]
    40/43: $0\addr_q[6:0]
    41/43: $0\pid_q[3:0]
    42/43: $0\phy_state_q[3:0]
    43/43: $0\data_q[15:0]
Creating decoders for process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
     1/5: $0\in_data_ack_q[0:0]
     2/5: $0\in_req_q[0:0]
     3/5: $0\out_eop_q[0:0]
     4/5: $0\out_err_q[0:0]
     5/5: $0\delay_cnt_q[2:0]
Creating decoders for process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:308$3331'.
     1/3: $0\genblk1.u_gt12mhz_async_data.app_in_ready_sq[1:0]
     2/3: $0\genblk1.u_gt12mhz_async_data.app_in_valid_q[0:0]
     3/3: $0\genblk1.u_gt12mhz_async_data.app_in_data_q[7:0]
Creating decoders for process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
     1/13: $2$lookahead\in_fifo_q$3296[71:0]$3311
     2/13: $2$bitselwrite$data$../../../usb_cdc/in_fifo.v:283$3279[71:0]$3309
     3/13: $2$bitselwrite$mask$../../../usb_cdc/in_fifo.v:283$3278[71:0]$3308
     4/13: $2$bitselwrite$sel$../../../usb_cdc/in_fifo.v:283$3280[31:0]$3310
     5/13: $1$lookahead\in_fifo_q$3296[71:0]$3306
     6/13: $1$bitselwrite$sel$../../../usb_cdc/in_fifo.v:283$3280[31:0]$3305
     7/13: $1$bitselwrite$data$../../../usb_cdc/in_fifo.v:283$3279[71:0]$3304
     8/13: $1$bitselwrite$mask$../../../usb_cdc/in_fifo.v:283$3278[71:0]$3303
     9/13: $0\genblk1.u_gt12mhz_async_data.app_in_valid_sq[1:0]
    10/13: $0\genblk1.u_gt12mhz_async_data.app_in_ready_q[0:0]
    11/13: $0\genblk1.u_gt12mhz_async_data.app_in_valid_qq[0:0]
    12/13: $0\in_last_qq[3:0]
    13/13: $0\in_last_q[3:0]
Creating decoders for process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3285'.
     1/2: $0\in_first_qq[3:0]
     2/2: $0\in_first_q[3:0]
Creating decoders for process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:273$3269'.
     1/2: $0\genblk1.u_gt12mhz_async_data.out_valid_sq[1:0]
     2/2: $0\genblk1.u_gt12mhz_async_data.app_out_consumed_q[0:0]
Creating decoders for process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
     1/4: $0\genblk1.u_gt12mhz_async_data.app_out_consumed_sq[1:0]
     2/4: $0\genblk1.u_gt12mhz_async_data.app_out_valid_q[0:0]
     3/4: $0\genblk1.u_gt12mhz_async_data.app_out_data_q[7:0]
     4/4: $0\out_first_q[3:0]
Creating decoders for process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3250'.
     1/11: $5\out_last_dd[3:0]
     2/11: $3\out_nak_d[0:0]
     3/11: $4\out_last_dd[3:0]
     4/11: $3\out_last_dd[3:0]
     5/11: $3\out_last_d[3:0]
     6/11: $2\out_last_dd[3:0]
     7/11: $2\out_last_d[3:0]
     8/11: $2\out_nak_d[0:0]
     9/11: $1\out_last_dd[3:0]
    10/11: $1\out_nak_d[0:0]
    11/11: $1\out_last_d[3:0]
Creating decoders for process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
     1/11: $2$lookahead\out_fifo_q$3224[71:0]$3238
     2/11: $2$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3217[71:0]$3236
     3/11: $2$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3216[71:0]$3235
     4/11: $2$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3218[31:0]$3237
     5/11: $1$lookahead\out_fifo_q$3224[71:0]$3234
     6/11: $1$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3218[31:0]$3233
     7/11: $1$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3217[71:0]$3232
     8/11: $1$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3216[71:0]$3231
     9/11: $0\out_nak_q[0:0]
    10/11: $0\out_last_qq[3:0]
    11/11: $0\out_last_q[3:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
     1/158: $11\state_d[2:0]
     2/158: $3\in_toggle_reset[15:0]
     3/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2899[15:0]$3185
     4/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2898[15:0]$3184
     5/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2900[3:0]$3186
     6/158: $3$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2903[3:0]$3189
     7/158: $3$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2902[15:0]$3188
     8/158: $3$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2901[15:0]$3187
     9/158: $3\out_toggle_reset[15:0]
    10/158: $3\dev_state_dd[1:0]
    11/158: $2\dev_state_dd[1:0]
    12/158: $2\addr_dd[6:0]
    13/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2903[3:0]$3181
    14/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2902[15:0]$3180
    15/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2901[15:0]$3179
    16/158: $2$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2900[3:0]$3178
    17/158: $2$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2899[15:0]$3177
    18/158: $2$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2898[15:0]$3176
    19/158: $2\out_toggle_reset[15:0]
    20/158: $2\in_toggle_reset[15:0]
    21/158: $10\state_d[2:0]
    22/158: $5\in_valid[0:0]
    23/158: $5\in_data[7:0]
    24/158: $4\in_valid[0:0]
    25/158: $4\in_data[7:0]
    26/158: $3\in_valid[0:0]
    27/158: $3\in_data[7:0]
    28/158: $4\byte_cnt_d[6:0]
    29/158: $9\state_d[2:0]
    30/158: $8\state_d[2:0]
    31/158: $7\state_d[2:0]
    32/158: $2\in_valid[0:0]
    33/158: $2\in_data[7:0]
    34/158: $3\byte_cnt_d[6:0]
    35/158: $6\state_d[2:0]
    36/158: $5\state_d[2:0]
    37/158: $4\state_d[2:0]
    38/158: $3\state_d[2:0]
    39/158: $65\req_d[3:0]
    40/158: $64\req_d[3:0]
    41/158: $63\req_d[3:0]
    42/158: $62\req_d[3:0]
    43/158: $7\max_length_d[6:0]
    44/158: $61\req_d[3:0]
    45/158: $60\req_d[3:0]
    46/158: $59\req_d[3:0]
    47/158: $6\max_length_d[6:0]
    48/158: $58\req_d[3:0]
    49/158: $57\req_d[3:0]
    50/158: $56\req_d[3:0]
    51/158: $55\req_d[3:0]
    52/158: $5\max_length_d[6:0]
    53/158: $54\req_d[3:0]
    54/158: $53\req_d[3:0]
    55/158: $52\req_d[3:0]
    56/158: $4\max_length_d[6:0]
    57/158: $51\req_d[3:0]
    58/158: $50\req_d[3:0]
    59/158: $49\req_d[3:0]
    60/158: $48\req_d[3:0]
    61/158: $47\req_d[3:0]
    62/158: $46\req_d[3:0]
    63/158: $45\req_d[3:0]
    64/158: $44\req_d[3:0]
    65/158: $43\req_d[3:0]
    66/158: $42\req_d[3:0]
    67/158: $41\req_d[3:0]
    68/158: $40\req_d[3:0]
    69/158: $39\req_d[3:0]
    70/158: $38\req_d[3:0]
    71/158: $37\req_d[3:0]
    72/158: $36\req_d[3:0]
    73/158: $35\req_d[3:0]
    74/158: $34\req_d[3:0]
    75/158: $33\req_d[3:0]
    76/158: $32\req_d[3:0]
    77/158: $31\req_d[3:0]
    78/158: $30\req_d[3:0]
    79/158: $29\req_d[3:0]
    80/158: $28\req_d[3:0]
    81/158: $27\req_d[3:0]
    82/158: $26\req_d[3:0]
    83/158: $6\dev_state_d[1:0]
    84/158: $25\req_d[3:0]
    85/158: $5\dev_state_d[1:0]
    86/158: $24\req_d[3:0]
    87/158: $5\addr_d[6:0]
    88/158: $23\req_d[3:0]
    89/158: $22\req_d[3:0]
    90/158: $21\req_d[3:0]
    91/158: $20\req_d[3:0]
    92/158: $5\string_index_d[7:0]
    93/158: $19\req_d[3:0]
    94/158: $18\req_d[3:0]
    95/158: $17\req_d[3:0]
    96/158: $16\req_d[3:0]
    97/158: $4\dev_state_d[1:0]
    98/158: $4\string_index_d[7:0]
    99/158: $4\addr_d[6:0]
   100/158: $15\req_d[3:0]
   101/158: $14\req_d[3:0]
   102/158: $13\req_d[3:0]
   103/158: $12\req_d[3:0]
   104/158: $11\req_d[3:0]
   105/158: $10\req_d[3:0]
   106/158: $9\req_d[3:0]
   107/158: $8\req_d[3:0]
   108/158: $7\req_d[3:0]
   109/158: $6\req_d[3:0]
   110/158: $5\req_d[3:0]
   111/158: $4\req_d[3:0]
   112/158: $3\req_d[3:0]
   113/158: $3\rec_d[1:0]
   114/158: $3\class_d[0:0]
   115/158: $3\in_dir_d[0:0]
   116/158: $3\in_endp_d[0:0]
   117/158: $3\dev_state_d[1:0]
   118/158: $3\string_index_d[7:0]
   119/158: $3\max_length_d[6:0]
   120/158: $3\endp_d[3:0]
   121/158: $3\addr_d[6:0]
   122/158: $2\in_endp_d[0:0]
   123/158: $2\dev_state_d[1:0]
   124/158: $2\string_index_d[7:0]
   125/158: $2\req_d[3:0]
   126/158: $2\rec_d[1:0]
   127/158: $2\class_d[0:0]
   128/158: $2\in_dir_d[0:0]
   129/158: $2\max_length_d[6:0]
   130/158: $2\endp_d[3:0]
   131/158: $2\addr_d[6:0]
   132/158: $2\byte_cnt_d[6:0]
   133/158: $2\state_d[2:0]
   134/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2903[3:0]$2966
   135/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2902[15:0]$2965
   136/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2901[15:0]$2964
   137/158: $1$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2900[3:0]$2963
   138/158: $1$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2899[15:0]$2962
   139/158: $1$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2898[15:0]$2961
   140/158: $1\out_toggle_reset[15:0]
   141/158: $1\in_toggle_reset[15:0]
   142/158: $1\in_valid[0:0]
   143/158: $1\in_zlp[0:0]
   144/158: $1\in_data[7:0]
   145/158: $1\in_endp_d[0:0]
   146/158: $1\addr_dd[6:0]
   147/158: $1\dev_state_dd[1:0]
   148/158: $1\dev_state_d[1:0]
   149/158: $1\string_index_d[7:0]
   150/158: $1\req_d[3:0]
   151/158: $1\rec_d[1:0]
   152/158: $1\class_d[0:0]
   153/158: $1\in_dir_d[0:0]
   154/158: $1\max_length_d[6:0]
   155/158: $1\byte_cnt_d[6:0]
   156/158: $1\endp_d[3:0]
   157/158: $1\addr_d[6:0]
   158/158: $1\state_d[2:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
     1/13: $0\in_endp_q[0:0]
     2/13: $0\addr_qq[6:0]
     3/13: $0\dev_state_q[1:0]
     4/13: $0\string_index_q[7:0]
     5/13: $0\req_q[3:0]
     6/13: $0\rec_q[1:0]
     7/13: $0\class_q[0:0]
     8/13: $0\in_dir_q[0:0]
     9/13: $0\max_length_q[6:0]
    10/13: $0\byte_cnt_q[6:0]
    11/13: $0\endp_q[3:0]
    12/13: $0\addr_q[6:0]
    13/13: $0\state_q[2:0]
Creating decoders for process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2908'.
     1/1: $0\dev_state_qq[1:0]
Creating decoders for process `$paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2875'.
     1/1: $0\u_async_app_rstn.app_rstn_sq[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
     1/6: $0\rx_eop_qq[0:0]
     2/6: $0\rx_eop_q[0:0]
     3/6: $0\rx_err_qq[0:0]
     4/6: $0\rx_err_q[0:0]
     5/6: $0\rx_valid_qq[0:0]
     6/6: $0\rx_valid_q[0:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
     1/61: $3\rx_eop[0:0]
     2/61: $14\rx_state_d[2:0]
     3/61: $9\rx_valid[0:0]
     4/61: $9\rx_data_d[7:0]
     5/61: $13\shift_register_d[7:0]
     6/61: $10\stuffing_cnt_d[2:0]
     7/61: $12\shift_register_d[8:8]
     8/61: $10\shift_register_d[8:0] [8]
     9/61: $10\shift_register_d[8:0] [7:0]
    10/61: $11\shift_register_d[8:0]
    11/61: $13\rx_state_d[2:0]
    12/61: $12\rx_state_d[2:0]
    13/61: $8\rx_valid[0:0]
    14/61: $8\rx_data_d[7:0]
    15/61: $9\stuffing_cnt_d[2:0]
    16/61: $11\rx_state_d[2:0]
    17/61: $7\rx_valid[0:0]
    18/61: $7\rx_data_d[7:0]
    19/61: $9\shift_register_d[8:0]
    20/61: $8\stuffing_cnt_d[2:0]
    21/61: $6\rx_valid[0:0]
    22/61: $6\rx_data_d[7:0]
    23/61: $8\shift_register_d[8:0]
    24/61: $10\rx_state_d[2:0]
    25/61: $9\rx_state_d[2:0]
    26/61: $5\rx_valid[0:0]
    27/61: $5\rx_data_d[7:0]
    28/61: $7\shift_register_d[8:0]
    29/61: $4\rx_valid[0:0]
    30/61: $4\rx_data_d[7:0]
    31/61: $6\shift_register_d[8:0]
    32/61: $8\rx_state_d[2:0]
    33/61: $7\stuffing_cnt_d[2:0]
    34/61: $7\rx_state_d[2:0]
    35/61: $3\rx_valid[0:0]
    36/61: $3\rx_data_d[7:0]
    37/61: $5\shift_register_d[8:0]
    38/61: $6\stuffing_cnt_d[2:0]
    39/61: $5\stuffing_cnt_d[2:0]
    40/61: $6\rx_state_d[2:0]
    41/61: $5\rx_state_d[2:0]
    42/61: $4\stuffing_cnt_d[2:0]
    43/61: $4\shift_register_d[8:0]
    44/61: $4\rx_state_d[2:0]
    45/61: $3\shift_register_d[8:0]
    46/61: $3\stuffing_cnt_d[2:0]
    47/61: $3\rx_state_d[2:0]
    48/61: $2\rx_state_d[2:0]
    49/61: $2\rx_eop[0:0]
    50/61: $2\rx_err[0:0]
    51/61: $2\rx_valid[0:0]
    52/61: $2\rx_data_d[7:0]
    53/61: $2\shift_register_d[8:0]
    54/61: $2\stuffing_cnt_d[2:0]
    55/61: $1\rx_state_d[2:0]
    56/61: $1\rx_eop[0:0]
    57/61: $1\rx_err[0:0]
    58/61: $1\rx_valid[0:0]
    59/61: $1\rx_data_d[7:0]
    60/61: $1\shift_register_d[8:0]
    61/61: $1\stuffing_cnt_d[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
     1/4: $0\rx_data_q[7:0]
     2/4: $0\shift_register_q[8:0]
     3/4: $0\rx_state_q[2:0]
     4/4: $0\stuffing_cnt_q[2:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1695'.
     1/14: $5\state_d[2:0]
     2/14: $4\bus_reset_d[0:0]
     3/14: $3\bus_reset_d[0:0]
     4/14: $3\cnt_d[17:0]
     5/14: $4\state_d[2:0]
     6/14: $3\state_d[2:0]
     7/14: $2\state_d[2:0]
     8/14: $2\bus_reset_d[0:0]
     9/14: $2\dp_pu_d[0:0]
    10/14: $2\cnt_d[17:0]
    11/14: $1\state_d[2:0]
    12/14: $1\bus_reset_d[0:0]
    13/14: $1\dp_pu_d[0:0]
    14/14: $1\cnt_d[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
     1/5: $0\rx_en_q[0:0]
     2/5: $0\bus_reset_q[0:0]
     3/5: $0\dp_pu_q[0:0]
     4/5: $0\state_q[2:0]
     5/5: $0\cnt_q[17:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1685'.
     1/2: $0\se0_q[0:0]
     2/2: $0\nrzi_q[3:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1676'.
     1/1: $0\sample_cnt_q[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1666'.
     1/3: $3\nrzi[1:0]
     2/3: $2\nrzi[1:0]
     3/3: $1\nrzi[1:0]
Creating decoders for process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1664'.
     1/2: $0\dn_q[2:0]
     2/2: $0\dp_q[2:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
     1/41: $8\data_d[7:0]
     2/41: $8\bit_cnt_d[2:0]
     3/41: $8\tx_state_d[1:0]
     4/41: $6\tx_ready[0:0]
     5/41: $7\data_d[7:0]
     6/41: $7\bit_cnt_d[2:0]
     7/41: $7\tx_state_d[1:0]
     8/41: $5\tx_ready[0:0]
     9/41: $6\data_d[7:0]
    10/41: $6\bit_cnt_d[2:0]
    11/41: $6\tx_state_d[1:0]
    12/41: $4\tx_ready[0:0]
    13/41: $5\data_d[7:0]
    14/41: $5\bit_cnt_d[2:0]
    15/41: $5\tx_state_d[1:0]
    16/41: $6\nrzi_d[0:0]
    17/41: $5\stuffing_cnt_d[2:0]
    18/41: $3\tx_ready[0:0]
    19/41: $5\nrzi_d[0:0]
    20/41: $4\stuffing_cnt_d[2:0]
    21/41: $4\data_d[7:0]
    22/41: $4\bit_cnt_d[2:0]
    23/41: $4\tx_state_d[1:0]
    24/41: $3\tx_state_d[1:0]
    25/41: $4\nrzi_d[0:0]
    26/41: $3\data_d[7:0]
    27/41: $3\bit_cnt_d[2:0]
    28/41: $3\stuffing_cnt_d[2:0]
    29/41: $3\nrzi_d[0:0]
    30/41: $2\data_d[7:0]
    31/41: $2\bit_cnt_d[2:0]
    32/41: $2\tx_state_d[1:0]
    33/41: $2\tx_ready[0:0]
    34/41: $2\stuffing_cnt_d[2:0]
    35/41: $2\nrzi_d[0:0]
    36/41: $1\nrzi_d[0:0]
    37/41: $1\stuffing_cnt_d[2:0]
    38/41: $1\tx_ready[0:0]
    39/41: $1\data_d[7:0]
    40/41: $1\bit_cnt_d[2:0]
    41/41: $1\tx_state_d[1:0]
Creating decoders for process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
     1/5: $0\nrzi_q[0:0]
     2/5: $0\stuffing_cnt_q[2:0]
     3/5: $0\data_q[7:0]
     4/5: $0\bit_cnt_q[2:0]
     5/5: $0\tx_state_q[1:0]

12.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\app.\state_d' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\in_valid' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\wr_valid' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\rd_ready' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\wr_length_d' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\rd_length_d' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\timer_d' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\boot_d' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\en' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `\app.\out_ready' from process `\app.$proc$../hdl/bootloader/app.v:109$1261'.
No latch inferred for signal `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.\sie2i_in_data' from process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2852'.
No latch inferred for signal `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.\sie2i_in_valid' from process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2852'.
No latch inferred for signal `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.\sie2i_out_nak' from process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2852'.
No latch inferred for signal `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.\u_mux.j' from process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2852'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_d' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_ready' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_valid' from process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_d' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\tx_valid' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_ready' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:461$2196' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:461$2197' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:461$2198' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2199.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2199.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc5$func$../../../usb_cdc/sie.v:495$2199.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2200.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2200.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev5$func$../../../usb_cdc/sie.v:495$2200.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2201.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2201.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2201.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:524$2201.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2202.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2202.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2202.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:530$2202.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:533$2203' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:533$2204' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:533$2205' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:545$2206' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:545$2207' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:545$2208' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2209.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2209.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2209.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:556$2209.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:601$2210' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:601$2211' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:601$2212' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$mask$../../../usb_cdc/sie.v:610$2213' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$data$../../../usb_cdc/sie.v:610$2214' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$bitselwrite$sel$../../../usb_cdc/sie.v:610$2215' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2216.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2216.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2216.crc' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16$func$../../../usb_cdc/sie.v:617$2216.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2217.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2217.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:622$2217.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2218.$result' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2218.data' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\rev8$func$../../../usb_cdc/sie.v:627$2218.i' from process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
No latch inferred for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_last_d' from process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3250'.
No latch inferred for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_last_dd' from process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3250'.
No latch inferred for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_nak_d' from process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3250'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\endp_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_dd' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_d' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_data' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_zlp' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_valid' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\out_toggle_reset' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:958$2898' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:958$2899' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:958$2900' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$mask$../../../usb_cdc/ctrl_endp.v:960$2901' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$data$../../../usb_cdc/ctrl_endp.v:960$2902' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$bitselwrite$sel$../../../usb_cdc/ctrl_endp.v:960$2903' from process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1695'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1695'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1695'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_d' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1695'.
No latch inferred for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi' from process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1666'.
No latch inferred for signal `\phy_tx.\tx_state_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\bit_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\data_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\stuffing_cnt_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\nrzi_d' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
No latch inferred for signal `\phy_tx.\tx_ready' from process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.

12.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1522'.
  created $adff cell `$procdff$13627' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1515'.
  created $dff cell `$procdff$13628' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1511'.
  created $adff cell `$procdff$13629' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1504'.
  created $dff cell `$procdff$13630' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1501'.
  created $adff cell `$procdff$13631' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1498'.
  created $dff cell `$procdff$13632' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1495'.
  created $adff cell `$procdff$13633' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1492'.
  created $dff cell `$procdff$13634' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1490'.
  created $dff cell `$procdff$13635' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1488'.
  created $dff cell `$procdff$13636' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1484'.
  created $adff cell `$procdff$13637' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1477'.
  created $dff cell `$procdff$13638' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1473'.
  created $adff cell `$procdff$13639' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1466'.
  created $dff cell `$procdff$13640' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1463'.
  created $adff cell `$procdff$13641' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1460'.
  created $dff cell `$procdff$13642' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1457'.
  created $adff cell `$procdff$13643' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1454'.
  created $dff cell `$procdff$13644' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1452'.
  created $dff cell `$procdff$13645' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1450'.
  created $dff cell `$procdff$13646' with positive edge clock.
Creating register for signal `\app.\state_q' using process `\app.$proc$../hdl/bootloader/app.v:76$1259'.
  created $adff cell `$procdff$13647' with positive edge clock and negative level reset.
Creating register for signal `\app.\wr_length_q' using process `\app.$proc$../hdl/bootloader/app.v:76$1259'.
  created $adff cell `$procdff$13648' with positive edge clock and negative level reset.
Creating register for signal `\app.\rd_length_q' using process `\app.$proc$../hdl/bootloader/app.v:76$1259'.
  created $adff cell `$procdff$13649' with positive edge clock and negative level reset.
Creating register for signal `\app.\timer_q' using process `\app.$proc$../hdl/bootloader/app.v:76$1259'.
  created $adff cell `$procdff$13650' with positive edge clock and negative level reset.
Creating register for signal `\app.\boot_q' using process `\app.$proc$../hdl/bootloader/app.v:76$1259'.
  created $adff cell `$procdff$13651' with positive edge clock and negative level reset.
Creating register for signal `\app.\heartbeat_sq' using process `\app.$proc$../hdl/bootloader/app.v:76$1259'.
  created $adff cell `$procdff$13652' with positive edge clock and negative level reset.
Creating register for signal `\app.\rstn_sq' using process `\app.$proc$../hdl/bootloader/app.v:51$1257'.
  created $adff cell `$procdff$13653' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.\clk_cnt_q' using process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2848'.
  created $adff cell `$procdff$13654' with positive edge clock and negative level reset.
Creating register for signal `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.\rstn_sq' using process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2844'.
  created $adff cell `$procdff$13655' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\bit_cnt_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
  created $adff cell `$procdff$13656' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\state_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
  created $adff cell `$procdff$13657' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\wr_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
  created $adff cell `$procdff$13658' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\rd_data_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
  created $adff cell `$procdff$13659' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\en_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
  created $adff cell `$procdff$13660' with positive edge clock and negative level reset.
Creating register for signal `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.\sck_q' using process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
  created $adff cell `$procdff$13661' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\data_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13662' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\phy_state_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13663' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\pid_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13664' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\addr_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13665' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\endp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13666' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\frame_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13667' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\crc16_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13668' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13669' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_toggle_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13670' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_zlp_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13671' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_byte_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $adff cell `$procdff$13672' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\i' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
  created $dff cell `$procdff$13675' with positive edge clock.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\delay_cnt_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
  created $adff cell `$procdff$13676' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_err_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
  created $adff cell `$procdff$13677' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\out_eop_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
  created $adff cell `$procdff$13678' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_req_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
  created $adff cell `$procdff$13679' with positive edge clock and negative level reset.
Creating register for signal `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.\in_data_ack_q' using process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
  created $adff cell `$procdff$13680' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\genblk1.u_gt12mhz_async_data.app_in_data_q' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:308$3331'.
  created $adff cell `$procdff$13681' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\genblk1.u_gt12mhz_async_data.app_in_valid_q' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:308$3331'.
  created $adff cell `$procdff$13682' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\genblk1.u_gt12mhz_async_data.app_in_ready_sq' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:308$3331'.
  created $adff cell `$procdff$13683' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\in_last_q' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13684' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\in_last_qq' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $dff cell `$procdff$13687' with positive edge clock.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\in_fifo_q' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13688' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\genblk1.u_gt12mhz_async_data.app_in_valid_sq' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13689' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\genblk1.u_gt12mhz_async_data.app_in_valid_qq' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13690' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\genblk1.u_gt12mhz_async_data.app_in_ready_q' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13691' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$bitselwrite$mask$../../../usb_cdc/in_fifo.v:283$3278' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13692' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$bitselwrite$data$../../../usb_cdc/in_fifo.v:283$3279' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13693' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$bitselwrite$sel$../../../usb_cdc/in_fifo.v:283$3280' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13694' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$lookahead\in_fifo_q$3296' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
  created $adff cell `$procdff$13695' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\in_first_q' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3285'.
  created $adff cell `$procdff$13696' with positive edge clock and negative level reset.
Creating register for signal `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.\in_first_qq' using process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3285'.
  created $adff cell `$procdff$13697' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\genblk1.u_gt12mhz_async_data.app_out_consumed_q' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:273$3269'.
  created $adff cell `$procdff$13698' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\genblk1.u_gt12mhz_async_data.out_valid_sq' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:273$3269'.
  created $adff cell `$procdff$13699' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_first_q' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
  created $adff cell `$procdff$13700' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\genblk1.u_gt12mhz_async_data.app_out_consumed_sq' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
  created $adff cell `$procdff$13701' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\genblk1.u_gt12mhz_async_data.app_out_data_q' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
  created $adff cell `$procdff$13702' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\genblk1.u_gt12mhz_async_data.app_out_valid_q' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
  created $adff cell `$procdff$13703' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_fifo_q' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13704' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_last_q' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13705' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_last_qq' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13706' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.\out_nak_q' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13707' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$bitselwrite$mask$../../../usb_cdc/out_fifo.v:104$3216' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13708' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$bitselwrite$data$../../../usb_cdc/out_fifo.v:104$3217' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13709' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$bitselwrite$sel$../../../usb_cdc/out_fifo.v:104$3218' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13710' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$lookahead\out_fifo_q$3224' using process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
  created $adff cell `$procdff$13711' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13712' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13713' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\endp_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13714' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\byte_cnt_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13715' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\max_length_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13716' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_dir_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13717' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\class_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13718' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\rec_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13719' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\req_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13720' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\string_index_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13721' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13722' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\addr_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13723' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\in_endp_q' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
  created $adff cell `$procdff$13724' with positive edge clock and negative level reset.
Creating register for signal `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.\dev_state_qq' using process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2908'.
  created $adff cell `$procdff$13725' with positive edge clock and negative level reset.
Creating register for signal `$paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.\u_async_app_rstn.app_rstn_sq' using process `$paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2875'.
  created $adff cell `$procdff$13726' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
  created $adff cell `$procdff$13727' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_valid_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
  created $adff cell `$procdff$13728' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
  created $adff cell `$procdff$13729' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_err_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
  created $adff cell `$procdff$13730' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
  created $adff cell `$procdff$13731' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_eop_qq' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
  created $adff cell `$procdff$13732' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\stuffing_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
  created $adff cell `$procdff$13733' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
  created $adff cell `$procdff$13734' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\shift_register_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
  created $adff cell `$procdff$13735' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_data_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
  created $adff cell `$procdff$13736' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
  created $adff cell `$procdff$13737' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\state_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
  created $adff cell `$procdff$13738' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_pu_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
  created $adff cell `$procdff$13739' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\bus_reset_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
  created $adff cell `$procdff$13740' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\rx_en_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
  created $adff cell `$procdff$13741' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\nrzi_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1685'.
  created $adff cell `$procdff$13742' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\se0_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1685'.
  created $adff cell `$procdff$13743' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\sample_cnt_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1676'.
  created $adff cell `$procdff$13744' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dp_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1664'.
  created $adff cell `$procdff$13745' with positive edge clock and negative level reset.
Creating register for signal `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.\dn_q' using process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1664'.
  created $adff cell `$procdff$13746' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\tx_state_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13747' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\bit_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13748' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\data_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13749' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\stuffing_cnt_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13750' with positive edge clock and negative level reset.
Creating register for signal `\phy_tx.\nrzi_q' using process `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
  created $adff cell `$procdff$13751' with positive edge clock and negative level reset.

12.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1525'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1522'.
Removing empty process `SB_DFFNES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1522'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1521'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1515'.
Removing empty process `SB_DFFNESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1515'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1514'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1511'.
Removing empty process `SB_DFFNER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1511'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1510'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1504'.
Removing empty process `SB_DFFNESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1504'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1503'.
Removing empty process `SB_DFFNS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1501'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1500'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1498'.
Removing empty process `SB_DFFNSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1498'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1497'.
Removing empty process `SB_DFFNR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1495'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1494'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1492'.
Removing empty process `SB_DFFNSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1492'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1491'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1490'.
Removing empty process `SB_DFFNE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1490'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1489'.
Removing empty process `SB_DFFN.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1488'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1487'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1484'.
Removing empty process `SB_DFFES.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1484'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1483'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1477'.
Removing empty process `SB_DFFESS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1477'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1476'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1473'.
Removing empty process `SB_DFFER.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1473'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1472'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1466'.
Removing empty process `SB_DFFESR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1466'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1465'.
Removing empty process `SB_DFFS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1463'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1462'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1460'.
Removing empty process `SB_DFFSS.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1460'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1459'.
Removing empty process `SB_DFFR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1457'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1456'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1454'.
Removing empty process `SB_DFFSR.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1454'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1453'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1452'.
Removing empty process `SB_DFFE.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1452'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1451'.
Removing empty process `SB_DFF.$proc$/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1450'.
Found and cleaned up 16 empty switches in `\app.$proc$../hdl/bootloader/app.v:109$1261'.
Removing empty process `app.$proc$../hdl/bootloader/app.v:109$1261'.
Removing empty process `app.$proc$../hdl/bootloader/app.v:76$1259'.
Removing empty process `app.$proc$../hdl/bootloader/app.v:51$1257'.
Found and cleaned up 1 empty switch in `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2852'.
Removing empty process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:108$2852'.
Found and cleaned up 1 empty switch in `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2848'.
Removing empty process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:84$2848'.
Removing empty process `$paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.$proc$../../../usb_cdc/usb_cdc.v:70$2844'.
Found and cleaned up 9 empty switches in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:134$2838'.
Found and cleaned up 1 empty switch in `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
Removing empty process `$paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.$proc$../../common/hdl/flash/spi.v:102$2831'.
Found and cleaned up 80 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:388$2327'.
Found and cleaned up 34 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:350$2257'.
Found and cleaned up 5 empty switches in `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
Removing empty process `$paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.$proc$../../../usb_cdc/sie.v:312$2232'.
Found and cleaned up 2 empty switches in `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:308$3331'.
Removing empty process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:308$3331'.
Found and cleaned up 7 empty switches in `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
Removing empty process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:271$3297'.
Found and cleaned up 5 empty switches in `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3285'.
Removing empty process `$paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.$proc$../../../usb_cdc/in_fifo.v:87$3285'.
Found and cleaned up 2 empty switches in `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:273$3269'.
Removing empty process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:273$3269'.
Found and cleaned up 4 empty switches in `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
Removing empty process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:245$3260'.
Found and cleaned up 5 empty switches in `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3250'.
Removing empty process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:114$3250'.
Found and cleaned up 2 empty switches in `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
Removing empty process `$paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.$proc$../../../usb_cdc/out_fifo.v:96$3225'.
Found and cleaned up 83 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:532$2954'.
Found and cleaned up 6 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:476$2915'.
Found and cleaned up 3 empty switches in `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2908'.
Removing empty process `$paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.$proc$../../../usb_cdc/ctrl_endp.v:460$2908'.
Removing empty process `$paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.$proc$../../../usb_cdc/bulk_endp.v:99$2875'.
Found and cleaned up 8 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:367$1737'.
Found and cleaned up 16 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:266$1709'.
Found and cleaned up 1 empty switch in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:246$1707'.
Found and cleaned up 7 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1695'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:188$1695'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:165$1690'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1685'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:132$1685'.
Found and cleaned up 2 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1676'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:108$1676'.
Found and cleaned up 3 empty switches in `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1666'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:95$1666'.
Removing empty process `$paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.$proc$../../../usb_cdc/phy_rx.v:79$1664'.
Found and cleaned up 9 empty switches in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:79$14'.
Found and cleaned up 1 empty switch in `\phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Removing empty process `phy_tx.$proc$../../../usb_cdc/phy_tx.v:61$12'.
Cleaned up 337 empty switches.

12.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
Optimizing module app.
<suppressed ~23 debug messages>
Optimizing module $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.
<suppressed ~6 debug messages>
Optimizing module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
<suppressed ~17 debug messages>
Optimizing module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
<suppressed ~223 debug messages>
Optimizing module $paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.
<suppressed ~3 debug messages>
Optimizing module $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.
<suppressed ~10 debug messages>
Optimizing module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
<suppressed ~142 debug messages>
Optimizing module $paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.
Optimizing module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
<suppressed ~82 debug messages>
Optimizing module phy_tx.
<suppressed ~21 debug messages>

12.4. Executing FLATTEN pass (flatten design).
Deleting now unused module app.
Deleting now unused module $paramod$2c4aafdaddabe0dfedd4918b6e43905a39b0266b\usb_cdc.
Deleting now unused module $paramod\spi\SCK_PERIOD_MULTIPLIER=32'00000000000000000000000000000010.
Deleting now unused module $paramod$541e152eff05abd1c709a1f6ccd7863bfc049125\sie.
Deleting now unused module $paramod$e6cd51f9eba4ddd47d22fa8e018230c4796e337e\in_fifo.
Deleting now unused module $paramod$4c52caa7136fc1e1ba43dd4012606d7872578c06\out_fifo.
Deleting now unused module $paramod$d106326a53edfb0ec1a42d43cb449250079f8d0d\ctrl_endp.
Deleting now unused module $paramod$f907bb3849709ac88b4fb557de7e3b403a76c0c0\bulk_endp.
Deleting now unused module $paramod\phy_rx\BIT_SAMPLES=32'00000000000000000000000000000100.
Deleting now unused module phy_tx.
<suppressed ~10 debug messages>

12.5. Executing TRIBUF pass.

12.6. Executing DEMINOUT pass (demote inout ports to input or output).

12.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~111 debug messages>

12.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 690 unused cells and 3807 unused wires.
<suppressed ~720 debug messages>

12.9. Executing CHECK pass (checking for obvious problems).
Checking module bootloader...
Found and reported 0 problems.

12.10. Executing OPT pass (performing simple optimizations).

12.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~3450 debug messages>
Removed a total of 1150 cells.

12.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11390.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11394.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3665.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11424.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11426.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11447.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11451.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11556.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11558.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11576.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11592.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11594.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11610.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11642.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11644.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11676.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11688.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11718.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11738.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11748.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11788.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11242.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11244.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11248.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3498.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3399.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11250.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3524.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11252.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9080.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9092.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9095.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9104.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9119.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9122.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11278.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9134.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9140.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11280.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11282.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11286.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9181.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9259.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9270.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9279.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9336.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9343.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9351.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9369.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9372.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9374.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9392.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9395.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9417.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9435.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9437.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9469.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9492.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9506.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11311.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9535.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9544.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9556.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9559.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9561.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9566.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9580.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9585.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9601.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9612.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9627.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9629.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9631.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9647.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9649.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9651.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9653.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9668.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9670.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9672.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9690.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9692.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9717.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9737.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9743.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9762.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9764.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9768.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9785.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9787.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11357.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9823.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11313.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9825.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9829.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9848.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9850.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9868.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9872.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9889.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9891.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9913.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11317.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9915.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9917.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9919.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9942.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9944.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9966.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9988.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9990.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9992.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11319.
    dead port 1/2 on $mux $flatten\u_app.\u_spi.$procmux$3717.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3719.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3721.
    dead port 1/2 on $mux $flatten\u_app.\u_spi.$procmux$3728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11321.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3730.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10009.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10011.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10013.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10028.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10034.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10050.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10052.
    dead port 1/2 on $mux $flatten\u_app.\u_spi.$procmux$3739.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10054.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10056.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3741.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11347.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11349.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10073.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4121.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10075.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3743.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10077.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10097.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4219.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4221.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10099.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4233.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4235.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4238.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4246.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10101.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4249.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4290.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10103.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4301.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3749.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4304.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10123.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4318.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4328.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4331.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4334.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4336.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4349.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4352.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4355.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4370.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4378.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4381.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4391.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4399.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4410.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4412.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10125.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4423.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4433.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4441.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4444.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4459.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10127.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4462.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4472.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4475.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4477.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10129.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4490.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4495.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3757.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4498.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4508.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4511.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4513.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4516.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4529.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4534.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4542.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4544.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4547.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4549.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4552.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4560.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4562.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4578.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4580.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4583.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4585.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3759.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4588.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4598.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4600.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10154.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4603.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4613.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4615.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4618.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4630.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3575.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4633.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4643.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4645.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4648.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4658.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4660.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10178.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4663.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4672.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4675.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10180.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4687.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4696.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4699.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10182.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4711.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4720.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10184.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4723.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3765.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4736.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3767.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3411.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11351.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3775.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4847.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4849.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4870.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4872.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4877.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4880.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4961.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4964.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4966.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$4969.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5041.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5044.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10204.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5049.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5061.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5066.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3588.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5069.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5084.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5086.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5089.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5184.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5186.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5189.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5254.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5257.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5269.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5271.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10224.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5274.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5286.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5288.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3785.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5291.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5354.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10226.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5359.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5371.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5376.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10230.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3590.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10247.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10249.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3790.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10251.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5677.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5691.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5694.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5705.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5708.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5719.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10271.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5722.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5733.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5742.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5745.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10273.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3795.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10275.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10277.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5862.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5865.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5875.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5878.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10298.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5886.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5903.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5910.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5914.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3800.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5934.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5936.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5939.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5941.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5943.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5945.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10300.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5948.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5964.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5969.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5971.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5973.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10302.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5976.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5992.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5995.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5997.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$5999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6001.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3602.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6020.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6023.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6025.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6027.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6029.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6032.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6048.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6051.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6053.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6057.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10323.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6060.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6076.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6079.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6083.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6085.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6088.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6104.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6106.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6108.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6110.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6113.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6129.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6131.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6135.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3809.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6138.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6158.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10325.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6163.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6183.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6185.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3811.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6188.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6204.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6206.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6208.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6210.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10327.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6228.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6230.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6232.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10329.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6252.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6254.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3813.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6257.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6272.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6274.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6294.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6298.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10351.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6301.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6318.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6320.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3815.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6323.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6338.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6340.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6342.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6345.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6360.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6362.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6364.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6367.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6384.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6386.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10355.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6389.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6403.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6405.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10357.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6422.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6424.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6427.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6443.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6446.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6462.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10380.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6465.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6479.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6481.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3824.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6484.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6498.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6503.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6517.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6519.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3826.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6522.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6536.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10384.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6541.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10386.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3828.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3830.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3838.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3840.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3842.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6763.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6766.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6779.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10407.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6795.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3850.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6798.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6811.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10409.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6814.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6827.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10411.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6843.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3852.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6846.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6859.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6878.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6975.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6977.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6980.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6982.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6984.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6986.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3854.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$6989.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7062.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7096.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10432.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7113.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10434.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7116.
    dead port 1/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$7133.
    dead port 2/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$7133.
    dead port 3/4 on $pmux $flatten\u_usb_cdc.\u_sie.$procmux$7133.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7137.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7139.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7142.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7160.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7162.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7164.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7166.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10452.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7169.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7187.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7189.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7191.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7193.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10454.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7196.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7366.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3862.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7370.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10456.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7373.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10458.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7392.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7394.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3864.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7397.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7414.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7418.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10477.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7421.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7442.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7444.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7446.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7449.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7467.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7471.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10481.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7495.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7497.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7500.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10503.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3873.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7518.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7520.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10505.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7523.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3875.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7602.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7604.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10507.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7607.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10509.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7623.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7628.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7697.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10531.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7700.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7715.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7733.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7736.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7751.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7770.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7773.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7790.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7793.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10538.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10540.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10542.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3882.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10564.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10566.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3884.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10568.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$7857.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8278.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10570.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10572.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8287.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10593.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3891.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8297.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10595.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3893.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10597.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10599.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8307.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10621.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8314.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10623.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8326.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3900.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8337.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10625.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10627.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8356.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3902.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8365.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10650.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8380.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8388.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10652.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10656.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3909.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8403.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8416.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3911.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8429.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8442.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3917.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8453.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8469.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.$procmux$8474.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10678.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10680.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10682.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10703.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3929.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10705.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10707.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10709.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10728.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10732.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3935.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10734.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10736.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3429.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10754.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10756.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3941.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10758.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10760.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3431.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10778.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12225.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12228.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12235.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12238.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12247.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12250.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12253.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12258.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12261.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12270.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12273.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12276.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12281.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10780.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12284.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12293.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12296.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12299.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12302.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12304.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3947.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12307.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12316.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12319.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12322.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12325.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12327.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10782.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12330.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12339.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12342.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12345.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12348.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12350.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10784.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12362.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12365.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12368.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12370.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12373.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12382.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12385.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12388.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12390.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12393.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12402.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12405.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12408.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12411.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12413.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12416.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12425.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12428.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12431.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12434.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12436.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12439.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12448.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12451.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12454.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12456.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12459.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12468.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12474.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12476.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3954.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12479.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12488.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12491.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12494.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12496.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10807.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12499.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12508.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12511.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12514.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12516.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10809.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12519.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12528.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12531.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12533.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12536.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12545.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12548.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12550.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12553.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12562.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12565.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12567.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10828.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12570.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12579.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12582.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12584.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12587.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12596.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12599.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12601.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12604.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12614.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12616.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12619.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12621.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3961.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12624.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12634.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12636.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12639.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12641.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10832.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12644.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12654.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12656.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12659.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12661.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10834.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12664.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12674.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12676.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12679.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12681.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12684.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12693.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12696.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12698.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12701.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12710.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12713.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12715.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10854.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12718.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12727.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12730.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12732.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12735.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12744.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12747.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12749.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10856.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12752.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12761.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12763.
    dead port 2/2 on $mux $flatten\u_app.\u_spi.$procmux$3968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12766.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12775.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12777.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10858.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12780.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12789.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12791.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10860.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12794.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12803.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12805.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12808.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12817.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12819.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12822.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12830.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10881.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12833.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12841.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12844.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12852.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10883.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12855.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12863.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3441.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12866.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12874.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10885.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12877.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12887.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12890.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12892.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12895.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12905.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12908.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12910.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10887.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12913.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12923.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12925.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12928.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12938.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12940.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12943.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12953.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12955.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10912.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12958.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12967.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12979.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10914.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12982.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12991.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12994.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13004.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13007.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10916.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10918.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10968.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13017.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13024.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10970.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13030.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13038.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10972.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13046.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10974.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3450.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13055.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10997.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13064.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13099.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13110.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13112.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13122.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10999.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13132.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13143.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13155.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11001.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11003.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11027.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3457.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11029.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11031.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11033.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13236.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13239.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13245.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3464.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13253.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3471.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13256.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13261.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11056.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13264.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13269.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13272.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13279.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13281.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13284.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13291.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13293.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11058.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13296.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13303.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13305.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11060.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13308.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13315.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13317.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13320.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13326.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13329.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13335.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3478.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13338.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13344.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11077.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13347.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13353.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13356.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13364.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13366.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13369.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13377.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13379.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11079.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13382.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13389.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13391.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11081.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13394.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13402.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13404.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13407.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13415.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13417.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13420.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13428.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13430.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13433.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13440.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11124.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13443.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13450.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13453.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13460.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11126.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13463.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13470.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11128.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13473.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13480.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13483.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13490.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13493.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13501.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11148.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13504.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13512.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11150.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13515.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13523.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11152.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13526.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13534.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13537.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11154.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11156.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13545.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11177.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11179.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11181.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13553.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11183.
    dead port 2/2 on $mux $flatten\u_app.$procmux$3488.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11185.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11187.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13561.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11209.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13569.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11211.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11213.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11215.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13577.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11217.
    dead port 2/2 on $mux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11219.
    dead port 1/2 on $mux $flatten\u_app.$procmux$3496.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13585.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13591.
    dead port 1/2 on $mux $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13597.
Removed 1165 multiplexer ports.
<suppressed ~218 debug messages>

12.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3676: { $flatten\u_app.$procmux$3383_CMP $auto$opt_reduce.cc:134:opt_pmux$13755 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3509: { $flatten\u_app.$procmux$3387_CMP $flatten\u_app.$procmux$3383_CMP $auto$opt_reduce.cc:134:opt_pmux$13757 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11848: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $auto$opt_reduce.cc:134:opt_pmux$13759 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11856: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $auto$opt_reduce.cc:134:opt_pmux$13761 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11864: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $auto$opt_reduce.cc:134:opt_pmux$13763 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$4005: { $flatten\u_app.\u_spi.$procmux$3974_CMP $flatten\u_app.\u_spi.$procmux$3816_CMP $auto$opt_reduce.cc:134:opt_pmux$13765 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11872: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $auto$opt_reduce.cc:134:opt_pmux$13767 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11880: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $auto$opt_reduce.cc:134:opt_pmux$13769 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11888: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13771 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11896: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $auto$opt_reduce.cc:134:opt_pmux$13773 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3413: { $flatten\u_app.$procmux$3385_CMP $flatten\u_app.$procmux$3382_CMP $auto$opt_reduce.cc:134:opt_pmux$13775 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11904: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $auto$opt_reduce.cc:134:opt_pmux$13777 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11912: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13779 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7058: $auto$opt_reduce.cc:134:opt_pmux$13781
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11928: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13783 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11936: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13785 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$8290: { $flatten\u_usb_cdc.\u_sie.$procmux$4337_CMP $auto$opt_reduce.cc:134:opt_pmux$13787 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$8396: { $flatten\u_usb_cdc.\u_sie.$procmux$4733_CMP $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2240_Y $auto$opt_reduce.cc:134:opt_pmux$13789 $flatten\u_usb_cdc.\u_sie.$procmux$4142_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3613: { $auto$opt_reduce.cc:134:opt_pmux$13793 $flatten\u_app.$procmux$3383_CMP $auto$opt_reduce.cc:134:opt_pmux$13791 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11944: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13795 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11952: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13797 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11960: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13799 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3667: { $flatten\u_app.$procmux$3382_CMP $auto$opt_reduce.cc:134:opt_pmux$13801 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11968: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $auto$opt_reduce.cc:134:opt_pmux$13803 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11976: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13805 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11984: { $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $auto$opt_reduce.cc:134:opt_pmux$13807 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3622: { $auto$opt_reduce.cc:134:opt_pmux$13811 $auto$opt_reduce.cc:134:opt_pmux$13809 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$4731: $auto$opt_reduce.cc:134:opt_pmux$13813
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3975: { $flatten\u_app.\u_spi.$procmux$3816_CMP $auto$opt_reduce.cc:134:opt_pmux$13815 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13161: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13156_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13144_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1693_Y $auto$opt_reduce.cc:134:opt_pmux$13817 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13179: $auto$opt_reduce.cc:134:opt_pmux$13819
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13187: { $auto$opt_reduce.cc:134:opt_pmux$13821 $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1693_Y }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3985: { $auto$opt_reduce.cc:134:opt_pmux$13823 $flatten\u_app.\u_spi.$procmux$3816_CMP $flatten\u_app.\u_spi.$procmux$3722_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3631: { $auto$opt_reduce.cc:134:opt_pmux$13825 $flatten\u_app.$procmux$3381_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3380: { $flatten\u_app.$procmux$3384_CMP $flatten\u_app.$procmux$3382_CMP $auto$opt_reduce.cc:134:opt_pmux$13827 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3990: { $flatten\u_app.\u_spi.$procmux$3955_CMP $auto$opt_reduce.cc:134:opt_pmux$13829 }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3685: { $flatten\u_app.$procmux$3382_CMP $auto$opt_reduce.cc:134:opt_pmux$13831 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3995: { $auto$opt_reduce.cc:134:opt_pmux$13833 $flatten\u_app.\u_spi.$procmux$3816_CMP $flatten\u_app.\u_spi.$procmux$3722_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3640: { $flatten\u_app.$procmux$3386_CMP $flatten\u_app.$procmux$3383_CMP $auto$opt_reduce.cc:134:opt_pmux$13835 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13539: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13367_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282_CMP $auto$opt_reduce.cc:134:opt_pmux$13837 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13579: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13367_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282_CMP $auto$opt_reduce.cc:134:opt_pmux$13839 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13804: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13806: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13758: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13760: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13762: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13766: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13768: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13770: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13772: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13776: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13778: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13782: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13784: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13794: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13796: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13798: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13802: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
  Optimizing cells in module \bootloader.
Performed a total of 60 changes.

12.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

12.10.6. Executing OPT_DFF pass (perform DFF optimizations).

12.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 2342 unused wires.
<suppressed ~1 debug messages>

12.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.9. Rerunning OPT passes. (Maybe there is more to do..)

12.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~225 debug messages>

12.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10196: $auto$opt_reduce.cc:134:opt_pmux$13841
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10399: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074_CMP $auto$opt_reduce.cc:134:opt_pmux$13843 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10670: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537_CMP $auto$opt_reduce.cc:134:opt_pmux$13845 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11048: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179_CMP $auto$opt_reduce.cc:134:opt_pmux$13847 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9778: $auto$opt_reduce.cc:134:opt_pmux$13849
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9981: { $auto$opt_reduce.cc:134:opt_pmux$13853 $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074_CMP $auto$opt_reduce.cc:134:opt_pmux$13851 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$7514: { $flatten\u_usb_cdc.\u_sie.$procmux$7136_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7135_CMP }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13563: { $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2825_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282_CMP $auto$opt_reduce.cc:134:opt_pmux$13855 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13579: { $auto$opt_reduce.cc:134:opt_pmux$13857 $auto$opt_reduce.cc:134:opt_pmux$13837 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13840: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10151_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3146_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3142_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$13842: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10151_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3146_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3142_Y }
  Optimizing cells in module \bootloader.
Performed a total of 11 changes.

12.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.10.13. Executing OPT_DFF pass (perform DFF optimizations).

12.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

12.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.16. Rerunning OPT passes. (Maybe there is more to do..)

12.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~225 debug messages>

12.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.10.20. Executing OPT_DFF pass (perform DFF optimizations).

12.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.10.23. Finished OPT passes. (There is nothing left to do.)

12.11. Executing FSM pass (extract and optimize FSM).

12.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking bootloader.u_app.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking bootloader.u_app.u_spi.state_q as FSM state register:
    Circuit seems to be self-resetting.
Not marking bootloader.u_usb_cdc.u_ctrl_endp.dev_state_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register bootloader.u_usb_cdc.u_ctrl_endp.req_q.
Found FSM state register bootloader.u_usb_cdc.u_ctrl_endp.state_q.
Not marking bootloader.u_usb_cdc.u_ctrl_endp.string_index_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register bootloader.u_usb_cdc.u_sie.phy_state_q.
Found FSM state register bootloader.u_usb_cdc.u_sie.u_phy_rx.rx_state_q.
Found FSM state register bootloader.u_usb_cdc.u_sie.u_phy_rx.state_q.
Found FSM state register bootloader.u_usb_cdc.u_sie.u_phy_tx.tx_state_q.

12.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_usb_cdc.u_ctrl_endp.req_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13720
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2910_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2918_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2920_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2953_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13771
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11508_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10031_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10227_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10706_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11153_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11495_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13845
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3018_Y
  found state code: 4'1100
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13851
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13853
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3116_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3111_Y
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13841
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13843
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3089_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3062_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3037_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3041_Y
  found state code: 4'0101
  found state code: 4'0100
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051_CMP
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13847
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3028_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3029_Y
  found ctrl input: \u_usb_cdc.u_sie.data_q [15]
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3015_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2974_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.class_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11178_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11277_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11348_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3002_Y
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2997_Y
  found state code: 4'1001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$2994_Y
  found state code: 4'1000
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$2991_Y
  found state code: 4'0111
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2981_Y
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2983_Y
  found state code: 4'0010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$2978_Y
  found state code: 4'0001
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3011_Y
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$2973_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2974_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3137_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3142_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3146_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP [2]
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10151_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537_CMP
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13843 $auto$opt_reduce.cc:134:opt_pmux$13845 $auto$opt_reduce.cc:134:opt_pmux$13847 $auto$opt_reduce.cc:134:opt_pmux$13771 $auto$opt_reduce.cc:134:opt_pmux$13853 $auto$opt_reduce.cc:134:opt_pmux$13851 \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.data_q [15] $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11508_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11495_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11348_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11277_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11178_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11153_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10706_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10227_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10031_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3116_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3111_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3089_Y $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3062_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3041_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3037_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3029_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3028_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3018_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3015_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3011_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3002_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2997_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$2994_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$2991_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2983_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2981_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$2978_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$2973_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2953_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2920_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2918_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2910_Y \u_usb_cdc.u_ctrl_endp.class_q \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i $auto$opt_reduce.cc:134:opt_pmux$13841 }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10151_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP [2] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3146_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3142_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3137_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2974_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] }
  transition:     4'0000 49'------0------------------------------------------ ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1--------------------------------------0--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000001xxxx  <ignored invalid transition!>
  transition:     4'0000 49'------1----------------------------------01001-0- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-00-----000000--------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1--1------------------------------001001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1--1------------------------------101001-1- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1---000001------------00-----------0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1--------1------------1----------0-0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1--------1------------1----------1-0100101- ->     4'0001 16'0000000000010001
  transition:     4'0000 49'------1---1----1---------------------0---0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1---1----1---------------------1---0100101- ->     4'0010 16'0000000000010010
  transition:     4'0000 49'------1----1---1----------------------0--0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1----1---1----------------------1--0100101- ->     4'0011 16'0000000000010011
  transition:     4'0000 49'------1-----1--1--------------------0----0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1-----1--1--------------------1----0100101- ->     4'0111 16'0000000000010111
  transition:     4'0000 49'------1--------1-------------1-----0-----0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1--------1-------------1-----1-----0100101- ->     4'1000 16'0000000000011000
  transition:     4'0000 49'------1------1-1------------------0------0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1------1-1------------------1------0100101- ->     4'1001 16'0000000000011001
  transition:     4'0000 49'------1-------11-----------------0-------0100101- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1-------11-----------------1-------0100101- ->     4'1010 16'0000000000011010
  transition:     4'0000 49'------1--------1----------------0--------0100111- ->     4'1100 16'0000000000011100
  transition:     4'0000 49'------1--------1----------------1--------0100111- ->     4'1011 16'0000000000011011
  transition:     4'0000 49'------1---------1------------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1----------1-----------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-----------1----------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1------------1---------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-------------1--------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-1--------------------------------01001-1- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'---1--1----------------------------------0-001--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1----------------------------------1-001--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1------------------------------------101--- ->     4'0000 16'0000000000010000
  transition:     4'0000 49'------1-------------------------------------11--- ->     4'0000 16'0000000000010000
  transition:     4'1000 49'------0------------------------------------------ ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1--------------------------------------0--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000010000000xxxx  <ignored invalid transition!>
  transition:     4'1000 49'------1----------------------------------01001-0- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-00-----000000--------------------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1--1------------------------------001001-1- ->     4'0000 16'0000100000000000
  transition:     4'1000 49'------1--1------------------------------101001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1--------1-------------------------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1---------1-------------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1---------1-------------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1----------1------------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1----------1------------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1-----------1----0-----------------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1-----------1----1-----------------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1------------1----------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1-------------10-------------------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-------------11-------------------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'------1-1---------------------0----------01001-1- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-1---------------------1----------01001-1- ->     4'1100 16'0000100000001100
  transition:     4'1000 49'---1--1----------------------------------0-001--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1----------------------------------1-001--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1------------------------------------101--- ->     4'1000 16'0000100000001000
  transition:     4'1000 49'------1-------------------------------------11--- ->     4'1000 16'0000100000001000
  transition:     4'0100 49'------0------------------------------------------ ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1--------------------------------------0--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000100xxxx  <ignored invalid transition!>
  transition:     4'0100 49'------1----------------------------------01001-0- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-00-----000000--------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1--1------------------------------001001-1- ->     4'0000 16'0000000001000000
  transition:     4'0100 49'------1--1------------------------------101001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1--------1-------------------------01001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1---------1------------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1----------1-----------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-----------1-----------0----------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1------------1----------0----------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000000001001100
  transition:     4'0100 49'------1-------------1--------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-1--------------------------------01001-1- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'---1--1----------------------------------0-001--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1----------------------------------1-001--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1------------------------------------101--- ->     4'0100 16'0000000001000100
  transition:     4'0100 49'------1-------------------------------------11--- ->     4'0100 16'0000000001000100
  transition:     4'1100 49'------0------------------------------------------ ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1--------------------------------------0--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000010xxxx  <ignored invalid transition!>
  transition:     4'1100 49'------1----------------------------------01001-0- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-00-----000000--------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1--1------------------------------001001-1- ->     4'0000 16'0000000000100000
  transition:     4'1100 49'------1--1------------------------------101001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1--------1-------------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1---------1------------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1----------1-----------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-----------1----------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1------------1---------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-------------1--------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-1--------------------------------01001-1- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'---1--1----------------------------------0-001--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1----------------------------------1-001--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1------------------------------------101--- ->     4'1100 16'0000000000101100
  transition:     4'1100 49'------1-------------------------------------11--- ->     4'1100 16'0000000000101100
  transition:     4'0010 49'------0------------------------------------------ ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1--------------------------------------0--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'001000000000xxxx  <ignored invalid transition!>
  transition:     4'0010 49'------1----------------------------------01001-0- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-00-----000000--------------------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1--1------------------------------001001-1- ->     4'0000 16'0010000000000000
  transition:     4'0010 49'------1--1------------------------------101001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1--------1-------------------------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1---------1-------------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1---------1-------------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1----------1------------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1----------1------------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1-----------1-----------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1------------1----------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1------------1----------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1-------------1-0------------------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-------------1-1------------------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'------1-1---------------------0----------01001-1- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-1---------------------1----------01001-1- ->     4'1100 16'0010000000001100
  transition:     4'0010 49'---1--1----------------------------------0-001--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1----------------------------------1-001--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1------------------------------------101--- ->     4'0010 16'0010000000000010
  transition:     4'0010 49'------1-------------------------------------11--- ->     4'0010 16'0010000000000010
  transition:     4'1010 49'------0------------------------------------------ ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1--------------------------------------0--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000100000xxxx  <ignored invalid transition!>
  transition:     4'1010 49'------1----------------------------------01001-0- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-00-----000000--------------------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1--1------------------------------001001-1- ->     4'0000 16'0000001000000000
  transition:     4'1010 49'------1--1------------------------------101001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1--------1-------------------------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1---------1-----------00-----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1---------1-----------1------------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1---------1------------1-----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1----------1------------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1----------1------------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1-----------1-----------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1------------1----------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'----0-1-------------1---------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'----0-1-------------1---------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'------1-1---------------------0----------01001-1- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-1---------------------1----------01001-1- ->     4'1100 16'0000001000001100
  transition:     4'1010 49'---1--1----------------------------------0-001--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1----------------------------------1-001--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1------------------------------------101--- ->     4'1010 16'0000001000001010
  transition:     4'1010 49'------1-------------------------------------11--- ->     4'1010 16'0000001000001010
  transition:     4'0001 49'------0------------------------------------------ ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1--------------------------------------0--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'010000000000xxxx  <ignored invalid transition!>
  transition:     4'0001 49'------1----------------------------------01001-0- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-00-----000000--------------------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1--1------------------------------001001-1- ->     4'0000 16'0100000000000000
  transition:     4'0001 49'------1--1------------------------------101001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1--------1-------------------------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1---------1--------------0---------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1---------1--------------1---------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1----------1------------0----------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1----------1------------1----------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1-----------1------0---------------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1-----------1------1---------------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1------------1----------0----------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1------------1----------1----------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'----0-1-------------1---------0----------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'----0-1-------------1---------1----------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'------1-1---------------------0----------01001-1- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-1---------------------1----------01001-1- ->     4'1100 16'0100000000001100
  transition:     4'0001 49'---1--1----------------------------------0-001--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1----------------------------------1-001--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1------------------------------------101--- ->     4'0001 16'0100000000000001
  transition:     4'0001 49'------1-------------------------------------11--- ->     4'0001 16'0100000000000001
  transition:     4'1001 49'------0------------------------------------------ ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1--------------------------------------0--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000001000000xxxx  <ignored invalid transition!>
  transition:     4'1001 49'------1----------------------------------01001-0- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-00-----000000--------------------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1--1------------------------------001001-1- ->     4'0000 16'0000010000000000
  transition:     4'1001 49'------1--1------------------------------101001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1--------1-------------------------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------10--------1------------------------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------11--------1------------------------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1----------1------------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1----------1------------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1-----------1-----------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1------------1----------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'----0-1-------------1---------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'----0-1-------------1---------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'------1-1---------------------0----------01001-1- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-1---------------------1----------01001-1- ->     4'1100 16'0000010000001100
  transition:     4'1001 49'---1--1----------------------------------0-001--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1----------------------------------1-001--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1------------------------------------101--- ->     4'1001 16'0000010000001001
  transition:     4'1001 49'------1-------------------------------------11--- ->     4'1001 16'0000010000001001
  transition:     4'0101 49'------0------------------------------------------ ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1--------------------------------------0--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000001000xxxx  <ignored invalid transition!>
  transition:     4'0101 49'------1----------------------------------01001-0- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-00-----000000--------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1--1------------------------------001001-1- ->     4'0000 16'0000000010000000
  transition:     4'0101 49'------1--1------------------------------101001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1--------1-------------------------01001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1---------1------------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1----------1-----------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-----------1-----------0----------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-----------1-----------1----------01001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1------------1----------0----------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1------------1----------1----------01001-1- ->     4'1100 16'0000000010001100
  transition:     4'0101 49'------1-------------1--------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-1--------------------------------01001-1- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'---1--1----------------------------------0-001--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1----------------------------------1-001--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1------------------------------------101--- ->     4'0101 16'0000000010000101
  transition:     4'0101 49'------1-------------------------------------11--- ->     4'0101 16'0000000010000101
  transition:     4'0011 49'------0------------------------------------------ ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1--------------------------------------0--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'100000000000xxxx  <ignored invalid transition!>
  transition:     4'0011 49'------1----------------------------------01001-0- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-00-----000000--------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1--1------------------------------001001-1- ->     4'0000 16'1000000000000000
  transition:     4'0011 49'------1--1------------------------------101001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1--------1-------------------------01001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1---------1-------------0----------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1---------1-------------1----------01001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1----------1--------00-------------01001-1- ->     4'1100 16'1000000000001100
  transition:     4'0011 49'------1----------1--------10-------------01001-1- ->     4'0101 16'1000000000000101
  transition:     4'0011 49'------1----------1---------1-------------01001-1- ->     4'0100 16'1000000000000100
  transition:     4'0011 49'------1-----------1----------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1------------1---------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-------------1--------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-1--------------------------------01001-1- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'---1--1----------------------------------0-001--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1----------------------------------1-001--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1------------------------------------101--- ->     4'0011 16'1000000000000011
  transition:     4'0011 49'------1-------------------------------------11--- ->     4'0011 16'1000000000000011
  transition:     4'1011 49'------0------------------------------------------ ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1--------------------------------------0--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000000000000xxxx  <ignored invalid transition!>
  transition:     4'1011 49'------1----------------------------------01001-0- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-00-----000000--------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1--1------------------------------001001-1- ->     4'0000 16'0000000000000000
  transition:     4'1011 49'------1--1------------------------------101001-1- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'------1--------1-------------------------01001-1- ->     4'1100 16'0000000000001100
  transition:     4'1011 49'------1---------1------------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1----------1-----------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-----------1----------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1------------1---------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-------------1--------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-1--------------------------------01001-1- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'---1--1----------------------------------0-001--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1----------------------------------1-001--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1------------------------------------101--- ->     4'1011 16'0000000000001011
  transition:     4'1011 49'------1-------------------------------------11--- ->     4'1011 16'0000000000001011
  transition:     4'0111 49'------0------------------------------------------ ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1--------------------------------------0--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'---0--1----------------------------------00001--- -> INVALID_STATE(4'x) 16'000100000000xxxx  <ignored invalid transition!>
  transition:     4'0111 49'------1----------------------------------01001-0- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-00-----000000--------------------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1--1------------------------------001001-1- ->     4'0000 16'0001000000000000
  transition:     4'0111 49'------1--1------------------------------101001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1--------1-------------------------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1---------1-------------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1---------1-------------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1----------1------------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1----------1------------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1-----------1-----0----------------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1-----------1-----1----------------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1------------1----------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1------------1----------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1-------------1-0------------------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-------------1-1------------------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'------1-1---------------------0----------01001-1- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-1---------------------1----------01001-1- ->     4'1100 16'0001000000001100
  transition:     4'0111 49'---1--1----------------------------------0-001--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1----------------------------------1-001--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1------------------------------------101--- ->     4'0111 16'0001000000000111
  transition:     4'0111 49'------1-------------------------------------11--- ->     4'0111 16'0001000000000111
Extracting FSM `\u_usb_cdc.u_ctrl_endp.state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13712
  root of input selection tree: $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2910_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2918_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2920_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2953_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CTRL
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3168_Y
  found state code: 3'110
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_req_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3148_Y
  found ctrl input: \u_usb_cdc.u_sie.in_data_ack_q
  found state code: 3'001
  found state code: 3'111
  found ctrl input: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3136_Y
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3137_Y
  found ctrl input: \u_usb_cdc.u_ctrl_endp.in_dir_q
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3139_Y
  found state code: 3'100
  found state code: 3'101
  found state code: 3'011
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2919_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2919_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y
  found ctrl output: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0]
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.u_sie.in_data_ack_q $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CTRL $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3168_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3148_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3139_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3137_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3136_Y $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2953_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2920_Y $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2918_Y $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2910_Y \u_usb_cdc.u_ctrl_endp.in_dir_q \u_usb_cdc.u_ctrl_endp.in_req_i \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2919_Y $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y }
  transition:      3'000 15'0-------------- ->      3'000 12'100000010000
  transition:      3'000 15'1----------0--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------0001--- ->      3'000 12'100000010000
  transition:      3'000 15'1-------1001--- ->      3'001 12'100000010010
  transition:      3'000 15'1--------101--- ->      3'010 12'100000010100
  transition:      3'000 15'1---------11--- ->      3'000 12'100000010000
  transition:      3'100 15'0-------------- ->      3'100 12'000001011000
  transition:      3'100 15'1----------0--- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-0- ->      3'100 12'000001011000
  transition:      3'100 15'1-------0001-1- ->      3'110 12'000001011100
  transition:      3'100 15'1-------1001--- ->      3'001 12'000001010010
  transition:      3'100 15'1--------101--- ->      3'010 12'000001010100
  transition:      3'100 15'1---------11--- ->      3'000 12'000001010000
  transition:      3'010 15'0-------------- ->      3'010 12'000000110100
  transition:      3'010 15'1----------0--- ->      3'010 12'000000110100
  transition:      3'010 15'1------00001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1----00100010-0 ->      3'100 12'000000111000
  transition:      3'010 15'1----10100010-0 ->      3'101 12'000000111010
  transition:      3'010 15'1-----0100011-0 ->      3'011 12'000000110110
  transition:      3'010 15'1-----110001--0 ->      3'001 12'000000110010
  transition:      3'010 15'1-------0001--1 ->      3'010 12'000000110100
  transition:      3'010 15'1-------1001--- ->      3'001 12'000000110010
  transition:      3'010 15'1--------101--- ->      3'010 12'000000110100
  transition:      3'010 15'1---------11--- ->      3'000 12'000000110000
  transition:      3'110 15'0-------------- ->      3'110 12'000100011100
  transition:      3'110 15'1----------0--- ->      3'110 12'000100011100
  transition:      3'110 15'1-------0001--- ->      3'000 12'000100010000
  transition:      3'110 15'1-------1001--- ->      3'001 12'000100010010
  transition:      3'110 15'1--------101--- ->      3'010 12'000100010100
  transition:      3'110 15'1---------11--- ->      3'000 12'000100010000
  transition:      3'001 15'0-------------- ->      3'001 12'000000000011
  transition:      3'001 15'1----------0--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------0001--- ->      3'001 12'000000000011
  transition:      3'001 15'1-------1001--- ->      3'001 12'000000000011
  transition:      3'001 15'1--------101--- ->      3'010 12'000000000101
  transition:      3'001 15'1---------11--- ->      3'001 12'000000000011
  transition:      3'101 15'0-------------- ->      3'101 12'000010011010
  transition:      3'101 15'1----------0--- ->      3'101 12'000010011010
  transition:      3'101 15'1-------0001--- ->      3'110 12'000010011100
  transition:      3'101 15'1-------1001--- ->      3'001 12'000010010010
  transition:      3'101 15'1--------101--- ->      3'010 12'000010010100
  transition:      3'101 15'1---------11--- ->      3'000 12'000010010000
  transition:      3'011 15'0-------------- ->      3'011 12'010000010110
  transition:      3'011 15'1----------0--- ->      3'011 12'010000010110
  transition:      3'011 15'1---0---0001--- ->      3'011 12'010000010110
  transition:      3'011 15'10--1---0001-0- ->      3'001 12'010000010010
  transition:      3'011 15'10--1---0001-1- ->      3'011 12'010000010110
  transition:      3'011 15'11--1---0001--- ->      3'111 12'010000011110
  transition:      3'011 15'1-------1001--- ->      3'001 12'010000010010
  transition:      3'011 15'1--------101--- ->      3'010 12'010000010100
  transition:      3'011 15'1---------11--- ->      3'000 12'010000010000
  transition:      3'111 15'0-------------- ->      3'111 12'001000011110
  transition:      3'111 15'1----------0--- ->      3'111 12'001000011110
  transition:      3'111 15'1--0----0001--- ->      3'111 12'001000011110
  transition:      3'111 15'1--1----0001--- ->      3'000 12'001000010000
  transition:      3'111 15'1-------1001--- ->      3'001 12'001000010010
  transition:      3'111 15'1--------101--- ->      3'010 12'001000010100
  transition:      3'111 15'1---------11--- ->      3'000 12'001000010000
Extracting FSM `\u_usb_cdc.u_sie.phy_state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.$procdff$13663
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2235_Y
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7798_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4142_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4337_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2240_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4733_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2238_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$4734_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2237_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7771_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7791_CMP
  found state code: 4'1011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2774_Y
  found ctrl input: \u_usb_cdc.u_sie.in_valid_i
  found state code: 4'1010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2490_Y
  found ctrl input: \u_usb_cdc.sie2i_stall
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2740_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2747_Y
  found state code: 4'1001
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2645_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2480_Y
  found state code: 4'0111
  found state code: 4'0101
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2564_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2565_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2566_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2567_Y
  found state code: 4'1000
  found state code: 4'0110
  found state code: 4'0011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2461_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7135_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$procmux$7136_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2481_Y
  found state code: 4'0100
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2237_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2238_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2240_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4142_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4337_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4733_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$4734_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$5743_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7771_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7791_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$7798_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$procmux$8295_CMP
  ctrl inputs: { \u_usb_cdc.clk_gate \u_usb_cdc.sie2i_stall \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq $flatten\u_usb_cdc.\u_sie.$procmux$7136_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7135_CMP $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2774_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2747_Y $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2740_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2645_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2567_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2566_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2565_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2564_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2490_Y $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2481_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2480_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2461_Y $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2235_Y \u_usb_cdc.u_sie.in_valid_i }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.$procmux$8295_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7798_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7791_CMP $flatten\u_usb_cdc.\u_sie.$procmux$7771_CMP $flatten\u_usb_cdc.\u_sie.$procmux$5743_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4734_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4733_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4337_CMP $flatten\u_usb_cdc.\u_sie.$procmux$4142_CMP $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2240_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2238_Y $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2237_Y }
  transition:     4'0000 20'0------------------- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-----------------0- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-00--------------1- ->     4'0000 16'0001000000000000
  transition:     4'0000 20'1-10--------------1- ->     4'0001 16'0001000000001000
  transition:     4'0000 20'1--1--------------1- ->     4'0000 16'0001000000000000
  transition:     4'1000 20'0------------------- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1-----------------0- ->     4'1000 16'0000000101000000
  transition:     4'1000 20'1--0----------0---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'10-0---00-----1---1- ->     4'1001 16'0000000101001000
  transition:     4'1000 20'10-0---10-----1---1- ->     4'1010 16'0000000101010000
  transition:     4'1000 20'10-0----1-----1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'11-0----------1---1- ->     4'0000 16'0000000100000000
  transition:     4'1000 20'1--1--------------1- ->     4'0000 16'0000000100000000
  transition:     4'0100 20'0------------------- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-----------------0- ->     4'0100 16'0000001000100000
  transition:     4'0100 20'1-00--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0100 20'1-10--------------1- ->     4'0101 16'0000001000101000
  transition:     4'0100 20'1--1--------------1- ->     4'0000 16'0000001000000000
  transition:     4'0010 20'0------------------- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-----------------0- ->     4'0010 16'0000010000010000
  transition:     4'0010 20'1-00--------------1- ->     4'0000 16'0000010000000000
  transition:     4'0010 20'1-10--------------1- ->     4'0011 16'0000010000011000
  transition:     4'0010 20'1--1--------------1- ->     4'0000 16'0000010000000000
  transition:     4'1010 20'0------------------- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1-----------------0- ->     4'1010 16'0100000001010000
  transition:     4'1010 20'1--0--------------1- ->     4'1011 16'0100000001011000
  transition:     4'1010 20'1--1--------------1- ->     4'0000 16'0100000000000000
  transition:     4'0110 20'0------------------- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-----------------0- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1-00--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0110 20'1-10--------------1- ->     4'0110 16'0010000000110000
  transition:     4'0110 20'1--1--------------1- ->     4'0000 16'0010000000000000
  transition:     4'0001 20'0------------------- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-----------------0- ->     4'0001 16'0000000000001001
  transition:     4'0001 20'1-00-------------01- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-------------01- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-0000-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-1000-----------11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-001------------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-101------------11- ->     4'0010 16'0000000000010001
  transition:     4'0001 20'1-00-1-----------11- ->     4'0000 16'0000000000000001
  transition:     4'0001 20'1-10-1---------0-11- ->     4'0110 16'0000000000110001
  transition:     4'0001 20'1-10-1---------1-11- ->     4'0100 16'0000000000100001
  transition:     4'0001 20'1--1--------------1- ->     4'0000 16'0000000000000001
  transition:     4'1001 20'0------------------- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1-----------------0- ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--0-----------10 ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--0--0-----------11 ->     4'1001 16'0000000011001000
  transition:     4'1001 20'1--0--1-----------1- ->     4'1010 16'0000000011010000
  transition:     4'1001 20'1--1--------------1- ->     4'0000 16'0000000010000000
  transition:     4'0101 20'0------------------- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-----------------0- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1-00-----0--------1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------0-1- ->     4'0000 16'0000000000000100
  transition:     4'0101 20'1-00-----1------1-1- ->     4'0111 16'0000000000111100
  transition:     4'0101 20'1-10--------------1- ->     4'0101 16'0000000000101100
  transition:     4'0101 20'1--1--------------1- ->     4'0000 16'0000000000000100
  transition:     4'0011 20'0------------------- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-----------------0- ->     4'0011 16'0000000000011010
  transition:     4'0011 20'1-00---------0----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00-------001----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------0101----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-00------1101----1- ->     4'1000 16'0000000001000010
  transition:     4'0011 20'1-00--------11----1- ->     4'0000 16'0000000000000010
  transition:     4'0011 20'1-10--------------1- ->     4'0110 16'0000000000110010
  transition:     4'0011 20'1--1--------------1- ->     4'0000 16'0000000000000010
  transition:     4'1011 20'0------------------- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1-----------------0- ->     4'1011 16'0000100001011000
  transition:     4'1011 20'1--0--------------1- ->     4'0000 16'0000100000000000
  transition:     4'1011 20'1--1--------------1- ->     4'0000 16'0000100000000000
  transition:     4'0111 20'0------------------- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1-----------------0- ->     4'0111 16'1000000000111000
  transition:     4'0111 20'1--0--------------1- ->     4'0000 16'1000000000000000
  transition:     4'0111 20'1--1--------------1- ->     4'0000 16'1000000000000000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.rx_state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13734
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.sample_clk
  found ctrl input: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13011_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12226_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12259_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12893_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13005_CMP
  found state code: 3'100
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1734_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1714_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1688_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1687_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1729_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1717_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1724_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1727_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1716_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1720_Y
  found state code: 3'010
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1713_Y
  found state code: 3'001
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13011_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13005_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12893_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12259_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12226_CMP
  ctrl inputs: { \u_usb_cdc.u_sie.u_phy_rx.sample_clk \u_usb_cdc.u_sie.u_phy_rx.rx_en_q $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1687_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1688_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1713_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1714_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1716_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1717_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1720_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1724_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1727_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1729_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1734_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12226_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12259_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12893_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13005_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13011_CMP }
  transition:      3'000 13'0------------ ->      3'000 8'00000010
  transition:      3'000 13'10----------- ->      3'000 8'00000010
  transition:      3'000 13'11--0-------- ->      3'000 8'00000010
  transition:      3'000 13'11--1-------- ->      3'001 8'00100010
  transition:      3'100 13'0------------ ->      3'100 8'10000001
  transition:      3'100 13'10----------- ->      3'000 8'00000001
  transition:      3'100 13'11----------- ->      3'000 8'00000001
  transition:      3'010 13'0------------ ->      3'010 8'01001000
  transition:      3'010 13'10----------- ->      3'000 8'00001000
  transition:      3'010 13'1100-0-----0- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-0---1- ->      3'010 8'01001000
  transition:      3'010 13'1100-0-1---1- ->      3'100 8'10001000
  transition:      3'010 13'1110-0------- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---00-- ->      3'100 8'10001000
  transition:      3'010 13'11-1-0---01-- ->      3'010 8'01001000
  transition:      3'010 13'11-1-0---1--- ->      3'011 8'01101000
  transition:      3'010 13'11---1------- ->      3'100 8'10001000
  transition:      3'001 13'0------------ ->      3'001 8'00100100
  transition:      3'001 13'10----------- ->      3'000 8'00000100
  transition:      3'001 13'11----00----- ->      3'001 8'00100100
  transition:      3'001 13'11----010---- ->      3'000 8'00000100
  transition:      3'001 13'11----011---- ->      3'010 8'01000100
  transition:      3'001 13'11----1------ ->      3'000 8'00000100
  transition:      3'011 13'0------------ ->      3'011 8'01110000
  transition:      3'011 13'10----------- ->      3'000 8'00010000
  transition:      3'011 13'11----------0 ->      3'100 8'10010000
  transition:      3'011 13'11----------1 ->      3'000 8'00010000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_rx.state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13738
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$13817
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1693_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13144_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13156_CMP
  found state code: 3'001
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1702_Y
  found state code: 3'011
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1700_Y
  found state code: 3'010
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13166_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13156_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13144_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13100_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1693_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$13817 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1700_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1702_Y }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1693_Y $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13100_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13144_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13156_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13166_CMP }
  transition:      3'000 4'-0-- ->      3'000 8'00000001
  transition:      3'000 4'-1-- ->      3'001 8'00100001
  transition:      3'010 4'-0-- ->      3'010 8'01000100
  transition:      3'010 4'-1-0 ->      3'010 8'01000100
  transition:      3'010 4'-1-1 ->      3'011 8'01100100
  transition:      3'001 4'-0-- ->      3'001 8'00100010
  transition:      3'001 4'-10- ->      3'001 8'00100010
  transition:      3'001 4'-11- ->      3'010 8'01000010
  transition:      3'011 4'-0-- ->      3'011 8'01110000
  transition:      3'011 4'-1-- ->      3'011 8'01110000
Extracting FSM `\u_usb_cdc.u_sie.u_phy_tx.tx_state_q' from module `\bootloader'.
  found $adff cell for state register: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13747
  root of input selection tree: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_usb_cdc.clk_gate
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13367_CMP
  found ctrl input: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2825_Y
  found ctrl input: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
  found ctrl input: \u_usb_cdc.u_sie.tx_valid
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2825_Y
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13367_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282_CMP
  found ctrl output: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y
  ctrl inputs: { \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y \u_usb_cdc.u_sie.tx_valid }
  ctrl outputs: { $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282_CMP $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13367_CMP $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2825_Y }
  transition:       2'00 4'0--- ->       2'00 6'000001
  transition:       2'00 4'10-0 ->       2'00 6'000001
  transition:       2'00 4'10-1 ->       2'01 6'001001
  transition:       2'00 4'11-- ->       2'00 6'000001
  transition:       2'10 4'0--- ->       2'10 6'010100
  transition:       2'10 4'100- ->       2'10 6'010100
  transition:       2'10 4'1010 ->       2'11 6'011100
  transition:       2'10 4'1011 ->       2'10 6'010100
  transition:       2'10 4'11-- ->       2'10 6'010100
  transition:       2'01 4'0--- ->       2'01 6'001010
  transition:       2'01 4'100- ->       2'01 6'001010
  transition:       2'01 4'1010 ->       2'00 6'000010
  transition:       2'01 4'1011 ->       2'10 6'010010
  transition:       2'01 4'11-- ->       2'01 6'001010
  transition:       2'11 4'0--- ->       2'11 6'111000
  transition:       2'11 4'100- ->       2'11 6'111000
  transition:       2'11 4'101- ->       2'00 6'100000
  transition:       2'11 4'11-- ->       2'11 6'111000

12.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13911' from module `\bootloader'.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13904' from module `\bootloader'.
  Merging pattern 4'-0-- and 4'-1-- from group (3 3 8'01110000).
  Merging pattern 4'-1-- and 4'-0-- from group (3 3 8'01110000).
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13817.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13897' from module `\bootloader'.
  Merging pattern 13'10----------- and 13'11----------- from group (1 0 8'00000001).
  Merging pattern 13'11----------- and 13'10----------- from group (1 0 8'00000001).
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13883' from module `\bootloader'.
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (10 0 16'0000100000000000).
  Merging pattern 20'1--0--------------1- and 20'1--1--------------1- from group (11 0 16'1000000000000000).
  Merging pattern 20'1--1--------------1- and 20'1--0--------------1- from group (11 0 16'1000000000000000).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13872' from module `\bootloader'.
  Merging pattern 15'1-------0001--- and 15'1-------1001--- from group (4 4 12'000000000011).
  Merging pattern 15'1-------1001--- and 15'1-------0001--- from group (4 4 12'000000000011).
  Removing unused input signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CTRL.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13858' from module `\bootloader'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13843.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13845.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13847.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13851.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$13841.

12.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 171 unused cells and 171 unused wires.
<suppressed ~178 debug messages>

12.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13858' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\req_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:576$2974_Y.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10074_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10537_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13872' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$0\state_q[2:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:496$2919_Y.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13883' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [2].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$0\phy_state_q[3:0] [3].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$7771_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.$procmux$7791_CMP.
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13897' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13005_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\rx_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13904' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13166_CMP.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [1].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$0\state_q[2:0] [2].
Optimizing FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13911' from module `\bootloader'.
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [0].
  Removing unused output signal $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$0\tx_state_q[1:0] [1].

12.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13858' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  1100 -> --------1---
  0010 -> -------1----
  1010 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13872' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13883' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----------1
  1000 -> ----------1-
  0100 -> ---------1--
  0010 -> --------1---
  1010 -> -------1----
  0110 -> ------1-----
  0001 -> -----1------
  1001 -> ----1-------
  0101 -> ---1--------
  0011 -> --1---------
  1011 -> -1----------
  0111 -> 1-----------
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13897' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13904' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  010 -> --1-
  001 -> -1--
  011 -> 1---
Recoding FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13911' from module `\bootloader' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

12.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13858' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.req_q$13858 (\u_usb_cdc.u_ctrl_endp.req_q):

  Number of input signals:   44
  Number of output signals:   9
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.class_q
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2910_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2918_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2920_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2953_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:569$2973_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:580$2978_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2981_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:584$2983_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:592$2991_Y
   12: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:596$2994_Y
   13: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:600$2997_Y
   14: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:604$3002_Y
   15: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:611$3011_Y
   16: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:623$3015_Y
   17: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:627$3018_Y
   18: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:651$3028_Y
   19: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3029_Y
   20: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:673$3037_Y
   21: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:675$3041_Y
   22: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_and$../../../usb_cdc/ctrl_endp.v:707$3062_Y
   23: $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068_Y
   24: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:727$3089_Y
   25: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3111_Y
   26: $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3116_Y
   27: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP
   28: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10031_CMP
   29: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10227_CMP
   30: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP
   31: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10706_CMP
   32: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11153_CMP
   33: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11178_CMP
   34: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210_CMP
   35: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11277_CMP
   36: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312_CMP
   37: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11348_CMP
   38: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11495_CMP
   39: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11508_CMP
   40: \u_usb_cdc.u_sie.data_q [15]
   41: \u_usb_cdc.clk_gate
   42: $auto$opt_reduce.cc:134:opt_pmux$13853
   43: $auto$opt_reduce.cc:134:opt_pmux$13771

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3137_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3142_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:877$3146_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10008_CMP [2]
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10029_CMP
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10051_CMP
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10098_CMP
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10151_CMP
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10179_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 44'--1----------------------------------01001-0   ->     0 9'000000000
      1:     0 44'--1--1------------------------------001001-1   ->     0 9'000000000
      2:     0 44'--1-00-----000000--------------------01001-1   ->     0 9'000000000
      3:     0 44'--1-------------1--------------------01001-1   ->     0 9'000000000
      4:     0 44'--1------------1---------------------01001-1   ->     0 9'000000000
      5:     0 44'--1-----------1----------------------01001-1   ->     0 9'000000000
      6:     0 44'--1----------1-----------------------01001-1   ->     0 9'000000000
      7:     0 44'--1---------1------------------------01001-1   ->     0 9'000000000
      8:     0 44'--1-1--------------------------------01001-1   ->     0 9'000000000
      9:     0 44'--1--------------------------------------0--   ->     0 9'000000000
     10:     0 44'1-1----------------------------------0-001--   ->     0 9'000000000
     11:     0 44'--1----------------------------------1-001--   ->     0 9'000000000
     12:     0 44'--1------------------------------------101--   ->     0 9'000000000
     13:     0 44'--1-------------------------------------11--   ->     0 9'000000000
     14:     0 44'--0-----------------------------------------   ->     0 9'000000000
     15:     0 44'--1--------1-------------1-----1-----0100101   ->     1 9'000000000
     16:     0 44'--1--------1------------1----------0-0100101   ->     3 9'000000000
     17:     0 44'--1----1---1----------------------0--0100101   ->     3 9'000000000
     18:     0 44'--1---1----1---------------------0---0100101   ->     3 9'000000000
     19:     0 44'--1-----1--1--------------------0----0100101   ->     3 9'000000000
     20:     0 44'--1--------1-------------1-----0-----0100101   ->     3 9'000000000
     21:     0 44'--1------1-1------------------0------0100101   ->     3 9'000000000
     22:     0 44'--1-------11-----------------0-------0100101   ->     3 9'000000000
     23:     0 44'--1---000001------------00-----------0100101   ->     3 9'000000000
     24:     0 44'--1--------1----------------0--------0100111   ->     3 9'000000000
     25:     0 44'--1--1------------------------------101001-1   ->     3 9'000000000
     26:     0 44'--1---1----1---------------------1---0100101   ->     4 9'000000000
     27:     0 44'--1-------11-----------------1-------0100101   ->     5 9'000000000
     28:     0 44'--1--------1------------1----------1-0100101   ->     6 9'000000000
     29:     0 44'--1------1-1------------------1------0100101   ->     7 9'000000000
     30:     0 44'--1----1---1----------------------1--0100101   ->     9 9'000000000
     31:     0 44'--1--------1----------------1--------0100111   ->    10 9'000000000
     32:     0 44'--1-----1--1--------------------1----0100101   ->    11 9'000000000
     33:     1 44'--1--1------------------------------001001-1   ->     0 9'000000000
     34:     1 44'--1----------------------------------01001-0   ->     1 9'000000000
     35:     1 44'--1------------1----------0----------01001-1   ->     1 9'000000000
     36:     1 44'--1----------1------------0----------01001-1   ->     1 9'000000000
     37:     1 44'--1---------1-------------0----------01001-1   ->     1 9'000000000
     38:     1 44'--1-1---------------------0----------01001-1   ->     1 9'000000000
     39:     1 44'--1-----------1----1-----------------01001-1   ->     1 9'000000000
     40:     1 44'--1-------------10-------------------01001-1   ->     1 9'000000000
     41:     1 44'--1-00-----000000--------------------01001-1   ->     1 9'000000000
     42:     1 44'--1--------------------------------------0--   ->     1 9'000000000
     43:     1 44'1-1----------------------------------0-001--   ->     1 9'000000000
     44:     1 44'--1----------------------------------1-001--   ->     1 9'000000000
     45:     1 44'--1------------------------------------101--   ->     1 9'000000000
     46:     1 44'--1-------------------------------------11--   ->     1 9'000000000
     47:     1 44'--0-----------------------------------------   ->     1 9'000000000
     48:     1 44'--1--1------------------------------101001-1   ->     3 9'000000000
     49:     1 44'--1------------1----------1----------01001-1   ->     3 9'000000000
     50:     1 44'--1----------1------------1----------01001-1   ->     3 9'000000000
     51:     1 44'--1---------1-------------1----------01001-1   ->     3 9'000000000
     52:     1 44'--1-1---------------------1----------01001-1   ->     3 9'000000000
     53:     1 44'--1-----------1----0-----------------01001-1   ->     3 9'000000000
     54:     1 44'--1-------------11-------------------01001-1   ->     3 9'000000000
     55:     1 44'--1--------1-------------------------01001-1   ->     3 9'000000000
     56:     2 44'--1--1------------------------------001001-1   ->     0 9'000000010
     57:     2 44'--1----------------------------------01001-0   ->     2 9'000000010
     58:     2 44'--1------------1----------0----------01001-1   ->     2 9'000000010
     59:     2 44'--1-----------1-----------0----------01001-1   ->     2 9'000000010
     60:     2 44'--1-00-----000000--------------------01001-1   ->     2 9'000000010
     61:     2 44'--1-------------1--------------------01001-1   ->     2 9'000000010
     62:     2 44'--1----------1-----------------------01001-1   ->     2 9'000000010
     63:     2 44'--1---------1------------------------01001-1   ->     2 9'000000010
     64:     2 44'--1-1--------------------------------01001-1   ->     2 9'000000010
     65:     2 44'--1--------------------------------------0--   ->     2 9'000000010
     66:     2 44'1-1----------------------------------0-001--   ->     2 9'000000010
     67:     2 44'--1----------------------------------1-001--   ->     2 9'000000010
     68:     2 44'--1------------------------------------101--   ->     2 9'000000010
     69:     2 44'--1-------------------------------------11--   ->     2 9'000000010
     70:     2 44'--0-----------------------------------------   ->     2 9'000000010
     71:     2 44'--1--1------------------------------101001-1   ->     3 9'000000010
     72:     2 44'--1------------1----------1----------01001-1   ->     3 9'000000010
     73:     2 44'--1-----------1-----------1----------01001-1   ->     3 9'000000010
     74:     2 44'--1--------1-------------------------01001-1   ->     3 9'000000010
     75:     3 44'--1--1------------------------------001001-1   ->     0 9'000000001
     76:     3 44'--1----------------------------------01001-0   ->     3 9'000000001
     77:     3 44'--1--1------------------------------101001-1   ->     3 9'000000001
     78:     3 44'--1-00-----000000--------------------01001-1   ->     3 9'000000001
     79:     3 44'--1-------------1--------------------01001-1   ->     3 9'000000001
     80:     3 44'--1------------1---------------------01001-1   ->     3 9'000000001
     81:     3 44'--1-----------1----------------------01001-1   ->     3 9'000000001
     82:     3 44'--1----------1-----------------------01001-1   ->     3 9'000000001
     83:     3 44'--1---------1------------------------01001-1   ->     3 9'000000001
     84:     3 44'--1--------1-------------------------01001-1   ->     3 9'000000001
     85:     3 44'--1-1--------------------------------01001-1   ->     3 9'000000001
     86:     3 44'--1--------------------------------------0--   ->     3 9'000000001
     87:     3 44'1-1----------------------------------0-001--   ->     3 9'000000001
     88:     3 44'--1----------------------------------1-001--   ->     3 9'000000001
     89:     3 44'--1------------------------------------101--   ->     3 9'000000001
     90:     3 44'--1-------------------------------------11--   ->     3 9'000000001
     91:     3 44'--0-----------------------------------------   ->     3 9'000000001
     92:     4 44'--1--1------------------------------001001-1   ->     0 9'010000000
     93:     4 44'--1--1------------------------------101001-1   ->     3 9'010000000
     94:     4 44'--1------------1----------1----------01001-1   ->     3 9'010000000
     95:     4 44'--1-----------1-----------1----------01001-1   ->     3 9'010000000
     96:     4 44'--1----------1------------1----------01001-1   ->     3 9'010000000
     97:     4 44'--1---------1-------------1----------01001-1   ->     3 9'010000000
     98:     4 44'--1-1---------------------1----------01001-1   ->     3 9'010000000
     99:     4 44'--1-------------1-1------------------01001-1   ->     3 9'010000000
    100:     4 44'--1--------1-------------------------01001-1   ->     3 9'010000000
    101:     4 44'--1----------------------------------01001-0   ->     4 9'010000000
    102:     4 44'--1------------1----------0----------01001-1   ->     4 9'010000000
    103:     4 44'--1-----------1-----------0----------01001-1   ->     4 9'010000000
    104:     4 44'--1----------1------------0----------01001-1   ->     4 9'010000000
    105:     4 44'--1---------1-------------0----------01001-1   ->     4 9'010000000
    106:     4 44'--1-1---------------------0----------01001-1   ->     4 9'010000000
    107:     4 44'--1-------------1-0------------------01001-1   ->     4 9'010000000
    108:     4 44'--1-00-----000000--------------------01001-1   ->     4 9'010000000
    109:     4 44'--1--------------------------------------0--   ->     4 9'010000000
    110:     4 44'1-1----------------------------------0-001--   ->     4 9'010000000
    111:     4 44'--1----------------------------------1-001--   ->     4 9'010000000
    112:     4 44'--1------------------------------------101--   ->     4 9'010000000
    113:     4 44'--1-------------------------------------11--   ->     4 9'010000000
    114:     4 44'--0-----------------------------------------   ->     4 9'010000000
    115:     5 44'--1--1------------------------------001001-1   ->     0 9'000010000
    116:     5 44'--1--1------------------------------101001-1   ->     3 9'000010000
    117:     5 44'-01-------------1---------1----------01001-1   ->     3 9'000010000
    118:     5 44'--1------------1----------1----------01001-1   ->     3 9'000010000
    119:     5 44'--1-----------1-----------1----------01001-1   ->     3 9'000010000
    120:     5 44'--1----------1------------1----------01001-1   ->     3 9'000010000
    121:     5 44'--1-1---------------------1----------01001-1   ->     3 9'000010000
    122:     5 44'--1---------1-----------00-----------01001-1   ->     3 9'000010000
    123:     5 44'--1--------1-------------------------01001-1   ->     3 9'000010000
    124:     5 44'--1----------------------------------01001-0   ->     5 9'000010000
    125:     5 44'-01-------------1---------0----------01001-1   ->     5 9'000010000
    126:     5 44'--1------------1----------0----------01001-1   ->     5 9'000010000
    127:     5 44'--1-----------1-----------0----------01001-1   ->     5 9'000010000
    128:     5 44'--1----------1------------0----------01001-1   ->     5 9'000010000
    129:     5 44'--1-1---------------------0----------01001-1   ->     5 9'000010000
    130:     5 44'--1---------1------------1-----------01001-1   ->     5 9'000010000
    131:     5 44'--1---------1-----------1------------01001-1   ->     5 9'000010000
    132:     5 44'--1-00-----000000--------------------01001-1   ->     5 9'000010000
    133:     5 44'--1--------------------------------------0--   ->     5 9'000010000
    134:     5 44'1-1----------------------------------0-001--   ->     5 9'000010000
    135:     5 44'--1----------------------------------1-001--   ->     5 9'000010000
    136:     5 44'--1------------------------------------101--   ->     5 9'000010000
    137:     5 44'--1-------------------------------------11--   ->     5 9'000010000
    138:     5 44'--0-----------------------------------------   ->     5 9'000010000
    139:     6 44'--1--1------------------------------001001-1   ->     0 9'100000000
    140:     6 44'--1--1------------------------------101001-1   ->     3 9'100000000
    141:     6 44'--1---------1--------------0---------01001-1   ->     3 9'100000000
    142:     6 44'-01-------------1---------1----------01001-1   ->     3 9'100000000
    143:     6 44'--1------------1----------1----------01001-1   ->     3 9'100000000
    144:     6 44'--1----------1------------1----------01001-1   ->     3 9'100000000
    145:     6 44'--1-1---------------------1----------01001-1   ->     3 9'100000000
    146:     6 44'--1-----------1------0---------------01001-1   ->     3 9'100000000
    147:     6 44'--1--------1-------------------------01001-1   ->     3 9'100000000
    148:     6 44'--1----------------------------------01001-0   ->     6 9'100000000
    149:     6 44'--1---------1--------------1---------01001-1   ->     6 9'100000000
    150:     6 44'-01-------------1---------0----------01001-1   ->     6 9'100000000
    151:     6 44'--1------------1----------0----------01001-1   ->     6 9'100000000
    152:     6 44'--1----------1------------0----------01001-1   ->     6 9'100000000
    153:     6 44'--1-1---------------------0----------01001-1   ->     6 9'100000000
    154:     6 44'--1-----------1------1---------------01001-1   ->     6 9'100000000
    155:     6 44'--1-00-----000000--------------------01001-1   ->     6 9'100000000
    156:     6 44'--1--------------------------------------0--   ->     6 9'100000000
    157:     6 44'1-1----------------------------------0-001--   ->     6 9'100000000
    158:     6 44'--1----------------------------------1-001--   ->     6 9'100000000
    159:     6 44'--1------------------------------------101--   ->     6 9'100000000
    160:     6 44'--1-------------------------------------11--   ->     6 9'100000000
    161:     6 44'--0-----------------------------------------   ->     6 9'100000000
    162:     7 44'--1--1------------------------------001001-1   ->     0 9'000100000
    163:     7 44'--1--1------------------------------101001-1   ->     3 9'000100000
    164:     7 44'-01-------------1---------1----------01001-1   ->     3 9'000100000
    165:     7 44'--1------------1----------1----------01001-1   ->     3 9'000100000
    166:     7 44'--1-----------1-----------1----------01001-1   ->     3 9'000100000
    167:     7 44'--1----------1------------1----------01001-1   ->     3 9'000100000
    168:     7 44'--1-1---------------------1----------01001-1   ->     3 9'000100000
    169:     7 44'--11--------1------------------------01001-1   ->     3 9'000100000
    170:     7 44'--1--------1-------------------------01001-1   ->     3 9'000100000
    171:     7 44'--1----------------------------------01001-0   ->     7 9'000100000
    172:     7 44'-01-------------1---------0----------01001-1   ->     7 9'000100000
    173:     7 44'--1------------1----------0----------01001-1   ->     7 9'000100000
    174:     7 44'--1-----------1-----------0----------01001-1   ->     7 9'000100000
    175:     7 44'--1----------1------------0----------01001-1   ->     7 9'000100000
    176:     7 44'--1-1---------------------0----------01001-1   ->     7 9'000100000
    177:     7 44'--1-00-----000000--------------------01001-1   ->     7 9'000100000
    178:     7 44'--10--------1------------------------01001-1   ->     7 9'000100000
    179:     7 44'--1--------------------------------------0--   ->     7 9'000100000
    180:     7 44'1-1----------------------------------0-001--   ->     7 9'000100000
    181:     7 44'--1----------------------------------1-001--   ->     7 9'000100000
    182:     7 44'--1------------------------------------101--   ->     7 9'000100000
    183:     7 44'--1-------------------------------------11--   ->     7 9'000100000
    184:     7 44'--0-----------------------------------------   ->     7 9'000100000
    185:     8 44'--1--1------------------------------001001-1   ->     0 9'000000100
    186:     8 44'--1--1------------------------------101001-1   ->     3 9'000000100
    187:     8 44'--1------------1----------1----------01001-1   ->     3 9'000000100
    188:     8 44'--1-----------1-----------1----------01001-1   ->     3 9'000000100
    189:     8 44'--1--------1-------------------------01001-1   ->     3 9'000000100
    190:     8 44'--1----------------------------------01001-0   ->     8 9'000000100
    191:     8 44'--1------------1----------0----------01001-1   ->     8 9'000000100
    192:     8 44'--1-----------1-----------0----------01001-1   ->     8 9'000000100
    193:     8 44'--1-00-----000000--------------------01001-1   ->     8 9'000000100
    194:     8 44'--1-------------1--------------------01001-1   ->     8 9'000000100
    195:     8 44'--1----------1-----------------------01001-1   ->     8 9'000000100
    196:     8 44'--1---------1------------------------01001-1   ->     8 9'000000100
    197:     8 44'--1-1--------------------------------01001-1   ->     8 9'000000100
    198:     8 44'--1--------------------------------------0--   ->     8 9'000000100
    199:     8 44'1-1----------------------------------0-001--   ->     8 9'000000100
    200:     8 44'--1----------------------------------1-001--   ->     8 9'000000100
    201:     8 44'--1------------------------------------101--   ->     8 9'000000100
    202:     8 44'--1-------------------------------------11--   ->     8 9'000000100
    203:     8 44'--0-----------------------------------------   ->     8 9'000000100
    204:     9 44'--1--1------------------------------001001-1   ->     0 9'000000000
    205:     9 44'--1----------1---------1-------------01001-1   ->     2 9'000000000
    206:     9 44'--1--1------------------------------101001-1   ->     3 9'000000000
    207:     9 44'--1---------1-------------1----------01001-1   ->     3 9'000000000
    208:     9 44'--1----------1--------00-------------01001-1   ->     3 9'000000000
    209:     9 44'--1--------1-------------------------01001-1   ->     3 9'000000000
    210:     9 44'--1----------1--------10-------------01001-1   ->     8 9'000000000
    211:     9 44'--1----------------------------------01001-0   ->     9 9'000000000
    212:     9 44'--1---------1-------------0----------01001-1   ->     9 9'000000000
    213:     9 44'--1-00-----000000--------------------01001-1   ->     9 9'000000000
    214:     9 44'--1-------------1--------------------01001-1   ->     9 9'000000000
    215:     9 44'--1------------1---------------------01001-1   ->     9 9'000000000
    216:     9 44'--1-----------1----------------------01001-1   ->     9 9'000000000
    217:     9 44'--1-1--------------------------------01001-1   ->     9 9'000000000
    218:     9 44'--1--------------------------------------0--   ->     9 9'000000000
    219:     9 44'1-1----------------------------------0-001--   ->     9 9'000000000
    220:     9 44'--1----------------------------------1-001--   ->     9 9'000000000
    221:     9 44'--1------------------------------------101--   ->     9 9'000000000
    222:     9 44'--1-------------------------------------11--   ->     9 9'000000000
    223:     9 44'--0-----------------------------------------   ->     9 9'000000000
    224:    10 44'--1--1------------------------------001001-1   ->     0 9'000000000
    225:    10 44'--1--1------------------------------101001-1   ->     3 9'000000000
    226:    10 44'--1--------1-------------------------01001-1   ->     3 9'000000000
    227:    10 44'--1----------------------------------01001-0   ->    10 9'000000000
    228:    10 44'--1-00-----000000--------------------01001-1   ->    10 9'000000000
    229:    10 44'--1-------------1--------------------01001-1   ->    10 9'000000000
    230:    10 44'--1------------1---------------------01001-1   ->    10 9'000000000
    231:    10 44'--1-----------1----------------------01001-1   ->    10 9'000000000
    232:    10 44'--1----------1-----------------------01001-1   ->    10 9'000000000
    233:    10 44'--1---------1------------------------01001-1   ->    10 9'000000000
    234:    10 44'--1-1--------------------------------01001-1   ->    10 9'000000000
    235:    10 44'--1--------------------------------------0--   ->    10 9'000000000
    236:    10 44'1-1----------------------------------0-001--   ->    10 9'000000000
    237:    10 44'--1----------------------------------1-001--   ->    10 9'000000000
    238:    10 44'--1------------------------------------101--   ->    10 9'000000000
    239:    10 44'--1-------------------------------------11--   ->    10 9'000000000
    240:    10 44'--0-----------------------------------------   ->    10 9'000000000
    241:    11 44'--1--1------------------------------001001-1   ->     0 9'001000000
    242:    11 44'--1--1------------------------------101001-1   ->     3 9'001000000
    243:    11 44'--1------------1----------1----------01001-1   ->     3 9'001000000
    244:    11 44'--1----------1------------1----------01001-1   ->     3 9'001000000
    245:    11 44'--1---------1-------------1----------01001-1   ->     3 9'001000000
    246:    11 44'--1-1---------------------1----------01001-1   ->     3 9'001000000
    247:    11 44'--1-----------1-----0----------------01001-1   ->     3 9'001000000
    248:    11 44'--1-------------1-1------------------01001-1   ->     3 9'001000000
    249:    11 44'--1--------1-------------------------01001-1   ->     3 9'001000000
    250:    11 44'--1----------------------------------01001-0   ->    11 9'001000000
    251:    11 44'--1------------1----------0----------01001-1   ->    11 9'001000000
    252:    11 44'--1----------1------------0----------01001-1   ->    11 9'001000000
    253:    11 44'--1---------1-------------0----------01001-1   ->    11 9'001000000
    254:    11 44'--1-1---------------------0----------01001-1   ->    11 9'001000000
    255:    11 44'--1-----------1-----1----------------01001-1   ->    11 9'001000000
    256:    11 44'--1-------------1-0------------------01001-1   ->    11 9'001000000
    257:    11 44'--1-00-----000000--------------------01001-1   ->    11 9'001000000
    258:    11 44'--1--------------------------------------0--   ->    11 9'001000000
    259:    11 44'1-1----------------------------------0-001--   ->    11 9'001000000
    260:    11 44'--1----------------------------------1-001--   ->    11 9'001000000
    261:    11 44'--1------------------------------------101--   ->    11 9'001000000
    262:    11 44'--1-------------------------------------11--   ->    11 9'001000000
    263:    11 44'--0-----------------------------------------   ->    11 9'001000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13872' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_ctrl_endp.state_q$13872 (\u_usb_cdc.u_ctrl_endp.state_q):

  Number of input signals:   14
  Number of output signals:   8
  Number of state bits:       8

  Input signals:
    0: \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_valid_i
    1: \u_usb_cdc.u_ctrl_endp.in_req_i
    2: \u_usb_cdc.u_ctrl_endp.in_dir_q
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:467$2910_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:495$2918_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:498$2920_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:500$2953_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3136_Y
    8: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:858$3137_Y
    9: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:863$3139_Y
   10: $flatten\u_usb_cdc.\u_ctrl_endp.$logic_or$../../../usb_cdc/ctrl_endp.v:875$3148_Y
   11: $flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:885$3168_Y
   12: \u_usb_cdc.u_sie.in_data_ack_q
   13: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:447$2906_Y
    1: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:501$2922_Y
    2: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:502$2923_Y
    3: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:503$2927_Y
    4: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:504$2931_Y
    5: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:505$2935_Y
    6: $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:507$2943_Y
    7: $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11855_CMP [0]

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'1---------0---   ->     0 8'10000000
      1:     0 14'1------0001---   ->     0 8'10000000
      2:     0 14'1--------11---   ->     0 8'10000000
      3:     0 14'0-------------   ->     0 8'10000000
      4:     0 14'1-------101---   ->     2 8'10000000
      5:     0 14'1------1001---   ->     4 8'10000000
      6:     1 14'1--------11---   ->     0 8'00000100
      7:     1 14'1------0001-0-   ->     1 8'00000100
      8:     1 14'1---------0---   ->     1 8'00000100
      9:     1 14'0-------------   ->     1 8'00000100
     10:     1 14'1-------101---   ->     2 8'00000100
     11:     1 14'1------0001-1-   ->     3 8'00000100
     12:     1 14'1------1001---   ->     4 8'00000100
     13:     2 14'1--------11---   ->     0 8'00000010
     14:     2 14'1---00100010-0   ->     1 8'00000010
     15:     2 14'1------0001--1   ->     2 8'00000010
     16:     2 14'1---------0---   ->     2 8'00000010
     17:     2 14'1-------101---   ->     2 8'00000010
     18:     2 14'0-------------   ->     2 8'00000010
     19:     2 14'1-----00001--0   ->     4 8'00000010
     20:     2 14'1----110001--0   ->     4 8'00000010
     21:     2 14'1------1001---   ->     4 8'00000010
     22:     2 14'1---10100010-0   ->     5 8'00000010
     23:     2 14'1----0100011-0   ->     6 8'00000010
     24:     3 14'1------0001---   ->     0 8'00010000
     25:     3 14'1--------11---   ->     0 8'00010000
     26:     3 14'1-------101---   ->     2 8'00010000
     27:     3 14'1---------0---   ->     3 8'00010000
     28:     3 14'0-------------   ->     3 8'00010000
     29:     3 14'1------1001---   ->     4 8'00010000
     30:     4 14'1-------101---   ->     2 8'00000001
     31:     4 14'1---------0---   ->     4 8'00000001
     32:     4 14'1-------001---   ->     4 8'00000001
     33:     4 14'1--------11---   ->     4 8'00000001
     34:     4 14'0-------------   ->     4 8'00000001
     35:     5 14'1--------11---   ->     0 8'00001000
     36:     5 14'1-------101---   ->     2 8'00001000
     37:     5 14'1------0001---   ->     3 8'00001000
     38:     5 14'1------1001---   ->     4 8'00001000
     39:     5 14'1---------0---   ->     5 8'00001000
     40:     5 14'0-------------   ->     5 8'00001000
     41:     6 14'1--------11---   ->     0 8'01000000
     42:     6 14'1-------101---   ->     2 8'01000000
     43:     6 14'10-1---0001-0-   ->     4 8'01000000
     44:     6 14'1------1001---   ->     4 8'01000000
     45:     6 14'10-1---0001-1-   ->     6 8'01000000
     46:     6 14'1---------0---   ->     6 8'01000000
     47:     6 14'1--0---0001---   ->     6 8'01000000
     48:     6 14'0-------------   ->     6 8'01000000
     49:     6 14'11-1---0001---   ->     7 8'01000000
     50:     7 14'1-1----0001---   ->     0 8'00100000
     51:     7 14'1--------11---   ->     0 8'00100000
     52:     7 14'1-------101---   ->     2 8'00100000
     53:     7 14'1------1001---   ->     4 8'00100000
     54:     7 14'1---------0---   ->     7 8'00100000
     55:     7 14'1-0----0001---   ->     7 8'00100000
     56:     7 14'0-------------   ->     7 8'00100000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13883' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.phy_state_q$13883 (\u_usb_cdc.u_sie.phy_state_q):

  Number of input signals:   20
  Number of output signals:  10
  Number of state bits:      12

  Input signals:
    0: \u_usb_cdc.u_sie.in_valid_i
    1: $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2235_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:433$2461_Y
    3: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:447$2480_Y
    4: $flatten\u_usb_cdc.\u_sie.$logic_and$../../../usb_cdc/sie.v:445$2481_Y
    5: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:460$2490_Y
    6: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:495$2564_Y
    7: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2565_Y
    8: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:501$2566_Y
    9: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:502$2567_Y
   10: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:530$2645_Y
   11: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:576$2740_Y
   12: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:592$2747_Y
   13: $flatten\u_usb_cdc.\u_sie.$logic_or$../../../usb_cdc/sie.v:605$2774_Y
   14: $flatten\u_usb_cdc.\u_sie.$procmux$7135_CMP
   15: $flatten\u_usb_cdc.\u_sie.$procmux$7136_CMP
   16: \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq
   17: \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq
   18: \u_usb_cdc.sie2i_stall
   19: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2237_Y
    1: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:323$2238_Y
    2: $flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:324$2240_Y
    3: $flatten\u_usb_cdc.\u_sie.$procmux$4142_CMP
    4: $flatten\u_usb_cdc.\u_sie.$procmux$4337_CMP
    5: $flatten\u_usb_cdc.\u_sie.$procmux$4733_CMP
    6: $flatten\u_usb_cdc.\u_sie.$procmux$4734_CMP
    7: $flatten\u_usb_cdc.\u_sie.$procmux$5743_CMP
    8: $flatten\u_usb_cdc.\u_sie.$procmux$7798_CMP
    9: $flatten\u_usb_cdc.\u_sie.$procmux$8295_CMP

  State encoding:
    0: 12'-----------1  <RESET STATE>
    1: 12'----------1-
    2: 12'---------1--
    3: 12'--------1---
    4: 12'-------1----
    5: 12'------1-----
    6: 12'-----1------
    7: 12'----1-------
    8: 12'---1--------
    9: 12'--1---------
   10: 12'-1----------
   11: 12'1-----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 20'1-----------------0-   ->     0 10'0000000000
      1:     0 20'1-00--------------1-   ->     0 10'0000000000
      2:     0 20'1--1--------------1-   ->     0 10'0000000000
      3:     0 20'0-------------------   ->     0 10'0000000000
      4:     0 20'1-10--------------1-   ->     6 10'0000000000
      5:     1 20'1--0----------0---1-   ->     0 10'0000010000
      6:     1 20'10-0----1-----1---1-   ->     0 10'0000010000
      7:     1 20'11-0----------1---1-   ->     0 10'0000010000
      8:     1 20'1--1--------------1-   ->     0 10'0000010000
      9:     1 20'1-----------------0-   ->     1 10'0000010000
     10:     1 20'0-------------------   ->     1 10'0000010000
     11:     1 20'10-0---10-----1---1-   ->     4 10'0000010000
     12:     1 20'10-0---00-----1---1-   ->     7 10'0000010000
     13:     2 20'1-00--------------1-   ->     0 10'0000100000
     14:     2 20'1--1--------------1-   ->     0 10'0000100000
     15:     2 20'1-----------------0-   ->     2 10'0000100000
     16:     2 20'0-------------------   ->     2 10'0000100000
     17:     2 20'1-10--------------1-   ->     8 10'0000100000
     18:     3 20'1-00--------------1-   ->     0 10'0001000000
     19:     3 20'1--1--------------1-   ->     0 10'0001000000
     20:     3 20'1-----------------0-   ->     3 10'0001000000
     21:     3 20'0-------------------   ->     3 10'0001000000
     22:     3 20'1-10--------------1-   ->     9 10'0001000000
     23:     4 20'1--1--------------1-   ->     0 10'0100000000
     24:     4 20'1-----------------0-   ->     4 10'0100000000
     25:     4 20'0-------------------   ->     4 10'0100000000
     26:     4 20'1--0--------------1-   ->    10 10'0100000000
     27:     5 20'1-00--------------1-   ->     0 10'0000000000
     28:     5 20'1--1--------------1-   ->     0 10'0000000000
     29:     5 20'1-----------------0-   ->     5 10'0000000000
     30:     5 20'1-10--------------1-   ->     5 10'0000000000
     31:     5 20'0-------------------   ->     5 10'0000000000
     32:     6 20'1-00-------------01-   ->     0 10'0000000001
     33:     6 20'1-0000-----------11-   ->     0 10'0000000001
     34:     6 20'1-00-1-----------11-   ->     0 10'0000000001
     35:     6 20'1-001------------11-   ->     0 10'0000000001
     36:     6 20'1--1--------------1-   ->     0 10'0000000001
     37:     6 20'1-10-1---------1-11-   ->     2 10'0000000001
     38:     6 20'1-101------------11-   ->     3 10'0000000001
     39:     6 20'1-10-------------01-   ->     5 10'0000000001
     40:     6 20'1-10-1---------0-11-   ->     5 10'0000000001
     41:     6 20'1-1000-----------11-   ->     5 10'0000000001
     42:     6 20'1-----------------0-   ->     6 10'0000000001
     43:     6 20'0-------------------   ->     6 10'0000000001
     44:     7 20'1--1--------------1-   ->     0 10'0000001000
     45:     7 20'1--0--0-----------10   ->     4 10'0000001000
     46:     7 20'1--0--1-----------1-   ->     4 10'0000001000
     47:     7 20'1--0--0-----------11   ->     7 10'0000001000
     48:     7 20'1-----------------0-   ->     7 10'0000001000
     49:     7 20'0-------------------   ->     7 10'0000001000
     50:     8 20'1-00-----1------0-1-   ->     0 10'0000000100
     51:     8 20'1-00-----0--------1-   ->     0 10'0000000100
     52:     8 20'1--1--------------1-   ->     0 10'0000000100
     53:     8 20'1-----------------0-   ->     8 10'0000000100
     54:     8 20'1-10--------------1-   ->     8 10'0000000100
     55:     8 20'0-------------------   ->     8 10'0000000100
     56:     8 20'1-00-----1------1-1-   ->    11 10'0000000100
     57:     9 20'1-00---------0----1-   ->     0 10'0000000010
     58:     9 20'1-00-------001----1-   ->     0 10'0000000010
     59:     9 20'1-00------0101----1-   ->     0 10'0000000010
     60:     9 20'1-00--------11----1-   ->     0 10'0000000010
     61:     9 20'1--1--------------1-   ->     0 10'0000000010
     62:     9 20'1-00------1101----1-   ->     1 10'0000000010
     63:     9 20'1-10--------------1-   ->     5 10'0000000010
     64:     9 20'1-----------------0-   ->     9 10'0000000010
     65:     9 20'0-------------------   ->     9 10'0000000010
     66:    10 20'1-----------------1-   ->     0 10'0010000000
     67:    10 20'1-----------------0-   ->    10 10'0010000000
     68:    10 20'0-------------------   ->    10 10'0010000000
     69:    11 20'1-----------------1-   ->     0 10'1000000000
     70:    11 20'1-----------------0-   ->    11 10'1000000000
     71:    11 20'0-------------------   ->    11 10'1000000000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13897' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13897 (\u_usb_cdc.u_sie.u_phy_rx.rx_state_q):

  Number of input signals:   13
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1734_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:318$1729_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:309$1727_Y
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:307$1724_Y
    4: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:290$1720_Y
    5: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:289$1717_Y
    6: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_or$../../../usb_cdc/phy_rx.v:286$1716_Y
    7: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:286$1714_Y
    8: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$logic_and$../../../usb_cdc/phy_rx.v:281$1713_Y
    9: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1688_Y
   10: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:141$1687_Y
   11: \u_usb_cdc.u_sie.u_phy_rx.rx_en_q
   12: \u_usb_cdc.u_sie.u_phy_rx.sample_clk

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13011_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12893_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12259_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12226_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 13'11--0--------   ->     0 4'0000
      1:     0 13'10-----------   ->     0 4'0000
      2:     0 13'0------------   ->     0 4'0000
      3:     0 13'11--1--------   ->     3 4'0000
      4:     1 13'1------------   ->     0 4'0001
      5:     1 13'0------------   ->     1 4'0001
      6:     2 13'10-----------   ->     0 4'0100
      7:     2 13'1100-0-1---1-   ->     1 4'0100
      8:     2 13'11-1-0---00--   ->     1 4'0100
      9:     2 13'1110-0-------   ->     1 4'0100
     10:     2 13'11---1-------   ->     1 4'0100
     11:     2 13'1100-0-----0-   ->     2 4'0100
     12:     2 13'1100-0-0---1-   ->     2 4'0100
     13:     2 13'11-1-0---01--   ->     2 4'0100
     14:     2 13'0------------   ->     2 4'0100
     15:     2 13'11-1-0---1---   ->     4 4'0100
     16:     3 13'11----010----   ->     0 4'0010
     17:     3 13'11----1------   ->     0 4'0010
     18:     3 13'10-----------   ->     0 4'0010
     19:     3 13'11----011----   ->     2 4'0010
     20:     3 13'11----00-----   ->     3 4'0010
     21:     3 13'0------------   ->     3 4'0010
     22:     4 13'11----------1   ->     0 4'1000
     23:     4 13'10-----------   ->     0 4'1000
     24:     4 13'11----------0   ->     1 4'1000
     25:     4 13'0------------   ->     4 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13904' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13904 (\u_usb_cdc.u_sie.u_phy_rx.state_q):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:209$1702_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:203$1700_Y
    2: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13156_CMP
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13144_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13100_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:180$1693_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 4'0000
      1:     0 3'1--   ->     2 4'0000
      2:     1 3'1-0   ->     1 4'0010
      3:     1 3'0--   ->     1 4'0010
      4:     1 3'1-1   ->     3 4'0010
      5:     2 3'11-   ->     1 4'0001
      6:     2 3'10-   ->     2 4'0001
      7:     2 3'0--   ->     2 4'0001
      8:     3 3'---   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13911' from module `bootloader':
-------------------------------------

  Information on FSM $fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13911 (\u_usb_cdc.u_sie.u_phy_tx.tx_state_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_usb_cdc.u_sie.tx_valid
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:112$23_Y
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:88$15_Y
    3: \u_usb_cdc.clk_gate

  Output signals:
    0: $flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:644$2825_Y
    1: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13367_CMP
    2: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13282_CMP
    3: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$eq$../../../usb_cdc/phy_tx.v:57$3_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'10-0   ->     0 4'0001
      1:     0 4'11--   ->     0 4'0001
      2:     0 4'0---   ->     0 4'0001
      3:     0 4'10-1   ->     2 4'0001
      4:     1 4'1011   ->     1 4'0100
      5:     1 4'100-   ->     1 4'0100
      6:     1 4'11--   ->     1 4'0100
      7:     1 4'0---   ->     1 4'0100
      8:     1 4'1010   ->     3 4'0100
      9:     2 4'1010   ->     0 4'0010
     10:     2 4'1011   ->     1 4'0010
     11:     2 4'100-   ->     2 4'0010
     12:     2 4'11--   ->     2 4'0010
     13:     2 4'0---   ->     2 4'0010
     14:     3 4'101-   ->     0 4'1000
     15:     3 4'100-   ->     3 4'1000
     16:     3 4'11--   ->     3 4'1000
     17:     3 4'0---   ->     3 4'1000

-------------------------------------

12.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.req_q$13858' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_ctrl_endp.state_q$13872' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.phy_state_q$13883' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.rx_state_q$13897' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_rx.state_q$13904' from module `\bootloader'.
Mapping FSM `$fsm$\u_usb_cdc.u_sie.u_phy_tx.tx_state_q$13911' from module `\bootloader'.

12.12. Executing OPT pass (performing simple optimizations).

12.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~46 debug messages>

12.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~618 debug messages>
Removed a total of 206 cells.

12.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9446.
    dead port 1/3 on $pmux $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13171.
Removed 2 multiplexer ports.
<suppressed ~217 debug messages>

12.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New input vector for $reduce_or cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9714_ANY: { \u_usb_cdc.u_ctrl_endp.req_q [8] \u_usb_cdc.u_ctrl_endp.req_q [2] }
  Optimizing cells in module \bootloader.
Performed a total of 1 changes.

12.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13751 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_tx.nrzi_d, Q = \u_usb_cdc.u_sie.u_phy_tx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13750 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13749 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_tx.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procdff$13748 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$2\bit_cnt_d[2:0], Q = \u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13743 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13220_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.se0_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13742 ($adff) from module bootloader (D = { \u_usb_cdc.u_sie.u_phy_rx.nrzi \u_usb_cdc.u_sie.u_phy_rx.nrzi_q [3:2] }, Q = \u_usb_cdc.u_sie.u_phy_rx.nrzi_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13741 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13207_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_en_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13740 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_d, Q = \u_usb_cdc.u_sie.u_phy_rx.bus_reset_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13739 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_d, Q = \u_usb_cdc.u_sie.u_phy_rx.dp_pu_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13737 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_rx.cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13736 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$4\rx_data_d[7:0], Q = \u_usb_cdc.u_sie.u_phy_rx.rx_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13735 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_rx.shift_register_d, Q = \u_usb_cdc.u_sie.u_phy_rx.shift_register_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13733 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_d, Q = \u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13732 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12179_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_eop_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13730 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12193_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_err_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procdff$13728 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12207_Y, Q = \u_usb_cdc.u_sie.u_phy_rx.rx_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13680 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:322$2236_Y, Q = \u_usb_cdc.u_sie.in_data_ack_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13679 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:321$2234_Y, Q = \u_usb_cdc.u_sie.in_req_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13678 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8944_Y, Q = \u_usb_cdc.u_sie.out_eop_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13677 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8956_Y, Q = \u_usb_cdc.u_sie.out_err_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13676 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8964_Y, Q = \u_usb_cdc.u_sie.delay_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13672 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.in_byte_d, Q = \u_usb_cdc.u_sie.in_byte_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13671 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2262_Y, Q = \u_usb_cdc.u_sie.in_zlp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13670 ($adff) from module bootloader (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2261_Y [15:2] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2261_Y [0] }, Q = { \u_usb_cdc.u_sie.out_toggle_q [15:2] \u_usb_cdc.u_sie.out_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13670 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8854_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13669 ($adff) from module bootloader (D = { $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2260_Y [15:3] $flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2260_Y [0] }, Q = { \u_usb_cdc.u_sie.in_toggle_q [15:3] \u_usb_cdc.u_sie.in_toggle_q [0] }).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13669 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8861_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13669 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8847_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13668 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\crc16_d[15:0], Q = \u_usb_cdc.u_sie.crc16_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13667 ($adff) from module bootloader (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15:8] }, Q = \u_usb_cdc.u_sie.frame_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13666 ($adff) from module bootloader (D = { \u_usb_cdc.u_sie.data_q [2:0] \u_usb_cdc.u_sie.data_q [15] }, Q = \u_usb_cdc.u_sie.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13665 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_q [14:9], Q = \u_usb_cdc.u_sie.addr_q [6:1]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13665 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0] [0], Q = \u_usb_cdc.u_sie.addr_q [0]).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13664 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\pid_d[3:0], Q = \u_usb_cdc.u_sie.pid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_sie.$procdff$13662 ($adff) from module bootloader (D = \u_usb_cdc.u_sie.data_d, Q = \u_usb_cdc.u_sie.data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13725 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12174_Y, Q = \u_usb_cdc.u_ctrl_endp.dev_state_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13724 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.in_endp_d, Q = \u_usb_cdc.u_ctrl_endp.in_endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13723 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.addr_dd, Q = \u_usb_cdc.u_ctrl_endp.addr_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13722 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.dev_state_d, Q = \u_usb_cdc.u_ctrl_endp.dev_state_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13721 ($adff) from module bootloader (D = 8'00000000, Q = \u_usb_cdc.u_ctrl_endp.string_index_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13719 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.rec_d, Q = \u_usb_cdc.u_ctrl_endp.rec_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13718 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.class_d, Q = \u_usb_cdc.u_ctrl_endp.class_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13717 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.in_dir_d, Q = \u_usb_cdc.u_ctrl_endp.in_dir_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13716 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.max_length_d, Q = \u_usb_cdc.u_ctrl_endp.max_length_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13715 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$12124_Y, Q = \u_usb_cdc.u_ctrl_endp.byte_cnt_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13714 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.endp_d, Q = \u_usb_cdc.u_ctrl_endp.endp_q).
Adding EN signal on $flatten\u_usb_cdc.\u_ctrl_endp.$procdff$13713 ($adff) from module bootloader (D = \u_usb_cdc.u_ctrl_endp.addr_d, Q = \u_usb_cdc.u_ctrl_endp.addr_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13707 ($adff) from module bootloader (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_d, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_nak_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13706 ($adff) from module bootloader (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_dd, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13705 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$3\out_last_d[3:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13704 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$or$../../../usb_cdc/out_fifo.v:0$3249_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13703 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9055_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13702 ($adff) from module bootloader (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.app_out_data, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_data_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13700 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procmux$9067_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$procdff$13698 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$0\genblk1.u_gt12mhz_async_data.app_out_consumed_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.genblk1.u_gt12mhz_async_data.app_out_consumed_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13697 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$9031_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13696 ($adff) from module bootloader (D = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13690 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$8998_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_gt12mhz_async_data.app_in_valid_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13688 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$or$../../../usb_cdc/in_fifo.v:0$3322_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_fifo_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13687 ($dff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$9012_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_qq).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13684 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procmux$9018_Y, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13682 ($adff) from module bootloader (D = $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$0\genblk1.u_gt12mhz_async_data.app_in_valid_q[0:0], Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_gt12mhz_async_data.app_in_valid_q).
Adding EN signal on $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$procdff$13681 ($adff) from module bootloader (D = \u_app.u_spi.rd_data_q, Q = \u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.genblk1.u_gt12mhz_async_data.app_in_data_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13659 ($adff) from module bootloader (D = \u_app.u_spi.rd_data_d, Q = \u_app.u_spi.rd_data_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13658 ($adff) from module bootloader (D = \u_app.u_spi.wr_data_d, Q = \u_app.u_spi.wr_data_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13657 ($adff) from module bootloader (D = \u_app.u_spi.state_d, Q = \u_app.u_spi.state_q).
Adding EN signal on $flatten\u_app.\u_spi.$procdff$13656 ($adff) from module bootloader (D = \u_app.u_spi.bit_cnt_d, Q = \u_app.u_spi.bit_cnt_q).
Adding EN signal on $flatten\u_app.$procdff$13649 ($adff) from module bootloader (D = \u_app.rd_length_d [7:0], Q = \u_app.rd_length_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$13649 ($adff) from module bootloader (D = \u_app.rd_length_d [15:8], Q = \u_app.rd_length_q [15:8]).
Adding EN signal on $flatten\u_app.$procdff$13648 ($adff) from module bootloader (D = \u_app.wr_length_d [7:0], Q = \u_app.wr_length_q [7:0]).
Adding EN signal on $flatten\u_app.$procdff$13648 ($adff) from module bootloader (D = \u_app.wr_length_d [15:8], Q = \u_app.wr_length_q [15:8]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$15574 ($adffe) from module bootloader.

12.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 204 unused cells and 447 unused wires.
<suppressed ~214 debug messages>

12.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~30 debug messages>

12.12.9. Rerunning OPT passes. (Maybe there is more to do..)

12.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~176 debug messages>

12.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3380: { $flatten\u_app.$procmux$3384_CMP $flatten\u_app.$procmux$3382_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3413: { $flatten\u_app.$procmux$3385_CMP $flatten\u_app.$procmux$3382_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3509: { $flatten\u_app.$procmux$3387_CMP $flatten\u_app.$procmux$3383_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.$procmux$3640: { $flatten\u_app.$procmux$3386_CMP $flatten\u_app.$procmux$3383_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$3995: { $flatten\u_app.\u_spi.$procmux$3816_CMP $flatten\u_app.\u_spi.$procmux$3722_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$4000: { $flatten\u_app.\u_spi.$procmux$3955_CMP $flatten\u_app.\u_spi.$procmux$3816_CMP $flatten\u_app.\u_spi.$procmux$3722_CMP }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$4005: { $flatten\u_app.\u_spi.$procmux$3816_CMP $auto$opt_reduce.cc:134:opt_pmux$13765 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11888: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11896: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11904: \u_usb_cdc.u_ctrl_endp.state_q [3]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11912: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11936: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11944: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11952: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11960: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11968: { \u_usb_cdc.u_ctrl_endp.state_q [2] \u_usb_cdc.u_ctrl_endp.state_q [6] $auto$opt_reduce.cc:134:opt_pmux$13803 }
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11976: \u_usb_cdc.u_ctrl_endp.state_q [2]
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11984: \u_usb_cdc.u_ctrl_endp.state_q [2]
  Optimizing cells in module \bootloader.
Performed a total of 18 changes.

12.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~231 debug messages>
Removed a total of 77 cells.

12.12.13. Executing OPT_DFF pass (perform DFF optimizations).

12.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 81 unused wires.
<suppressed ~1 debug messages>

12.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.12.16. Rerunning OPT passes. (Maybe there is more to do..)

12.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~178 debug messages>

12.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.12.20. Executing OPT_DFF pass (perform DFF optimizations).

12.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.12.23. Finished OPT passes. (There is nothing left to do.)

12.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15395 ($ne).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:175$2842 ($sub).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:175$2842 ($sub).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_app.\u_spi.$procmux$3955_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell bootloader.$flatten\u_app.$procmux$3387_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bootloader.$flatten\u_app.$procmux$3386_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bootloader.$flatten\u_app.$procmux$3385_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:189$1277 ($sub).
Removed top 16 bits (of 32) from port Y of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:189$1277 ($sub).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:178$1274 ($sub).
Removed top 16 bits (of 32) from port Y of cell bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:178$1274 ($sub).
Removed top 7 bits (of 8) from port B of cell bootloader.$flatten\u_app.$eq$../hdl/bootloader/app.v:135$1266 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_app.$add$../hdl/bootloader/app.v:118$1263 ($add).
Removed top 6 bits (of 32) from port Y of cell bootloader.$flatten\u_app.$add$../hdl/bootloader/app.v:118$1263 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15506 ($ne).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15508 ($ne).
Removed top 1 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15695 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15726 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15792 ($ne).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15794 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15803 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15814 ($ne).
Removed top 2 bits (of 3) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15816 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15825 ($ne).
Removed top 1 bits (of 10) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14455 ($eq).
Removed top 64 bits (of 72) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3316 ($and).
Removed top 25 bits (of 33) from port A of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3314 ($neg).
Converting cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3314 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3314 ($neg).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3290 ($add).
Removed top 27 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3290 ($add).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3288 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3288 ($add).
Removed top 24 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$shiftx$../../../usb_cdc/in_fifo.v:0$3282 ($shiftx).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:262$3266 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:262$3266 ($add).
Removed top 24 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$shiftx$../../../usb_cdc/out_fifo.v:0$3257 ($shiftx).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3255 ($add).
Removed top 27 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3255 ($add).
Removed top 64 bits (of 72) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3243 ($and).
Removed top 25 bits (of 33) from port A of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3241 ($neg).
Converting cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3241 ($neg) from signed to unsigned.
Removed top 1 bits (of 8) from port A of cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3241 ($neg).
Removed top 27 bits (of 32) from mux cell bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3221 ($mux).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2967 ($add).
Removed top 25 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2967 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:580$2977 ($ne).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:592$2988 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:612$3004 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:613$3005 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:614$3007 ($eq).
Removed top 2 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:615$3009 ($eq).
Removed top 7 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:653$3029 ($eq).
Removed top 6 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3038 ($eq).
Removed top 30 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068 ($lt).
Removed top 7 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:790$3111 ($ne).
Removed top 6 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3116 ($ne).
Removed top 3 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:857$3136 ($eq).
Removed top 2 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:876$3141 ($eq).
Removed top 23 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3173 ($shiftx).
Removed top 21 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$shiftx$../../../usb_cdc/ctrl_endp.v:0$3175 ($shiftx).
Removed top 27 bits (of 32) from port A of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3191 ($neg).
Converting cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3191 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3191 ($neg).
Removed top 15 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3197 ($and).
Removed top 7 bits (of 8) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9387 ($mux).
Removed top 7 bits (of 8) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9430 ($mux).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10010_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10031_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10227_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10431_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10706_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11153_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11178_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11210_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11277_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11312_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11348_CMP0 ($eq).
Removed top 4 bits (of 7) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11508_CMP0 ($eq).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11848 ($pmux).
Removed top 13 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$11856 ($pmux).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2246 ($add).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2246 ($add).
Removed top 13 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:373$2260 ($and).
Removed top 14 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:374$2261 ($and).
Removed top 13 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:375$2262 ($and).
Removed top 3 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:446$2474 ($eq).
Removed top 27 bits (of 32) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2496 ($neg).
Converting cell bootloader.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2496 ($neg) from signed to unsigned.
Removed top 1 bits (of 5) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2496 ($neg).
Removed top 15 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:461$2500 ($not).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2526 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2530 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2534 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2538 ($xor).
Removed top 1 bits (of 11) from FF cell bootloader.$auto$ff.cc:266:slice$15472 ($adffe).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2542 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2546 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2550 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2554 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2558 ($xor).
Removed top 2 bits (of 5) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$xor$../../../usb_cdc/sie.v:187$2562 ($xor).
Removed top 1 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:496$2565 ($eq).
Removed top 15 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_sie.$not$../../../usb_cdc/sie.v:533$2668 ($not).
Removed top 1 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$eq$../../../usb_cdc/sie.v:605$2758 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2820 ($add).
Removed top 28 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2820 ($add).
Removed top 2 bits (of 5) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6743 ($mux).
Removed top 6 bits (of 7) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6857 ($mux).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$7136_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell bootloader.$auto$fsm_map.cc:77:implement_pattern_cache$14131 ($eq).
Removed top 1 bits (of 9) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12651 ($mux).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:341$1734 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1721 ($add).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1721 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:281$1711 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1699 ($add).
Removed top 14 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1699 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$eq$../../../usb_cdc/phy_rx.v:130$1683 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1682 ($add).
Removed top 30 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1682 ($add).
Removed top 1 bits (of 2) from port B of cell bootloader.$auto$opt_dff.cc:195:make_patterns_logic$15435 ($ne).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 29 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
Removed top 3 bits (of 4) from port B of cell bootloader.$flatten\u_usb_cdc.$eq$../../../usb_cdc/usb_cdc.v:116$2855 ($eq).
Removed top 31 bits (of 32) from port B of cell bootloader.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2851 ($add).
Removed top 30 bits (of 32) from port Y of cell bootloader.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2851 ($add).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9333 ($pmux).
Removed top 13 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9340 ($pmux).
Removed top 6 bits (of 7) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6515 ($mux).
Removed top 13 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9187 ($mux).
Removed top 14 bits (of 16) from mux cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$procmux$9257 ($mux).
Removed top 6 bits (of 7) from mux cell bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6358 ($mux).
Removed top 13 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3198 ($or).
Removed top 13 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3198 ($or).
Removed top 13 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$or$../../../usb_cdc/ctrl_endp.v:0$3198 ($or).
Removed top 13 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3197 ($and).
Removed top 13 bits (of 16) from port B of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3197 ($and).
Removed top 13 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3196 ($not).
Removed top 13 bits (of 16) from port A of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3196 ($not).
Removed top 13 bits (of 16) from port Y of cell bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$3192 ($shift).
Removed top 6 bits (of 32) from wire bootloader.$flatten\u_app.$add$../hdl/bootloader/app.v:118$1263_Y.
Removed top 16 bits (of 32) from wire bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:178$1274_Y.
Removed top 16 bits (of 32) from wire bootloader.$flatten\u_app.$sub$../hdl/bootloader/app.v:189$1277_Y.
Removed top 29 bits (of 32) from wire bootloader.$flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:175$2842_Y.
Removed top 30 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2851_Y.
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3288_Y.
Removed top 27 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3290_Y.
Removed top 64 bits (of 72) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$and$../../../usb_cdc/in_fifo.v:0$3316_Y.
Removed top 27 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3255_Y.
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:262$3266_Y.
Removed top 64 bits (of 72) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$and$../../../usb_cdc/out_fifo.v:0$3243_Y.
Removed top 27 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$ternary$../../../usb_cdc/out_fifo.v:92$3221_Y.
Removed top 13 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$2\in_toggle_reset[15:0].
Removed top 14 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$2\out_toggle_reset[15:0].
Removed top 7 bits (of 8) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$4\in_data[7:0].
Removed top 7 bits (of 8) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$5\in_data[7:0].
Removed top 25 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2967_Y.
Removed top 13 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$and$../../../usb_cdc/ctrl_endp.v:0$3197_Y.
Removed top 13 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$not$../../../usb_cdc/ctrl_endp.v:0$3196_Y.
Removed top 13 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_ctrl_endp.$shift$../../../usb_cdc/ctrl_endp.v:0$3192_Y.
Removed top 6 bits (of 7) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$3\addr_d[6:0].
Removed top 6 bits (of 7) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$4\addr_d[6:0].
Removed top 6 bits (of 7) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$5\addr_d[6:0].
Removed top 29 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2246_Y.
Removed top 28 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2820_Y.
Removed top 15 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$and$../../../usb_cdc/sie.v:0$2690_Y.
Removed top 15 bits (of 16) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$extend$../../../usb_cdc/sie.v:461$2499_Y.
Removed top 2 bits (of 5) from wire bootloader.$flatten\u_usb_cdc.\u_sie.$procmux$6743_Y.
Removed top 1 bits (of 9) from wire bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$8\shift_register_d[8:0].
Removed top 30 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1682_Y.
Removed top 29 bits (of 32) from wire bootloader.$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20_Y.
Removed top 1 bits (of 11) from wire bootloader.frame.

12.14. Executing PEEPOPT pass (run peephole optimizers).

12.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

12.16. Executing SHARE pass (SAT-based resource sharing).

12.17. Executing TECHMAP pass (map to technology primitives).

12.17.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

12.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~36 debug messages>

12.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bootloader:
  creating $macc model for $flatten\u_app.$add$../hdl/bootloader/app.v:118$1263 ($add).
  creating $macc model for $flatten\u_app.$sub$../hdl/bootloader/app.v:178$1274 ($sub).
  creating $macc model for $flatten\u_app.$sub$../hdl/bootloader/app.v:189$1277 ($sub).
  creating $macc model for $flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:175$2842 ($sub).
  creating $macc model for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2851 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3288 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3290 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3314 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3255 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:262$3266 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3241 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2967 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3191 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2246 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2820 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2496 ($neg).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1682 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1699 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1721 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20 ($add).
  creating $macc model for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17 ($sub).
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1721.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1699.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1682.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2496.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2820.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2246.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3191.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2967.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3241.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:262$3266.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3255.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3314.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3290.
  creating $alu model for $macc $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3288.
  creating $alu model for $macc $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2851.
  creating $alu model for $macc $flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:175$2842.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/bootloader/app.v:189$1277.
  creating $alu model for $macc $flatten\u_app.$sub$../hdl/bootloader/app.v:178$1274.
  creating $alu model for $macc $flatten\u_app.$add$../hdl/bootloader/app.v:118$1263.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068 ($lt): new $alu
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3038 ($eq): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068.
  creating $alu model for $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3116 ($ne): merged with $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068.
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$lt$../../../usb_cdc/ctrl_endp.v:723$3068, $flatten\u_usb_cdc.\u_ctrl_endp.$eq$../../../usb_cdc/ctrl_endp.v:675$3038, $flatten\u_usb_cdc.\u_ctrl_endp.$ne$../../../usb_cdc/ctrl_endp.v:802$3116: $auto$alumacc.cc:485:replace_alu$15868
  creating $alu cell for $flatten\u_app.$add$../hdl/bootloader/app.v:118$1263: $auto$alumacc.cc:485:replace_alu$15881
  creating $alu cell for $flatten\u_app.$sub$../hdl/bootloader/app.v:178$1274: $auto$alumacc.cc:485:replace_alu$15884
  creating $alu cell for $flatten\u_app.$sub$../hdl/bootloader/app.v:189$1277: $auto$alumacc.cc:485:replace_alu$15887
  creating $alu cell for $flatten\u_app.\u_spi.$sub$../../common/hdl/flash/spi.v:175$2842: $auto$alumacc.cc:485:replace_alu$15890
  creating $alu cell for $flatten\u_usb_cdc.$add$../../../usb_cdc/usb_cdc.v:91$2851: $auto$alumacc.cc:485:replace_alu$15893
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:102$3288: $auto$alumacc.cc:485:replace_alu$15896
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$add$../../../usb_cdc/in_fifo.v:111$3290: $auto$alumacc.cc:485:replace_alu$15899
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$neg$../../../usb_cdc/in_fifo.v:0$3314: $auto$alumacc.cc:485:replace_alu$15902
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:133$3255: $auto$alumacc.cc:485:replace_alu$15905
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$add$../../../usb_cdc/out_fifo.v:262$3266: $auto$alumacc.cc:485:replace_alu$15908
  creating $alu cell for $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_out_fifo.$neg$../../../usb_cdc/out_fifo.v:0$3241: $auto$alumacc.cc:485:replace_alu$15911
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$add$../../../usb_cdc/ctrl_endp.v:563$2967: $auto$alumacc.cc:485:replace_alu$15914
  creating $alu cell for $flatten\u_usb_cdc.\u_ctrl_endp.$neg$../../../usb_cdc/ctrl_endp.v:0$3191: $auto$alumacc.cc:485:replace_alu$15917
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:332$2246: $auto$alumacc.cc:485:replace_alu$15920
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$add$../../../usb_cdc/sie.v:619$2820: $auto$alumacc.cc:485:replace_alu$15923
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.$neg$../../../usb_cdc/sie.v:0$2496: $auto$alumacc.cc:485:replace_alu$15926
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:116$1682: $auto$alumacc.cc:485:replace_alu$15929
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:202$1699: $auto$alumacc.cc:485:replace_alu$15932
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$add$../../../usb_cdc/phy_rx.v:292$1721: $auto$alumacc.cc:485:replace_alu$15935
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$add$../../../usb_cdc/phy_tx.v:95$20: $auto$alumacc.cc:485:replace_alu$15938
  creating $alu cell for $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$sub$../../../usb_cdc/phy_tx.v:92$17: $auto$alumacc.cc:485:replace_alu$15941
  created 22 $alu and 0 $macc cells.

12.21. Executing OPT pass (performing simple optimizations).

12.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~178 debug messages>

12.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.21.6. Executing OPT_DFF pass (perform DFF optimizations).

12.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

12.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.21.9. Rerunning OPT passes. (Maybe there is more to do..)

12.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~178 debug messages>

12.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.21.13. Executing OPT_DFF pass (perform DFF optimizations).

12.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.21.16. Finished OPT passes. (There is nothing left to do.)

12.22. Executing MEMORY pass.

12.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

12.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

12.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

12.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

12.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).

12.25. Executing TECHMAP pass (map to technology primitives).

12.25.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

12.25.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

12.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

12.26. Executing ICE40_BRAMINIT pass.

12.27. Executing OPT pass (performing simple optimizations).

12.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~533 debug messages>

12.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~252 debug messages>
Removed a total of 84 cells.

12.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15455 ($adffe) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8861_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$15447 ($adffe) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8854_Y, Q = \u_usb_cdc.u_sie.out_toggle_q [1]).
Adding EN signal on $auto$ff.cc:266:slice$15460 ($adffe) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$procmux$8847_Y, Q = \u_usb_cdc.u_sie.in_toggle_q [2]).

12.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 5 unused cells and 443 unused wires.
<suppressed ~7 debug messages>

12.27.5. Rerunning OPT passes. (Removed registers in this run.)

12.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~5 debug messages>

12.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15452 ($adffe) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\in_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.in_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$15444 ($adffe) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\out_toggle_d[15:0] [0], Q = \u_usb_cdc.u_sie.out_toggle_q [0]).
Adding EN signal on $auto$ff.cc:266:slice$15441 ($adffe) from module bootloader (D = $flatten\u_usb_cdc.\u_sie.$2\in_zlp_d[15:0] [2:0], Q = \u_usb_cdc.u_sie.in_zlp_q [2:0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$16346 ($adffe) from module bootloader.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$16336 ($adffe) from module bootloader.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$16312 ($adffe) from module bootloader.

12.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 1 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

12.27.10. Rerunning OPT passes. (Removed registers in this run.)

12.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~61 debug messages>

12.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

12.27.13. Executing OPT_DFF pass (perform DFF optimizations).

12.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

12.27.15. Finished fast OPT passes.

12.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

12.29. Executing OPT pass (performing simple optimizations).

12.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

12.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16345: { $auto$opt_dff.cc:194:make_patterns_logic$16340 $auto$opt_dff.cc:194:make_patterns_logic$16338 \u_usb_cdc.clk_gate $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2235_Y $auto$rtlil.cc:2371:Not$15469 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16311: { $auto$opt_dff.cc:194:make_patterns_logic$16306 $auto$opt_dff.cc:194:make_patterns_logic$16302 $auto$opt_dff.cc:194:make_patterns_logic$16298 $auto$opt_dff.cc:194:make_patterns_logic$16294 $auto$opt_dff.cc:194:make_patterns_logic$16290 $auto$opt_dff.cc:194:make_patterns_logic$16286 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$16292 $auto$opt_dff.cc:194:make_patterns_logic$16300 $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2235_Y $auto$opt_dff.cc:194:make_patterns_logic$16296 $auto$opt_dff.cc:194:make_patterns_logic$16304 $auto$opt_dff.cc:194:make_patterns_logic$16288 $auto$rtlil.cc:2371:Not$15469 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16284: { $auto$opt_dff.cc:194:make_patterns_logic$16273 $auto$opt_dff.cc:194:make_patterns_logic$16275 $auto$opt_dff.cc:194:make_patterns_logic$16271 $auto$opt_dff.cc:194:make_patterns_logic$16277 $auto$opt_dff.cc:194:make_patterns_logic$16279 $auto$opt_dff.cc:194:make_patterns_logic$16281 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15461 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16258: { $auto$opt_dff.cc:194:make_patterns_logic$16245 $auto$opt_dff.cc:194:make_patterns_logic$16255 $auto$opt_dff.cc:194:make_patterns_logic$16247 $auto$opt_dff.cc:194:make_patterns_logic$16249 $auto$opt_dff.cc:194:make_patterns_logic$16251 $auto$opt_dff.cc:194:make_patterns_logic$16253 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$15456 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16269: { $auto$opt_dff.cc:194:make_patterns_logic$16260 $auto$opt_dff.cc:194:make_patterns_logic$16262 $auto$opt_dff.cc:194:make_patterns_logic$16264 $auto$opt_dff.cc:194:make_patterns_logic$16266 $auto$opt_dff.cc:194:make_patterns_logic$15448 \u_usb_cdc.clk_gate }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16335: { $auto$opt_dff.cc:194:make_patterns_logic$16314 $auto$opt_dff.cc:194:make_patterns_logic$16306 $auto$opt_dff.cc:194:make_patterns_logic$16302 $auto$opt_dff.cc:194:make_patterns_logic$16298 \u_usb_cdc.clk_gate $auto$opt_dff.cc:194:make_patterns_logic$16300 $flatten\u_usb_cdc.\u_sie.$or$../../../usb_cdc/sie.v:322$2235_Y $auto$opt_dff.cc:194:make_patterns_logic$16296 $auto$opt_dff.cc:194:make_patterns_logic$16304 $auto$opt_dff.cc:194:make_patterns_logic$15509 $auto$opt_dff.cc:194:make_patterns_logic$16316 $auto$rtlil.cc:2371:Not$15469 }
    New ctrl vector for $pmux cell $flatten\u_app.\u_spi.$procmux$4000: $flatten\u_app.\u_spi.$procmux$3816_CMP
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3291:
      Old ports: A={ 27'000000000000000000000000000 $auto$wreduce.cc:455:run$15840 [4:0] }, B=0, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3291_Y
      New ports: A=$auto$wreduce.cc:455:run$15840 [4:0], B=5'00000, Y=$flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3291_Y [4:0]
      New connections: $flatten\u_usb_cdc.\u_bulk_endps[0].u_bulk_endp.\u_in_fifo.$ternary$../../../usb_cdc/in_fifo.v:111$3291_Y [31:5] = 27'000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_ctrl_endp.$procmux$10752:
      Old ports: A=2'11, B=2'10, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d
      New ports: A=1'1, B=1'0, Y=\u_usb_cdc.u_ctrl_endp.dev_state_d [0]
      New connections: \u_usb_cdc.u_ctrl_endp.dev_state_d [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4139:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [14] $auto$opt_expr.cc:205:group_cell_inputs$16060 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [1] $auto$opt_expr.cc:205:group_cell_inputs$16060 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16060 [14] $auto$opt_expr.cc:205:group_cell_inputs$16060 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16060 [13] $auto$opt_expr.cc:205:group_cell_inputs$16060 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16067 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [1] $auto$opt_expr.cc:205:group_cell_inputs$16067 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [14] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16060 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [15] $auto$opt_expr.cc:205:group_cell_inputs$16067 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [14] $auto$opt_expr.cc:205:group_cell_inputs$16067 [12:2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16060 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4150:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [14] $auto$opt_expr.cc:205:group_cell_inputs$16053 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [1] $auto$opt_expr.cc:205:group_cell_inputs$16053 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16053 [14] $auto$opt_expr.cc:205:group_cell_inputs$16053 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16053 [13] $auto$opt_expr.cc:205:group_cell_inputs$16053 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16060 [12:1] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [1] $auto$opt_expr.cc:205:group_cell_inputs$16060 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [14] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16053 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [15] $auto$opt_expr.cc:205:group_cell_inputs$16060 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [14] $auto$opt_expr.cc:205:group_cell_inputs$16060 [12:2] $flatten\u_usb_cdc.\u_sie.$8\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2592 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16053 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4161:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [14] $auto$opt_expr.cc:205:group_cell_inputs$16046 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [1] $auto$opt_expr.cc:205:group_cell_inputs$16046 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16046 [14] $auto$opt_expr.cc:205:group_cell_inputs$16046 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16046 [13] $auto$opt_expr.cc:205:group_cell_inputs$16046 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16053 [12:1] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [1] $auto$opt_expr.cc:205:group_cell_inputs$16053 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [14] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16046 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [15] $auto$opt_expr.cc:205:group_cell_inputs$16053 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [14] $auto$opt_expr.cc:205:group_cell_inputs$16053 [12:2] $flatten\u_usb_cdc.\u_sie.$7\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2588 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16046 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4172:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [14] $auto$opt_expr.cc:205:group_cell_inputs$16039 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [1] $auto$opt_expr.cc:205:group_cell_inputs$16039 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16039 [14] $auto$opt_expr.cc:205:group_cell_inputs$16039 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16039 [13] $auto$opt_expr.cc:205:group_cell_inputs$16039 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16046 [12:1] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [1] $auto$opt_expr.cc:205:group_cell_inputs$16046 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [14] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16039 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [15] $auto$opt_expr.cc:205:group_cell_inputs$16046 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [14] $auto$opt_expr.cc:205:group_cell_inputs$16046 [12:2] $flatten\u_usb_cdc.\u_sie.$6\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2584 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16039 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4183:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [14] $auto$opt_expr.cc:205:group_cell_inputs$16032 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [1] $auto$opt_expr.cc:205:group_cell_inputs$16032 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16032 [14] $auto$opt_expr.cc:205:group_cell_inputs$16032 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16032 [13] $auto$opt_expr.cc:205:group_cell_inputs$16032 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16039 [12:1] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [1] $auto$opt_expr.cc:205:group_cell_inputs$16039 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [14] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16032 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [15] $auto$opt_expr.cc:205:group_cell_inputs$16039 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [14] $auto$opt_expr.cc:205:group_cell_inputs$16039 [12:2] $flatten\u_usb_cdc.\u_sie.$5\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2580 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16032 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4194:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [14] $auto$opt_expr.cc:205:group_cell_inputs$16025 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [1] $auto$opt_expr.cc:205:group_cell_inputs$16025 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16025 [14] $auto$opt_expr.cc:205:group_cell_inputs$16025 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16025 [13] $auto$opt_expr.cc:205:group_cell_inputs$16025 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16032 [12:1] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [1] $auto$opt_expr.cc:205:group_cell_inputs$16032 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [14] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16025 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [15] $auto$opt_expr.cc:205:group_cell_inputs$16032 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [14] $auto$opt_expr.cc:205:group_cell_inputs$16032 [12:2] $flatten\u_usb_cdc.\u_sie.$4\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2576 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16025 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4346:
      Old ports: A=8'11000011, B=8'01001011, Y=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [6:4] $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [2:0] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4367:
      Old ports: A=4'0011, B=4'1011, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [2:0] = 3'011
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4844:
      Old ports: A=4'0010, B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3]
      New connections: $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5385:
      Old ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [14] $auto$opt_expr.cc:205:group_cell_inputs$16067 [12:1] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [1] $auto$opt_expr.cc:205:group_cell_inputs$16067 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16067 [14] $auto$opt_expr.cc:205:group_cell_inputs$16067 [12:1] $auto$opt_expr.cc:205:group_cell_inputs$16067 [13] $auto$opt_expr.cc:205:group_cell_inputs$16067 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2600
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [14] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:530$2202.$result[15:0]$2639 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16067 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2600 [15] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2600 [2] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2600 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2600 [14:3] $flatten\u_usb_cdc.\u_sie.$10\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2600 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16067 [12:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$5504:
      Old ports: A={ \u_usb_cdc.u_sie.crc16_q [14:0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16018 [14] \u_usb_cdc.u_sie.crc16_q [13:2] $auto$opt_expr.cc:205:group_cell_inputs$16018 [13] \u_usb_cdc.u_sie.crc16_q [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [15:14] $auto$opt_expr.cc:205:group_cell_inputs$16025 [12:1] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [1] $auto$opt_expr.cc:205:group_cell_inputs$16025 [0] }
      New ports: A={ \u_usb_cdc.u_sie.crc16_q [14] \u_usb_cdc.u_sie.crc16_q [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16018 [14:13] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [15] $auto$opt_expr.cc:205:group_cell_inputs$16025 [1:0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [14] $auto$opt_expr.cc:205:group_cell_inputs$16025 [12:2] $flatten\u_usb_cdc.\u_sie.$3\crc16$func$../../../usb_cdc/sie.v:524$2201.$result[15:0]$2572 [1] } = { \u_usb_cdc.u_sie.crc16_q [13:2] \u_usb_cdc.u_sie.crc16_q [0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6553:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16011 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2557 [1] $auto$opt_expr.cc:205:group_cell_inputs$16011 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16011 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16011 [3] $auto$opt_expr.cc:205:group_cell_inputs$16011 [0] 1'1 }, Y=$flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2561
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2557 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16011 [3] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2561 [2] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2561 [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2561 [4:3] $flatten\u_usb_cdc.\u_sie.$14\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2561 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16011 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6572:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16006 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2553 [1] $auto$opt_expr.cc:205:group_cell_inputs$16006 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16006 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16006 [3] $auto$opt_expr.cc:205:group_cell_inputs$16006 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2557 [4] $auto$opt_expr.cc:205:group_cell_inputs$16011 [2:1] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2557 [1] $auto$opt_expr.cc:205:group_cell_inputs$16011 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2553 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16006 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16011 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2557 [4] $auto$opt_expr.cc:205:group_cell_inputs$16011 [2] $flatten\u_usb_cdc.\u_sie.$13\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2557 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16006 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6591:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$16001 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2549 [1] $auto$opt_expr.cc:205:group_cell_inputs$16001 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16001 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$16001 [3] $auto$opt_expr.cc:205:group_cell_inputs$16001 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2553 [4] $auto$opt_expr.cc:205:group_cell_inputs$16006 [2:1] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2553 [1] $auto$opt_expr.cc:205:group_cell_inputs$16006 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2549 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$16001 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16006 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2553 [4] $auto$opt_expr.cc:205:group_cell_inputs$16006 [2] $flatten\u_usb_cdc.\u_sie.$12\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2553 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$16001 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6610:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15996 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2545 [1] $auto$opt_expr.cc:205:group_cell_inputs$15996 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15996 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15996 [3] $auto$opt_expr.cc:205:group_cell_inputs$15996 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2549 [4] $auto$opt_expr.cc:205:group_cell_inputs$16001 [2:1] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2549 [1] $auto$opt_expr.cc:205:group_cell_inputs$16001 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2545 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15996 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$16001 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2549 [4] $auto$opt_expr.cc:205:group_cell_inputs$16001 [2] $flatten\u_usb_cdc.\u_sie.$11\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2549 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15996 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6629:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15991 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2541 [1] $auto$opt_expr.cc:205:group_cell_inputs$15991 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15991 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15991 [3] $auto$opt_expr.cc:205:group_cell_inputs$15991 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2545 [4] $auto$opt_expr.cc:205:group_cell_inputs$15996 [2:1] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2545 [1] $auto$opt_expr.cc:205:group_cell_inputs$15996 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2541 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15991 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15996 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2545 [4] $auto$opt_expr.cc:205:group_cell_inputs$15996 [2] $flatten\u_usb_cdc.\u_sie.$10\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2545 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15991 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6648:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15986 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2537 [1] $auto$opt_expr.cc:205:group_cell_inputs$15986 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15986 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15986 [3] $auto$opt_expr.cc:205:group_cell_inputs$15986 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2541 [4] $auto$opt_expr.cc:205:group_cell_inputs$15991 [2:1] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2541 [1] $auto$opt_expr.cc:205:group_cell_inputs$15991 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2537 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15986 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15991 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2541 [4] $auto$opt_expr.cc:205:group_cell_inputs$15991 [2] $flatten\u_usb_cdc.\u_sie.$9\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2541 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15986 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6667:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15981 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2533 [1] $auto$opt_expr.cc:205:group_cell_inputs$15981 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15981 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15981 [3] $auto$opt_expr.cc:205:group_cell_inputs$15981 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2537 [4] $auto$opt_expr.cc:205:group_cell_inputs$15986 [2:1] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2537 [1] $auto$opt_expr.cc:205:group_cell_inputs$15986 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2533 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15981 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15986 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2537 [4] $auto$opt_expr.cc:205:group_cell_inputs$15986 [2] $flatten\u_usb_cdc.\u_sie.$8\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2537 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15981 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6686:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15976 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2529 [1] $auto$opt_expr.cc:205:group_cell_inputs$15976 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15976 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15976 [3] $auto$opt_expr.cc:205:group_cell_inputs$15976 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2533 [4] $auto$opt_expr.cc:205:group_cell_inputs$15981 [2:1] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2533 [1] $auto$opt_expr.cc:205:group_cell_inputs$15981 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2529 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15976 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15981 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2533 [4] $auto$opt_expr.cc:205:group_cell_inputs$15981 [2] $flatten\u_usb_cdc.\u_sie.$7\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2533 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15976 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6705:
      Old ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15971 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2525 [1] $auto$opt_expr.cc:205:group_cell_inputs$15971 [0] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15971 [2:1] $auto$opt_expr.cc:205:group_cell_inputs$15971 [3] $auto$opt_expr.cc:205:group_cell_inputs$15971 [0] 1'1 }, Y={ $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2529 [4] $auto$opt_expr.cc:205:group_cell_inputs$15976 [2:1] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2529 [1] $auto$opt_expr.cc:205:group_cell_inputs$15976 [0] }
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2525 [1] 1'0 }, B={ $auto$opt_expr.cc:205:group_cell_inputs$15971 [3] 1'1 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15976 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2529 [4] $auto$opt_expr.cc:205:group_cell_inputs$15976 [2] $flatten\u_usb_cdc.\u_sie.$6\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2529 [1] } = $auto$opt_expr.cc:205:group_cell_inputs$15971 [2:0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6724:
      Old ports: A={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15966 [1] $auto$opt_expr.cc:205:group_cell_inputs$15966 [2] $auto$opt_expr.cc:205:group_cell_inputs$15966 [0] 1'1 }, B={ 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15966 [1] $auto$wreduce.cc:455:run$15861 [1] $auto$opt_expr.cc:205:group_cell_inputs$15966 [0] 1'0 }, Y={ $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2525 [4] $auto$opt_expr.cc:205:group_cell_inputs$15971 [2:1] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2525 [1] $auto$opt_expr.cc:205:group_cell_inputs$15971 [0] }
      New ports: A={ $auto$opt_expr.cc:205:group_cell_inputs$15966 [2] 1'1 }, B={ $auto$wreduce.cc:455:run$15861 [1] 1'0 }, Y=$auto$opt_expr.cc:205:group_cell_inputs$15971 [1:0]
      New connections: { $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2525 [4] $auto$opt_expr.cc:205:group_cell_inputs$15971 [2] $flatten\u_usb_cdc.\u_sie.$5\crc5$func$../../../usb_cdc/sie.v:495$2199.$result[4:0]$2525 [1] } = { 1'1 $auto$opt_expr.cc:205:group_cell_inputs$15966 [1:0] }
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$6743:
      Old ports: A=3'011, B=3'110, Y={ $auto$opt_expr.cc:205:group_cell_inputs$15966 [1] $auto$wreduce.cc:455:run$15861 [1] $auto$opt_expr.cc:205:group_cell_inputs$15966 [0] }
      New ports: A=2'01, B=2'10, Y=$auto$opt_expr.cc:205:group_cell_inputs$15966 [1:0]
      New connections: $auto$wreduce.cc:455:run$15861 [1] = 1'1
    New ctrl vector for $pmux cell $flatten\u_usb_cdc.\u_sie.$procmux$8396: $auto$opt_reduce.cc:134:opt_pmux$13789
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12651:
      Old ports: A=8'00000000, B=8'10000000, Y=$auto$wreduce.cc:455:run$15862 [7:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$15862 [7]
      New connections: $auto$wreduce.cc:455:run$15862 [6:0] = 7'0000000
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12742:
      Old ports: A={ 1'1 $auto$wreduce.cc:455:run$15862 [7:0] }, B=9'100000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0]
      New ports: A=$auto$wreduce.cc:455:run$15862 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [8] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$13233:
      Old ports: A=2'11, B=2'00, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [1] = $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$3\nrzi[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$procmux$13301:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [2]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_tx.$7\bit_cnt_d[2:0] [1:0] = 2'11
  Optimizing cells in module \bootloader.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4487:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0], B=8'01011010, Y=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [7] 1'0 $flatten\u_usb_cdc.\u_sie.$8\tx_data[7:0] [3] 1'1 }, B=4'0110, Y={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [6:5] $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [2:1] } = 4'1001
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4505:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0], B=4'1010, Y=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$13\pid_d[3:0] [3] 1'1 }, B=2'10, Y={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4959:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$7\pid_d[3:0] [3] 1'0 }, B=2'11, Y=$flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [3:2]
      New connections: $flatten\u_usb_cdc.\u_sie.$4\pid_d[3:0] [1:0] = 2'10
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$procmux$12742:
      Old ports: A=$auto$wreduce.cc:455:run$15862 [7:0], B=8'00000000, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7:0]
      New ports: A=$auto$wreduce.cc:455:run$15862 [7], B=1'0, Y=$flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [7]
      New connections: $flatten\u_usb_cdc.\u_sie.\u_phy_rx.$7\shift_register_d[8:0] [6:0] = 7'0000000
  Optimizing cells in module \bootloader.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4625:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0], B=8'00011110, Y=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [7] 1'1 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [4:3] 1'0 $flatten\u_usb_cdc.\u_sie.$6\tx_data[7:0] [0] }, B=6'001110, Y={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }
      New connections: { $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [5] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4640:
      Old ports: A=$flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0], B=4'1110, Y=$flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0]
      New ports: A={ $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [3] 1'0 $flatten\u_usb_cdc.\u_sie.$11\pid_d[3:0] [0] }, B=3'110, Y={ $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [3:2] $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$8\pid_d[3:0] [1] = 1'1
  Optimizing cells in module \bootloader.
    Consolidated identical input bits for $mux cell $flatten\u_usb_cdc.\u_sie.$procmux$4706:
      Old ports: A=8'00000000, B=$flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0], Y=$flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0]
      New ports: A=7'0000000, B={ $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [4:2] 1'1 $flatten\u_usb_cdc.\u_sie.$4\tx_data[7:0] [0] }, Y={ $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [7:6] $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [4:0] }
      New connections: $flatten\u_usb_cdc.\u_sie.$3\tx_data[7:0] [5] = 1'0
  Optimizing cells in module \bootloader.
Performed a total of 43 changes.

12.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$15761 ($adffe) from module bootloader (D = \u_app.u_spi.wr_data_d, Q = \u_app.u_spi.wr_data_q).

12.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 3 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

12.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~4 debug messages>

12.29.9. Rerunning OPT passes. (Maybe there is more to do..)

12.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

12.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$16375: { $auto$opt_dff.cc:194:make_patterns_logic$16372 $auto$opt_dff.cc:194:make_patterns_logic$15766 $auto$opt_dff.cc:194:make_patterns_logic$15764 $auto$opt_dff.cc:194:make_patterns_logic$15749 }
  Optimizing cells in module \bootloader.
Performed a total of 1 changes.

12.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.13. Executing OPT_DFF pass (perform DFF optimizations).

12.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 2 unused cells and 3 unused wires.
<suppressed ~3 debug messages>

12.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.29.16. Rerunning OPT passes. (Maybe there is more to do..)

12.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bootloader..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~123 debug messages>

12.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bootloader.
Performed a total of 0 changes.

12.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.29.20. Executing OPT_DFF pass (perform DFF optimizations).

12.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.29.23. Finished OPT passes. (There is nothing left to do.)

12.30. Executing ICE40_WRAPCARRY pass (wrap carries).

12.31. Executing TECHMAP pass (map to technology primitives).

12.31.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

12.31.2. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

12.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$a950948e19702336540a1f557d0a91306bdb9188\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$3e2546d640bb80c4407ce51aec1dbdbdc5bff143\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7e3f5d4b684aa3ac379b62a08c2a9e6d6dc4bb29$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'1
  Constant input on bit 4 of port A: 1'1
  Constant input on bit 5 of port A: 1'1
  Constant input on bit 6 of port A: 1'1
  Constant input on bit 7 of port A: 1'1
Creating constmapped module `$paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx'.

12.31.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$21361.
    dead port 2/2 on $mux $procmux$21355.
    dead port 2/2 on $mux $procmux$21349.
    dead port 2/2 on $mux $procmux$21343.
    dead port 2/2 on $mux $procmux$21337.
    dead port 2/2 on $mux $procmux$21331.
    dead port 2/2 on $mux $procmux$21325.
    dead port 2/2 on $mux $procmux$21319.
Removed 8 multiplexer ports.
<suppressed ~1226 debug messages>

12.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx.
<suppressed ~26 debug messages>
Removed 0 unused cells and 13 unused wires.
Using template $paramod$constmap:883089b1f890d0c2382a27060a288e9802f49443$paramod$eacfaeba4ea50a06fb8ffc8eb3adc88eae96c4f4\_90_shift_shiftx for cells of type $shift.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:a613a988efaee6fe68bd2154434accbfa7125b32$paramod$c414f9c4e0e82e8c11577c1142e59cbae97a9ea8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$5fb3cea3e36078ed44b85aadf768a6588af6651e\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:4e7e45ce6b7eb9978490bdc07e7e383bc38d7e34$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

12.31.48. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22307.
    dead port 2/2 on $mux $procmux$22301.
    dead port 2/2 on $mux $procmux$22295.
    dead port 2/2 on $mux $procmux$22289.
Removed 4 multiplexer ports.
<suppressed ~532 debug messages>

12.31.49. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:82222595ca9fea1342c0f62c20b7f809b1681574$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$a8151eed7df109f18d5adf1169b40bb7b9e884a8\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:62b3efa7ec4c32398edfb85f361664604af18512$paramod$a8cfcea73804d96225eed696f5f5e82df8bd3cc9\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:cc753177e9e8bffd8b532faf7c0c91f2b219af97$paramod$0ce2d64320caea7c7ad9926dc0b17e0a25fc2cca\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using template $paramod$constmap:7a3c859324006024edac794b5a24ec53756f2462$paramod$cec5ca1bfd128d9a84d9c26c6ed23b524ca7f165\_90_shift_shiftx for cells of type $shift.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:d7801926ab4ecd2bd3570493cb586bab22bf12ac$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

12.31.82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22307.
    dead port 2/2 on $mux $procmux$22301.
    dead port 2/2 on $mux $procmux$22295.
    dead port 2/2 on $mux $procmux$22289.
Removed 4 multiplexer ports.
<suppressed ~1734 debug messages>

12.31.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:f14ac1a913bf0589b9f845a47c705642f3d600dd$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

12.31.84. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$23637.
    dead port 2/2 on $mux $procmux$23631.
    dead port 2/2 on $mux $procmux$23625.
    dead port 2/2 on $mux $procmux$23619.
    dead port 2/2 on $mux $procmux$23613.
Removed 5 multiplexer ports.
<suppressed ~12 debug messages>

12.31.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~28 debug messages>
Removed 0 unused cells and 10 unused wires.
Using template $paramod$constmap:f49bc0f13164d7abf4e9c50341e5f39f5e11d986$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $xor.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

12.31.86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22307.
    dead port 2/2 on $mux $procmux$22301.
    dead port 2/2 on $mux $procmux$22295.
    dead port 2/2 on $mux $procmux$22289.
Removed 4 multiplexer ports.
<suppressed ~46 debug messages>

12.31.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:467d3efd1fcc3147b2fc3b611772d3baa08e6c56$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

12.31.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22307.
    dead port 2/2 on $mux $procmux$22301.
    dead port 2/2 on $mux $procmux$22295.
    dead port 2/2 on $mux $procmux$22289.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

12.31.89. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:53d00429d9e96058a48e1849eaa62be665db27eb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
Creating constmapped module `$paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx'.

12.31.90. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$23637.
    dead port 2/2 on $mux $procmux$23631.
    dead port 2/2 on $mux $procmux$23625.
    dead port 2/2 on $mux $procmux$23619.
    dead port 2/2 on $mux $procmux$23613.
Removed 5 multiplexer ports.
<suppressed ~33 debug messages>

12.31.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx.
<suppressed ~35 debug messages>
Removed 51 unused cells and 69 unused wires.
Using template $paramod$constmap:28d6f7c7c13123157439dd6cfbad5786b226ff76$paramod$73504d2b3189e7a53a61f736fd84dc03bdfe7985\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'1
  Constant input on bit 2 of port A: 1'0
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

12.31.92. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22307.
    dead port 2/2 on $mux $procmux$22301.
    dead port 2/2 on $mux $procmux$22295.
    dead port 2/2 on $mux $procmux$22289.
Removed 4 multiplexer ports.
<suppressed ~10 debug messages>

12.31.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:fba0be9eb20f5f29cff898ff7c6a8bf0281be294$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$2e0cc1d171695aa7e0671b7fbe20133f48dc3787\_90_pmux for cells of type $pmux.
Using template $paramod$30a6a3eda691e4e16264fbb83b0421b58195fe41\_90_pmux for cells of type $pmux.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'0
  Constant input on bit 1 of port A: 1'0
  Constant input on bit 2 of port A: 1'1
  Constant input on bit 3 of port A: 1'0
  Constant input on bit 4 of port A: 1'0
  Constant input on bit 5 of port A: 1'0
  Constant input on bit 6 of port A: 1'0
  Constant input on bit 7 of port A: 1'0
  Constant input on bit 8 of port A: 1'0
  Constant input on bit 9 of port A: 1'0
  Constant input on bit 10 of port A: 1'0
  Constant input on bit 11 of port A: 1'0
  Constant input on bit 12 of port A: 1'0
  Constant input on bit 13 of port A: 1'0
  Constant input on bit 14 of port A: 1'0
  Constant input on bit 15 of port A: 1'0
Creating constmapped module `$paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx'.

12.31.106. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$22307.
    dead port 2/2 on $mux $procmux$22301.
    dead port 2/2 on $mux $procmux$22295.
    dead port 2/2 on $mux $procmux$22289.
Removed 4 multiplexer ports.
<suppressed ~470 debug messages>

12.31.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx.
<suppressed ~3 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:cbada4af54c7748d3ac120f8e5115c2c48ee47bb$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1033 debug messages>

12.32. Executing OPT pass (performing simple optimizations).

12.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~25899 debug messages>

12.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~8877 debug messages>
Removed a total of 2959 cells.

12.32.3. Executing OPT_DFF pass (perform DFF optimizations).

12.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 3878 unused cells and 3261 unused wires.
<suppressed ~3883 debug messages>

12.32.5. Finished fast OPT passes.

12.33. Executing ICE40_OPT pass (performing simple optimizations).

12.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15868.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15868.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15881.slice[0].carry: CO=\u_app.timer_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15884.slice[0].carry: CO=\u_app.wr_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15887.slice[0].carry: CO=\u_app.rd_length_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15890.slice[0].carry: CO=\u_app.u_spi.bit_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15896.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_first_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15899.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_in_fifo.in_last_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15899.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15902.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15905.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_last_qq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15905.slice[4].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15908.slice[0].carry: CO=\u_usb_cdc.u_bulk_endps[0].u_bulk_endp.u_out_fifo.out_first_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[0].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15911.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15914.slice[0].carry: CO=\u_usb_cdc.u_ctrl_endp.byte_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15917.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15920.slice[0].carry: CO=\u_usb_cdc.u_sie.delay_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15923.slice[0].carry: CO=\u_usb_cdc.u_sie.in_byte_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[10].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [10]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[11].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [11]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[12].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [12]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[14].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [14]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[15].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [15]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[16].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [16]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[17].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [17]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[18].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [18]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[19].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [19]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[20].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [20]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[21].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [21]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[22].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [22]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[23].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [23]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[24].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [24]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[25].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [25]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[26].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [26]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[27].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [27]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[28].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [28]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[29].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [29]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[30].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [30]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[31].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [31]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[7].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[8].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [8]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[9].carry: CO=$auto$alumacc.cc:485:replace_alu$15926.C [9]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15932.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15935.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_rx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15938.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15941.slice[0].carry: CO=\u_usb_cdc.u_sie.u_phy_tx.bit_cnt_q [0]

12.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~141 debug messages>

12.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~696 debug messages>
Removed a total of 232 cells.

12.33.4. Executing OPT_DFF pass (perform DFF optimizations).

12.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 1 unused cells and 116 unused wires.
<suppressed ~2 debug messages>

12.33.6. Rerunning OPT passes. (Removed registers in this run.)

12.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$15899.X [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$15905.X [0]

12.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~126 debug messages>

12.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.33.10. Executing OPT_DFF pass (perform DFF optimizations).

12.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 109 unused wires.
<suppressed ~1 debug messages>

12.33.12. Rerunning OPT passes. (Removed registers in this run.)

12.33.13. Running ICE40 specific optimizations.

12.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.33.16. Executing OPT_DFF pass (perform DFF optimizations).

12.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.33.18. Finished OPT passes. (There is nothing left to do.)

12.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

12.35. Executing TECHMAP pass (map to technology primitives).

12.35.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

12.35.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~551 debug messages>

12.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15881.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15884.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15887.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15890.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15896.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15899.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15899.slice[4].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[16].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15902.slice[3].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15905.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15905.slice[4].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15908.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[10].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15911.slice[3].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15914.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15917.slice[10].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15920.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15923.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15926.slice[10].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15932.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15935.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15938.slice[0].carry ($lut).
Mapping bootloader.$auto$alumacc.cc:485:replace_alu$15941.slice[0].carry ($lut).

12.38. Executing ICE40_OPT pass (performing simple optimizations).

12.38.1. Running ICE40 specific optimizations.

12.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~1734 debug messages>

12.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~3786 debug messages>
Removed a total of 1262 cells.

12.38.4. Executing OPT_DFF pass (perform DFF optimizations).

12.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..
Removed 0 unused cells and 3888 unused wires.
<suppressed ~1 debug messages>

12.38.6. Rerunning OPT passes. (Removed registers in this run.)

12.38.7. Running ICE40 specific optimizations.

12.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.
<suppressed ~80 debug messages>

12.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
<suppressed ~222 debug messages>
Removed a total of 74 cells.

12.38.10. Executing OPT_DFF pass (perform DFF optimizations).

12.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.38.12. Rerunning OPT passes. (Removed registers in this run.)

12.38.13. Running ICE40 specific optimizations.

12.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module bootloader.

12.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bootloader'.
Removed a total of 0 cells.

12.38.16. Executing OPT_DFF pass (perform DFF optimizations).

12.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bootloader..

12.38.18. Finished OPT passes. (There is nothing left to do.)

12.39. Executing TECHMAP pass (map to technology primitives).

12.39.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

12.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

12.40. Executing ABC pass (technology mapping using ABC).

12.40.1. Extracting gate netlist of module `\bootloader' to `<abc-temp-dir>/input.blif'..
Extracted 4859 gates and 5456 wires to a netlist network with 595 inputs and 519 outputs.

12.40.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + &get -n 
ABC: + &fraig -x 
ABC: + &put 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress <abc-temp-dir>/input.blif 
ABC: Total number of equiv classes                =     857.
ABC: Participating nodes from both networks       =    1931.
ABC: Participating nodes from the first network   =     860. (  69.13 % of nodes)
ABC: Participating nodes from the second network  =    1071. (  86.09 % of nodes)
ABC: Node pairs (any polarity)                    =     859. (  69.05 % of names can be moved)
ABC: Node pairs (same polarity)                   =     736. (  59.16 % of names can be moved)
ABC: Total runtime =     0.08 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

12.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1243
ABC RESULTS:        internal signals:     4342
ABC RESULTS:           input signals:      595
ABC RESULTS:          output signals:      519
Removing temp directory.

12.41. Executing ICE40_WRAPCARRY pass (wrap carries).

12.42. Executing TECHMAP pass (map to technology primitives).

12.42.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

12.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 22 unused cells and 3078 unused wires.

12.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1354
  1-LUT               32
  2-LUT              241
  3-LUT              477
  4-LUT              604
  with \SB_CARRY    (#0)  102
  with \SB_CARRY    (#1)   96

Eliminating LUTs.
Number of LUTs:     1354
  1-LUT               32
  2-LUT              241
  3-LUT              477
  4-LUT              604
  with \SB_CARRY    (#0)  102
  with \SB_CARRY    (#1)   96

Combining LUTs.
Number of LUTs:     1317
  1-LUT               32
  2-LUT              200
  3-LUT              449
  4-LUT              636
  with \SB_CARRY    (#0)  102
  with \SB_CARRY    (#1)   96

Eliminated 0 LUTs.
Combined 37 LUTs.
<suppressed ~6977 debug messages>

12.44. Executing TECHMAP pass (map to technology primitives).

12.44.1. Executing Verilog-2005 frontend: /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.44.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$f551e3ea739035536482f324add53c20fa272a6b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$51effbc0e7779af9c25cdf116ccdeb175dfeab0f\$lut for cells of type $lut.
Using template $paramod$d3afbb90878580c83bdadaa1b3571bf27380c44c\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$8daf2963037e23f1e3477c42ad3ed09d09cf2b14\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$c2d2bfc2aa48753687a785c7875fcdf43e1af39b\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$f29ab3f487c3ac7aad5e05e3e8df05ec3af78511\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$64983db93b60e57e89574e91fe67a6652aaee35a\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$4fca3b92a07e69b87d718c5500dfd8ffb1121619\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$e7cf8575a194eb3a0b763de77523fb7297d31466\$lut for cells of type $lut.
Using template $paramod$fd1e68d43235621014e35437b4508a97628b7e8f\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$bec5be7d552ede21c071ad538afdf64e0c15a37c\$lut for cells of type $lut.
Using template $paramod$e916f29461b84dba3e4f29f50c50271deb94400b\$lut for cells of type $lut.
Using template $paramod$05f19d9c2311a3d1ab38ece311a1bb9f96c62043\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$310dc7912bb5756ab08137f6868c0abbecf66466\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$456518d681b099e47e304359458496f2552b5118\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$b50d29afcbb156fd8d7977a154e0a9df5f8e85e7\$lut for cells of type $lut.
Using template $paramod$9850450c7f2ce6ec6d61697515f47872a7c4eee5\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$a642d9cfd5ba13532c60b90e27156eef10bdd135\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$0a3771672c6891ba44b2354bdc7d8e7df66ee918\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod$422375ed3dc0d4f0e5c0c5f1906dad62654ab15d\$lut for cells of type $lut.
Using template $paramod$d96bc836a2b69aefc36f997cbf30cf5f94e1df6c\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$dd14e67ccaef897e1542de006ca919d0d5eec0c8\$lut for cells of type $lut.
Using template $paramod$5ba4649e4c057a12bb76c8ff80331759f09f2ab6\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$8cc1d9190eee0e7f03980e56a6daf286bc7b3911\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$7ff9446ee5f5c3b2f66f9b536a8f37c2262915f6\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$054cf101a5b405185667c25a1f3c829425d0ded5\$lut for cells of type $lut.
Using template $paramod$57e5788123bb4ddd10687fa4fbcf21da5232704f\$lut for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$ae347116bc360385d91d8ca06cb98dfa0d4de417\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$6a5f33f92636a6ed35a44dae3ad2fe98911c6537\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$cbfd30b70b4f0ac8dd1d3ed758215fbf49783a3b\$lut for cells of type $lut.
Using template $paramod$f9b23607283bc509e913fd83d04392c7d5840c9f\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$8de075b78551be2f87c0462616ee7cb01d276e89\$lut for cells of type $lut.
Using template $paramod$418ac39d2cd7f31cb49a8d44e1b7386dec13a168\$lut for cells of type $lut.
Using template $paramod$0ac0caff156029eb18fe22add190fbcd02187ecc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$00483f3a12115da9272e02fbe057933b9cf7471f\$lut for cells of type $lut.
Using template $paramod$368887f60ccee882960866ce81cb4250106048b1\$lut for cells of type $lut.
Using template $paramod$015fc3095230f89b14bdd5bee7e178c58b9033d2\$lut for cells of type $lut.
Using template $paramod$f9d1ff451b86003d2653805231d1f56d39903e00\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$1f41f10d888dcde4948be21aeaa185dc114ed7d0\$lut for cells of type $lut.
Using template $paramod$7273cc095094e6935b52f63f704faeefd4e2fcbd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$5ab8703b1aa62946296547e85dc0a19366704a74\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$4685bd76b86e63a7673afc1b48c70bed06b8ddfb\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3894 debug messages>
Removed 0 unused cells and 2904 unused wires.

12.45. Executing AUTONAME pass.
Renamed 43427 objects in module bootloader (75 iterations).
<suppressed ~2771 debug messages>

12.46. Executing HIERARCHY pass (managing design hierarchy).

12.46.1. Analyzing design hierarchy..
Top module:  \bootloader

12.46.2. Analyzing design hierarchy..
Top module:  \bootloader
Removed 0 unused modules.

12.47. Printing statistics.

=== bootloader ===

   Number of wires:               1158
   Number of wire bits:           4628
   Number of public wires:        1158
   Number of public wire bits:    4628
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1959
     SB_CARRY                      109
     SB_DFFE                         4
     SB_DFFER                      409
     SB_DFFES                        7
     SB_DFFR                       102
     SB_DFFS                         6
     SB_IO                           3
     SB_LUT4                      1317
     SB_PLL40_CORE                   1
     SB_WARMBOOT                     1

12.48. Executing CHECK pass (checking for obvious problems).
Checking module bootloader...
Found and reported 0 problems.

13. Executing JSON backend.

End of script. Logfile hash: cff1a3540d, CPU: user 8.64s system 0.46s, MEM: 183.14 MB peak
Yosys 0.23+35 (git sha1 23e26ff66, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 25% 54x opt_expr (2 sec), 12% 29x opt_clean (1 sec), ...
