Protel Design System Design Rule Check
PCB File : C:\Users\Nalith\Desktop\Google Drive\Altium Projects\DC Switch Matrix\Switch Matrix PCB.PcbDoc
Date     : 9/8/2020
Time     : 11:12:13 PM

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Via (2975.788mil,-577.796mil) from Top Layer to Bottom Layer And Via (3276mil,-617mil) from Top Layer to Bottom Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=1000mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (InPadClass('PowerPads'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=11.811mil) (Conductor Width=5mil) (Air Gap=5mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=5.118mil) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=9.842mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=5mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.936mil < 5mil) Between Arc (1519.488mil,-394.642mil) on Bottom Overlay And Pad C8-2(1535mil,-409.886mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.725mil < 5mil) Between Arc (1519.717mil,-480.306mil) on Bottom Overlay And Pad C8-1(1535mil,-465mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.725mil < 5mil) Between Arc (404.694mil,-510.283mil) on Top Overlay And Pad C9-1(420mil,-495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.725mil < 5mil) Between Arc (445.283mil,-702.862mil) on Top Overlay And Pad C13-1(430mil,-687.556mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.936mil < 5mil) Between Arc (445.512mil,-617.198mil) on Top Overlay And Pad C13-2(430mil,-632.442mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.936mil < 5mil) Between Arc (490.358mil,-510.512mil) on Top Overlay And Pad C9-2(475.114mil,-495mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.725mil < 5mil) Between Arc (80.283mil,-1625.42mil) on Top Overlay And Pad C11-1(65mil,-1610.114mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.936mil < 5mil) Between Arc (80.512mil,-1539.756mil) on Top Overlay And Pad C11-2(65mil,-1555mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.656mil < 5mil) Between Pad C1_P2-1(3455.315mil,-1760.079mil) on Top Layer And Text "DD1_P2" (3255mil,-1805mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.656mil < 5mil) Between Pad C1_P3-1(3455.315mil,-2650.079mil) on Top Layer And Text "DD1_P3" (3255mil,-2690mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.656mil < 5mil) Between Pad C1_P5-1(3455.315mil,-4430.079mil) on Top Layer And Text "DD1_P5" (3255mil,-4470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.656mil < 5mil) Between Pad C1_P6-1(3455.315mil,-5320.079mil) on Top Layer And Text "DD1_P6" (3255mil,-5355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.656mil < 5mil) Between Pad C1_P7-1(3455.315mil,-6210.079mil) on Top Layer And Text "DD1_P7" (3255mil,-6250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.656mil < 5mil) Between Pad C1_P8-1(3455.315mil,-7100.079mil) on Top Layer And Text "DD1_P8" (3255mil,-7140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.892mil < 5mil) Between Pad C10-1(498.74mil,-410mil) on Top Layer And Track (528.268mil,-378.503mil)(528.268mil,-376.93mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 5mil) Between Pad C10-1(498.74mil,-410mil) on Top Layer And Track (528.268mil,-378.503mil)(528.269mil,-441.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C10-1(498.74mil,-410mil) on Top Layer And Track (528.269mil,-442.281mil)(528.269mil,-441.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C10-1(498.74mil,-410mil) on Top Layer And Track (528.269mil,-443.069mil)(528.269mil,-441.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C10-2(420mil,-410mil) on Top Layer And Track (390.471mil,-378.504mil)(390.471mil,-376.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 5mil) Between Pad C10-2(420mil,-410mil) on Top Layer And Track (390.471mil,-441.497mil)(390.471mil,-378.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C10-2(420mil,-410mil) on Top Layer And Track (390.471mil,-443.069mil)(390.471mil,-441.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.763mil < 5mil) Between Pad C11-1(65mil,-1610.114mil) on Top Layer And Track (92.48mil,-1625.42mil)(92.48mil,-1593.923mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.892mil < 5mil) Between Pad C12-1(350mil,-980.63mil) on Top Layer And Track (316.93mil,-951.102mil)(318.503mil,-951.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 5mil) Between Pad C12-1(350mil,-980.63mil) on Top Layer And Track (318.503mil,-951.102mil)(381.497mil,-951.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C12-1(350mil,-980.63mil) on Top Layer And Track (381.497mil,-951.101mil)(382.281mil,-951.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C12-1(350mil,-980.63mil) on Top Layer And Track (381.497mil,-951.101mil)(383.069mil,-951.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C12-2(350mil,-1059.37mil) on Top Layer And Track (316.931mil,-1088.899mil)(318.504mil,-1088.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 5mil) Between Pad C12-2(350mil,-1059.37mil) on Top Layer And Track (318.504mil,-1088.899mil)(381.497mil,-1088.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C12-2(350mil,-1059.37mil) on Top Layer And Track (381.497mil,-1088.899mil)(383.069mil,-1088.899mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.763mil < 5mil) Between Pad C13-1(430mil,-687.556mil) on Top Layer And Track (457.48mil,-702.862mil)(457.48mil,-671.365mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C14-1(216.26mil,-1665mil) on Top Layer And Track (186.731mil,-1633.503mil)(186.731mil,-1631.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C14-1(216.26mil,-1665mil) on Top Layer And Track (186.731mil,-1633.503mil)(186.731mil,-1632.719mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 5mil) Between Pad C14-1(216.26mil,-1665mil) on Top Layer And Track (186.731mil,-1633.503mil)(186.732mil,-1696.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.892mil < 5mil) Between Pad C14-1(216.26mil,-1665mil) on Top Layer And Track (186.732mil,-1698.07mil)(186.732mil,-1696.497mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C14-2(295mil,-1665mil) on Top Layer And Track (324.529mil,-1633.503mil)(324.529mil,-1631.931mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 5mil) Between Pad C14-2(295mil,-1665mil) on Top Layer And Track (324.529mil,-1696.496mil)(324.529mil,-1633.503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C14-2(295mil,-1665mil) on Top Layer And Track (324.529mil,-1698.069mil)(324.529mil,-1696.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.033mil < 5mil) Between Pad C4-2(106.969mil,-1012.323mil) on Bottom Layer And Text "C4" (130mil,-1070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.033mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.656mil < 5mil) Between Pad C5-1(91.496mil,-682.796mil) on Bottom Layer And Text "C5" (90mil,-750mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.656mil < 5mil) Between Pad C5-2(32.441mil,-682.796mil) on Bottom Layer And Text "C5" (90mil,-750mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.892mil < 5mil) Between Pad C7-1(1080mil,-463.74mil) on Bottom Layer And Track (1046.93mil,-493.268mil)(1048.503mil,-493.268mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.892mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 5mil) Between Pad C7-1(1080mil,-463.74mil) on Bottom Layer And Track (1048.503mil,-493.268mil)(1111.497mil,-493.269mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C7-1(1080mil,-463.74mil) on Bottom Layer And Track (1111.497mil,-493.269mil)(1112.281mil,-493.269mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C7-1(1080mil,-463.74mil) on Bottom Layer And Track (1111.497mil,-493.269mil)(1113.069mil,-493.269mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C7-2(1080mil,-385mil) on Bottom Layer And Track (1046.931mil,-355.471mil)(1048.504mil,-355.471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.844mil < 5mil) Between Pad C7-2(1080mil,-385mil) on Bottom Layer And Track (1048.504mil,-355.471mil)(1111.497mil,-355.471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.844mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.893mil < 5mil) Between Pad C7-2(1080mil,-385mil) on Bottom Layer And Track (1111.497mil,-355.471mil)(1113.069mil,-355.471mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.763mil < 5mil) Between Pad C8-1(1535mil,-465mil) on Bottom Layer And Track (1507.52mil,-480.306mil)(1507.52mil,-448.809mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.763mil < 5mil) Between Pad C9-1(420mil,-495mil) on Top Layer And Track (404.694mil,-522.48mil)(436.191mil,-522.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.763mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.656mil < 5mil) Between Pad D1-2(180.04mil,-687.796mil) on Bottom Layer And Text "U5" (175mil,-755mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-1(265mil,-7320.472mil) on Top Layer And Track (255.157mil,-7343.11mil)(265mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-1(265mil,-7320.472mil) on Top Layer And Track (255.157mil,-7343.11mil)(265mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-1(265mil,-7320.472mil) on Top Layer And Track (265mil,-7343.11mil)(274.842mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-1(265mil,-7320.472mil) on Top Layer And Track (265mil,-7356.89mil)(274.842mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-2(265mil,-7379.528mil) on Top Layer And Track (255.157mil,-7343.11mil)(265mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-2(265mil,-7379.528mil) on Top Layer And Track (256.142mil,-7356.89mil)(265mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-2(265mil,-7379.528mil) on Top Layer And Track (265mil,-7356.89mil)(273.858mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D2-2(265mil,-7379.528mil) on Top Layer And Track (265mil,-7356.89mil)(274.842mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-1(195mil,-7320.945mil) on Top Layer And Track (185.157mil,-7343.583mil)(195mil,-7343.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-1(195mil,-7320.945mil) on Top Layer And Track (185.157mil,-7343.583mil)(195mil,-7357.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-1(195mil,-7320.945mil) on Top Layer And Track (195mil,-7343.583mil)(204.843mil,-7343.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-1(195mil,-7320.945mil) on Top Layer And Track (195mil,-7357.362mil)(204.843mil,-7343.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-2(195mil,-7380mil) on Top Layer And Track (185.157mil,-7343.583mil)(195mil,-7357.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-2(195mil,-7380mil) on Top Layer And Track (186.142mil,-7357.362mil)(195mil,-7357.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-2(195mil,-7380mil) on Top Layer And Track (195mil,-7357.362mil)(203.858mil,-7357.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D3-2(195mil,-7380mil) on Top Layer And Track (195mil,-7357.362mil)(204.843mil,-7343.583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-1(125mil,-7320.472mil) on Top Layer And Track (115.157mil,-7343.11mil)(125mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-1(125mil,-7320.472mil) on Top Layer And Track (115.157mil,-7343.11mil)(125mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-1(125mil,-7320.472mil) on Top Layer And Track (125mil,-7343.11mil)(134.843mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-1(125mil,-7320.472mil) on Top Layer And Track (125mil,-7356.89mil)(134.843mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-2(125mil,-7379.528mil) on Top Layer And Track (115.157mil,-7343.11mil)(125mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-2(125mil,-7379.528mil) on Top Layer And Track (116.142mil,-7356.89mil)(125mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-2(125mil,-7379.528mil) on Top Layer And Track (125mil,-7356.89mil)(133.858mil,-7356.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 5mil) Between Pad D4-2(125mil,-7379.528mil) on Top Layer And Track (125mil,-7356.89mil)(134.843mil,-7343.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P1-1(2891.89mil,-695.079mil) on Bottom Layer And Track (2856.89mil,-678.898mil)(2868.026mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P1-1(2891.89mil,-695.079mil) on Bottom Layer And Track (2915.754mil,-678.898mil)(2918.026mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P1-2(2941.89mil,-695.079mil) on Bottom Layer And Track (2915.754mil,-678.898mil)(2918.026mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P1-2(2941.89mil,-695.079mil) on Bottom Layer And Track (2965.754mil,-678.898mil)(2968.026mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P1-3(2991.89mil,-695.079mil) on Bottom Layer And Track (2965.754mil,-678.898mil)(2968.026mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P1-3(2991.89mil,-695.079mil) on Bottom Layer And Track (3015.754mil,-678.898mil)(3018.026mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P1-4(3041.89mil,-695.079mil) on Bottom Layer And Track (3015.754mil,-678.898mil)(3018.026mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P1-4(3041.89mil,-695.079mil) on Bottom Layer And Track (3065.754mil,-678.898mil)(3071.89mil,-678.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P2-1(2891.89mil,-1585.079mil) on Bottom Layer And Track (2856.89mil,-1568.898mil)(2868.026mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P2-1(2891.89mil,-1585.079mil) on Bottom Layer And Track (2915.754mil,-1568.898mil)(2918.026mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P2-2(2941.89mil,-1585.079mil) on Bottom Layer And Track (2915.754mil,-1568.898mil)(2918.026mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P2-2(2941.89mil,-1585.079mil) on Bottom Layer And Track (2965.754mil,-1568.898mil)(2968.026mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P2-3(2991.89mil,-1585.079mil) on Bottom Layer And Track (2965.754mil,-1568.898mil)(2968.026mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P2-3(2991.89mil,-1585.079mil) on Bottom Layer And Track (3015.754mil,-1568.898mil)(3018.026mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P2-4(3041.89mil,-1585.079mil) on Bottom Layer And Track (3015.754mil,-1568.898mil)(3018.026mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P2-4(3041.89mil,-1585.079mil) on Bottom Layer And Track (3065.754mil,-1568.898mil)(3071.89mil,-1568.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P3-1(2891.89mil,-2475.079mil) on Bottom Layer And Track (2856.89mil,-2458.898mil)(2868.026mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P3-1(2891.89mil,-2475.079mil) on Bottom Layer And Track (2915.754mil,-2458.898mil)(2918.026mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P3-2(2941.89mil,-2475.079mil) on Bottom Layer And Track (2915.754mil,-2458.898mil)(2918.026mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P3-2(2941.89mil,-2475.079mil) on Bottom Layer And Track (2965.754mil,-2458.898mil)(2968.026mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P3-3(2991.89mil,-2475.079mil) on Bottom Layer And Track (2965.754mil,-2458.898mil)(2968.026mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P3-3(2991.89mil,-2475.079mil) on Bottom Layer And Track (3015.754mil,-2458.898mil)(3018.026mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P3-4(3041.89mil,-2475.079mil) on Bottom Layer And Track (3015.754mil,-2458.898mil)(3018.026mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P3-4(3041.89mil,-2475.079mil) on Bottom Layer And Track (3065.754mil,-2458.898mil)(3071.89mil,-2458.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P4-1(2891.89mil,-3365.079mil) on Bottom Layer And Track (2856.89mil,-3348.898mil)(2868.026mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P4-1(2891.89mil,-3365.079mil) on Bottom Layer And Track (2915.754mil,-3348.898mil)(2918.026mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P4-2(2941.89mil,-3365.079mil) on Bottom Layer And Track (2915.754mil,-3348.898mil)(2918.026mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P4-2(2941.89mil,-3365.079mil) on Bottom Layer And Track (2965.754mil,-3348.898mil)(2968.026mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P4-3(2991.89mil,-3365.079mil) on Bottom Layer And Track (2965.754mil,-3348.898mil)(2968.026mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P4-3(2991.89mil,-3365.079mil) on Bottom Layer And Track (3015.754mil,-3348.898mil)(3018.026mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P4-4(3041.89mil,-3365.079mil) on Bottom Layer And Track (3015.754mil,-3348.898mil)(3018.026mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P4-4(3041.89mil,-3365.079mil) on Bottom Layer And Track (3065.754mil,-3348.898mil)(3071.89mil,-3348.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P5-1(2891.89mil,-4255.079mil) on Bottom Layer And Track (2856.89mil,-4238.898mil)(2868.026mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P5-1(2891.89mil,-4255.079mil) on Bottom Layer And Track (2915.754mil,-4238.898mil)(2918.026mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P5-2(2941.89mil,-4255.079mil) on Bottom Layer And Track (2915.754mil,-4238.898mil)(2918.026mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P5-2(2941.89mil,-4255.079mil) on Bottom Layer And Track (2965.754mil,-4238.898mil)(2968.026mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P5-3(2991.89mil,-4255.079mil) on Bottom Layer And Track (2965.754mil,-4238.898mil)(2968.026mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P5-3(2991.89mil,-4255.079mil) on Bottom Layer And Track (3015.754mil,-4238.898mil)(3018.026mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P5-4(3041.89mil,-4255.079mil) on Bottom Layer And Track (3015.754mil,-4238.898mil)(3018.026mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P5-4(3041.89mil,-4255.079mil) on Bottom Layer And Track (3065.754mil,-4238.898mil)(3071.89mil,-4238.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P6-1(2891.89mil,-5145.079mil) on Bottom Layer And Track (2856.89mil,-5128.898mil)(2868.026mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P6-1(2891.89mil,-5145.079mil) on Bottom Layer And Track (2915.754mil,-5128.898mil)(2918.026mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P6-2(2941.89mil,-5145.079mil) on Bottom Layer And Track (2915.754mil,-5128.898mil)(2918.026mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P6-2(2941.89mil,-5145.079mil) on Bottom Layer And Track (2965.754mil,-5128.898mil)(2968.026mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P6-3(2991.89mil,-5145.079mil) on Bottom Layer And Track (2965.754mil,-5128.898mil)(2968.026mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P6-3(2991.89mil,-5145.079mil) on Bottom Layer And Track (3015.754mil,-5128.898mil)(3018.026mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P6-4(3041.89mil,-5145.079mil) on Bottom Layer And Track (3015.754mil,-5128.898mil)(3018.026mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P6-4(3041.89mil,-5145.079mil) on Bottom Layer And Track (3065.754mil,-5128.898mil)(3071.89mil,-5128.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P7-1(2891.89mil,-6035.079mil) on Bottom Layer And Track (2856.89mil,-6018.898mil)(2868.026mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P7-1(2891.89mil,-6035.079mil) on Bottom Layer And Track (2915.754mil,-6018.898mil)(2918.026mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P7-2(2941.89mil,-6035.079mil) on Bottom Layer And Track (2915.754mil,-6018.898mil)(2918.026mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P7-2(2941.89mil,-6035.079mil) on Bottom Layer And Track (2965.754mil,-6018.898mil)(2968.026mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P7-3(2991.89mil,-6035.079mil) on Bottom Layer And Track (2965.754mil,-6018.898mil)(2968.026mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P7-3(2991.89mil,-6035.079mil) on Bottom Layer And Track (3015.754mil,-6018.898mil)(3018.026mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P7-4(3041.89mil,-6035.079mil) on Bottom Layer And Track (3015.754mil,-6018.898mil)(3018.026mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P7-4(3041.89mil,-6035.079mil) on Bottom Layer And Track (3065.754mil,-6018.898mil)(3071.89mil,-6018.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P8-1(2891.89mil,-6925.079mil) on Bottom Layer And Track (2856.89mil,-6908.898mil)(2868.026mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P8-1(2891.89mil,-6925.079mil) on Bottom Layer And Track (2915.754mil,-6908.898mil)(2918.026mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P8-2(2941.89mil,-6925.079mil) on Bottom Layer And Track (2915.754mil,-6908.898mil)(2918.026mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P8-2(2941.89mil,-6925.079mil) on Bottom Layer And Track (2965.754mil,-6908.898mil)(2968.026mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P8-3(2991.89mil,-6925.079mil) on Bottom Layer And Track (2965.754mil,-6908.898mil)(2968.026mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P8-3(2991.89mil,-6925.079mil) on Bottom Layer And Track (3015.754mil,-6908.898mil)(3018.026mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.751mil < 5mil) Between Pad Q2_P8-4(3041.89mil,-6925.079mil) on Bottom Layer And Track (3015.754mil,-6908.898mil)(3018.026mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 5mil) Between Pad Q2_P8-4(3041.89mil,-6925.079mil) on Bottom Layer And Track (3065.754mil,-6908.898mil)(3071.89mil,-6908.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P1-1(3276.89mil,-773.504mil) on Bottom Layer And Track (3246.89mil,-790.079mil)(3246.89mil,-750.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P1-1(3276.89mil,-773.504mil) on Bottom Layer And Track (3306.89mil,-790.079mil)(3306.89mil,-750.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P1-2(3276.89mil,-826.654mil) on Bottom Layer And Track (3246.89mil,-845.079mil)(3246.89mil,-810.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P1-2(3276.89mil,-826.654mil) on Bottom Layer And Track (3246.89mil,-850.079mil)(3246.89mil,-845.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P1-2(3276.89mil,-826.654mil) on Bottom Layer And Track (3306.89mil,-850.079mil)(3306.89mil,-810.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P2-1(3276.89mil,-1663.504mil) on Bottom Layer And Track (3246.89mil,-1680.079mil)(3246.89mil,-1640.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P2-1(3276.89mil,-1663.504mil) on Bottom Layer And Track (3306.89mil,-1680.079mil)(3306.89mil,-1640.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P2-2(3276.89mil,-1716.654mil) on Bottom Layer And Track (3246.89mil,-1735.079mil)(3246.89mil,-1700.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P2-2(3276.89mil,-1716.654mil) on Bottom Layer And Track (3246.89mil,-1740.079mil)(3246.89mil,-1735.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P2-2(3276.89mil,-1716.654mil) on Bottom Layer And Track (3306.89mil,-1740.079mil)(3306.89mil,-1700.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P3-1(3276.89mil,-2553.504mil) on Bottom Layer And Track (3246.89mil,-2570.079mil)(3246.89mil,-2530.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P3-1(3276.89mil,-2553.504mil) on Bottom Layer And Track (3306.89mil,-2570.079mil)(3306.89mil,-2530.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P3-2(3276.89mil,-2606.654mil) on Bottom Layer And Track (3246.89mil,-2625.079mil)(3246.89mil,-2590.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P3-2(3276.89mil,-2606.654mil) on Bottom Layer And Track (3246.89mil,-2630.079mil)(3246.89mil,-2625.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P3-2(3276.89mil,-2606.654mil) on Bottom Layer And Track (3306.89mil,-2630.079mil)(3306.89mil,-2590.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P4-1(3276.89mil,-3443.504mil) on Bottom Layer And Track (3246.89mil,-3460.079mil)(3246.89mil,-3420.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P4-1(3276.89mil,-3443.504mil) on Bottom Layer And Track (3306.89mil,-3460.079mil)(3306.89mil,-3420.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P4-2(3276.89mil,-3496.654mil) on Bottom Layer And Track (3246.89mil,-3515.079mil)(3246.89mil,-3480.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P4-2(3276.89mil,-3496.654mil) on Bottom Layer And Track (3246.89mil,-3520.079mil)(3246.89mil,-3515.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P4-2(3276.89mil,-3496.654mil) on Bottom Layer And Track (3306.89mil,-3520.079mil)(3306.89mil,-3480.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P5-1(3276.89mil,-4333.504mil) on Bottom Layer And Track (3246.89mil,-4350.079mil)(3246.89mil,-4310.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P5-1(3276.89mil,-4333.504mil) on Bottom Layer And Track (3306.89mil,-4350.079mil)(3306.89mil,-4310.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P5-2(3276.89mil,-4386.654mil) on Bottom Layer And Track (3246.89mil,-4405.079mil)(3246.89mil,-4370.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P5-2(3276.89mil,-4386.654mil) on Bottom Layer And Track (3246.89mil,-4410.079mil)(3246.89mil,-4405.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P5-2(3276.89mil,-4386.654mil) on Bottom Layer And Track (3306.89mil,-4410.079mil)(3306.89mil,-4370.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P6-1(3276.89mil,-5223.504mil) on Bottom Layer And Track (3246.89mil,-5240.079mil)(3246.89mil,-5200.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P6-1(3276.89mil,-5223.504mil) on Bottom Layer And Track (3306.89mil,-5240.079mil)(3306.89mil,-5200.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P6-2(3276.89mil,-5276.654mil) on Bottom Layer And Track (3246.89mil,-5295.079mil)(3246.89mil,-5260.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P6-2(3276.89mil,-5276.654mil) on Bottom Layer And Track (3246.89mil,-5300.079mil)(3246.89mil,-5295.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P6-2(3276.89mil,-5276.654mil) on Bottom Layer And Track (3306.89mil,-5300.079mil)(3306.89mil,-5260.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P7-1(3276.89mil,-6113.504mil) on Bottom Layer And Track (3246.89mil,-6130.079mil)(3246.89mil,-6090.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P7-1(3276.89mil,-6113.504mil) on Bottom Layer And Track (3306.89mil,-6130.079mil)(3306.89mil,-6090.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P7-2(3276.89mil,-6166.654mil) on Bottom Layer And Track (3246.89mil,-6185.079mil)(3246.89mil,-6150.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P7-2(3276.89mil,-6166.654mil) on Bottom Layer And Track (3246.89mil,-6190.079mil)(3246.89mil,-6185.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P7-2(3276.89mil,-6166.654mil) on Bottom Layer And Track (3306.89mil,-6190.079mil)(3306.89mil,-6150.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P8-1(3276.89mil,-7003.504mil) on Bottom Layer And Track (3246.89mil,-7020.079mil)(3246.89mil,-6980.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P8-1(3276.89mil,-7003.504mil) on Bottom Layer And Track (3306.89mil,-7020.079mil)(3306.89mil,-6980.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R1_P8-2(3276.89mil,-7056.654mil) on Bottom Layer And Track (3246.89mil,-7075.079mil)(3246.89mil,-7040.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R1_P8-2(3276.89mil,-7056.654mil) on Bottom Layer And Track (3246.89mil,-7080.079mil)(3246.89mil,-7075.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R1_P8-2(3276.89mil,-7056.654mil) on Bottom Layer And Track (3306.89mil,-7080.079mil)(3306.89mil,-7040.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R10-1(-60mil,-5090mil) on Top Layer And Track (-30mil,-5113.425mil)(-30mil,-5073.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R10-1(-60mil,-5090mil) on Top Layer And Track (-90mil,-5113.425mil)(-90mil,-5073.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R10-2(-60mil,-5036.85mil) on Top Layer And Track (-30mil,-5053.425mil)(-30mil,-5013.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R10-2(-60mil,-5036.85mil) on Top Layer And Track (-90mil,-5018.425mil)(-90mil,-5013.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R10-2(-60mil,-5036.85mil) on Top Layer And Track (-90mil,-5053.425mil)(-90mil,-5018.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R11-1(-75mil,-5291.85mil) on Bottom Layer And Track (-105mil,-5308.425mil)(-105mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R11-1(-75mil,-5291.85mil) on Bottom Layer And Track (-45mil,-5308.425mil)(-45mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.166mil < 5mil) Between Pad R11-1(-75mil,-5291.85mil) on Bottom Layer And Track (-50mil,-5268.425mil)(-45mil,-5263.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.166mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad R11-1(-75mil,-5291.85mil) on Bottom Layer And Track (-50mil,-5308.425mil)(-50mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R11-2(-75mil,-5345mil) on Bottom Layer And Track (-105mil,-5363.425mil)(-105mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R11-2(-75mil,-5345mil) on Bottom Layer And Track (-105mil,-5368.425mil)(-105mil,-5363.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R11-2(-75mil,-5345mil) on Bottom Layer And Track (-45mil,-5368.425mil)(-45mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad R11-2(-75mil,-5345mil) on Bottom Layer And Track (-50mil,-5363.425mil)(-50mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.166mil < 5mil) Between Pad R11-2(-75mil,-5345mil) on Bottom Layer And Track (-50mil,-5368.425mil)(-45mil,-5373.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.166mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad R11-2(-75mil,-5345mil) on Bottom Layer And Track (-50mil,-5368.425mil)(-50mil,-5363.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R12-1(-20mil,-5291.85mil) on Bottom Layer And Track (10mil,-5308.425mil)(10mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R12-1(-20mil,-5291.85mil) on Bottom Layer And Track (10mil,-5308.425mil)(10mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad R12-1(-20mil,-5291.85mil) on Bottom Layer And Track (-45mil,-5308.425mil)(-45mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.166mil < 5mil) Between Pad R12-1(-20mil,-5291.85mil) on Bottom Layer And Track (-50mil,-5263.425mil)(-45mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.166mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R12-1(-20mil,-5291.85mil) on Bottom Layer And Track (-50mil,-5308.425mil)(-50mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R12-2(-20mil,-5345mil) on Bottom Layer And Track (10mil,-5363.425mil)(10mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R12-2(-20mil,-5345mil) on Bottom Layer And Track (10mil,-5368.425mil)(10mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R12-2(-20mil,-5345mil) on Bottom Layer And Track (10mil,-5368.425mil)(10mil,-5363.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad R12-2(-20mil,-5345mil) on Bottom Layer And Track (-45mil,-5368.425mil)(-45mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R12-2(-20mil,-5345mil) on Bottom Layer And Track (-50mil,-5363.425mil)(-50mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R12-2(-20mil,-5345mil) on Bottom Layer And Track (-50mil,-5368.425mil)(-50mil,-5363.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.166mil < 5mil) Between Pad R12-2(-20mil,-5345mil) on Bottom Layer And Track (-50mil,-5373.425mil)(-45mil,-5368.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.166mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R13-1(40mil,-5291.85mil) on Bottom Layer And Track (10mil,-5308.425mil)(10mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R13-1(40mil,-5291.85mil) on Bottom Layer And Track (10mil,-5308.425mil)(10mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R13-1(40mil,-5291.85mil) on Bottom Layer And Track (70mil,-5308.425mil)(70mil,-5268.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R13-2(40mil,-5345mil) on Bottom Layer And Track (10mil,-5363.425mil)(10mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R13-2(40mil,-5345mil) on Bottom Layer And Track (10mil,-5368.425mil)(10mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R13-2(40mil,-5345mil) on Bottom Layer And Track (10mil,-5368.425mil)(10mil,-5363.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R13-2(40mil,-5345mil) on Bottom Layer And Track (70mil,-5368.425mil)(70mil,-5328.425mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R14-1(173.425mil,-5095mil) on Top Layer And Track (150mil,-5065mil)(190mil,-5065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R14-1(173.425mil,-5095mil) on Top Layer And Track (150mil,-5125mil)(190mil,-5125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R14-2(226.575mil,-5095mil) on Top Layer And Track (210mil,-5065mil)(245mil,-5065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R14-2(226.575mil,-5095mil) on Top Layer And Track (210mil,-5125mil)(250mil,-5125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R14-2(226.575mil,-5095mil) on Top Layer And Track (245mil,-5065mil)(250mil,-5065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R15-1(6.575mil,-5643.333mil) on Top Layer And Track (-10mil,-5613.333mil)(30mil,-5613.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R15-1(6.575mil,-5643.333mil) on Top Layer And Track (-10mil,-5673.333mil)(30mil,-5673.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R15-2(-46.575mil,-5643.333mil) on Top Layer And Track (-65mil,-5673.333mil)(-30mil,-5673.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R15-2(-46.575mil,-5643.333mil) on Top Layer And Track (-70mil,-5613.333mil)(-30mil,-5613.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R15-2(-46.575mil,-5643.333mil) on Top Layer And Track (-70mil,-5673.333mil)(-65mil,-5673.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R16-1(6.575mil,-5705mil) on Top Layer And Track (-10mil,-5675mil)(30mil,-5675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R16-1(6.575mil,-5705mil) on Top Layer And Track (-10mil,-5735mil)(30mil,-5735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R16-2(-46.575mil,-5705mil) on Top Layer And Track (-65mil,-5735mil)(-30mil,-5735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R16-2(-46.575mil,-5705mil) on Top Layer And Track (-70mil,-5675mil)(-30mil,-5675mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R16-2(-46.575mil,-5705mil) on Top Layer And Track (-70mil,-5735mil)(-65mil,-5735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R17-1(6.575mil,-5766.667mil) on Top Layer And Track (-10mil,-5736.667mil)(30mil,-5736.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R17-1(6.575mil,-5766.667mil) on Top Layer And Track (-10mil,-5796.667mil)(30mil,-5796.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R17-2(-46.575mil,-5766.667mil) on Top Layer And Track (-65mil,-5796.667mil)(-30mil,-5796.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R17-2(-46.575mil,-5766.667mil) on Top Layer And Track (-70mil,-5736.667mil)(-30mil,-5736.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R17-2(-46.575mil,-5766.667mil) on Top Layer And Track (-70mil,-5796.667mil)(-65mil,-5796.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R18-1(6.575mil,-5828.333mil) on Top Layer And Track (-10mil,-5798.333mil)(30mil,-5798.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R18-1(6.575mil,-5828.333mil) on Top Layer And Track (-10mil,-5858.333mil)(30mil,-5858.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R18-2(-46.575mil,-5828.333mil) on Top Layer And Track (-65mil,-5858.333mil)(-30mil,-5858.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R18-2(-46.575mil,-5828.333mil) on Top Layer And Track (-70mil,-5798.333mil)(-30mil,-5798.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R18-2(-46.575mil,-5828.333mil) on Top Layer And Track (-70mil,-5858.333mil)(-65mil,-5858.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R19-1(6.575mil,-5890mil) on Top Layer And Track (-10mil,-5860mil)(30mil,-5860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R19-1(6.575mil,-5890mil) on Top Layer And Track (-10mil,-5920mil)(30mil,-5920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R19-2(-46.575mil,-5890mil) on Top Layer And Track (-65mil,-5920mil)(-30mil,-5920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R19-2(-46.575mil,-5890mil) on Top Layer And Track (-70mil,-5860mil)(-30mil,-5860mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R19-2(-46.575mil,-5890mil) on Top Layer And Track (-70mil,-5920mil)(-65mil,-5920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P1-1(3178.465mil,-840.079mil) on Bottom Layer And Track (3161.89mil,-810.079mil)(3201.89mil,-810.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P1-1(3178.465mil,-840.079mil) on Bottom Layer And Track (3161.89mil,-870.079mil)(3201.89mil,-870.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P1-2(3125.315mil,-840.079mil) on Bottom Layer And Track (3101.89mil,-810.079mil)(3106.89mil,-810.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P1-2(3125.315mil,-840.079mil) on Bottom Layer And Track (3101.89mil,-870.079mil)(3141.89mil,-870.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P1-2(3125.315mil,-840.079mil) on Bottom Layer And Track (3106.89mil,-810.079mil)(3141.89mil,-810.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P2-1(3178.465mil,-1730.079mil) on Bottom Layer And Track (3161.89mil,-1700.079mil)(3201.89mil,-1700.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P2-1(3178.465mil,-1730.079mil) on Bottom Layer And Track (3161.89mil,-1760.079mil)(3201.89mil,-1760.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P2-2(3125.315mil,-1730.079mil) on Bottom Layer And Track (3101.89mil,-1700.079mil)(3106.89mil,-1700.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P2-2(3125.315mil,-1730.079mil) on Bottom Layer And Track (3101.89mil,-1760.079mil)(3141.89mil,-1760.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P2-2(3125.315mil,-1730.079mil) on Bottom Layer And Track (3106.89mil,-1700.079mil)(3141.89mil,-1700.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P3-1(3178.465mil,-2620.079mil) on Bottom Layer And Track (3161.89mil,-2590.079mil)(3201.89mil,-2590.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P3-1(3178.465mil,-2620.079mil) on Bottom Layer And Track (3161.89mil,-2650.079mil)(3201.89mil,-2650.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P3-2(3125.315mil,-2620.079mil) on Bottom Layer And Track (3101.89mil,-2590.079mil)(3106.89mil,-2590.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P3-2(3125.315mil,-2620.079mil) on Bottom Layer And Track (3101.89mil,-2650.079mil)(3141.89mil,-2650.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P3-2(3125.315mil,-2620.079mil) on Bottom Layer And Track (3106.89mil,-2590.079mil)(3141.89mil,-2590.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P4-1(3178.465mil,-3510.079mil) on Bottom Layer And Track (3161.89mil,-3480.079mil)(3201.89mil,-3480.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P4-1(3178.465mil,-3510.079mil) on Bottom Layer And Track (3161.89mil,-3540.079mil)(3201.89mil,-3540.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P4-2(3125.315mil,-3510.079mil) on Bottom Layer And Track (3101.89mil,-3480.079mil)(3106.89mil,-3480.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P4-2(3125.315mil,-3510.079mil) on Bottom Layer And Track (3101.89mil,-3540.079mil)(3141.89mil,-3540.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P4-2(3125.315mil,-3510.079mil) on Bottom Layer And Track (3106.89mil,-3480.079mil)(3141.89mil,-3480.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P5-1(3178.465mil,-4400.079mil) on Bottom Layer And Track (3161.89mil,-4370.079mil)(3201.89mil,-4370.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P5-1(3178.465mil,-4400.079mil) on Bottom Layer And Track (3161.89mil,-4430.079mil)(3201.89mil,-4430.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P5-2(3125.315mil,-4400.079mil) on Bottom Layer And Track (3101.89mil,-4370.079mil)(3106.89mil,-4370.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P5-2(3125.315mil,-4400.079mil) on Bottom Layer And Track (3101.89mil,-4430.079mil)(3141.89mil,-4430.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P5-2(3125.315mil,-4400.079mil) on Bottom Layer And Track (3106.89mil,-4370.079mil)(3141.89mil,-4370.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P6-1(3178.465mil,-5290.079mil) on Bottom Layer And Track (3161.89mil,-5260.079mil)(3201.89mil,-5260.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P6-1(3178.465mil,-5290.079mil) on Bottom Layer And Track (3161.89mil,-5320.079mil)(3201.89mil,-5320.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P6-2(3125.315mil,-5290.079mil) on Bottom Layer And Track (3101.89mil,-5260.079mil)(3106.89mil,-5260.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P6-2(3125.315mil,-5290.079mil) on Bottom Layer And Track (3101.89mil,-5320.079mil)(3141.89mil,-5320.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P6-2(3125.315mil,-5290.079mil) on Bottom Layer And Track (3106.89mil,-5260.079mil)(3141.89mil,-5260.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P7-1(3178.465mil,-6180.079mil) on Bottom Layer And Track (3161.89mil,-6150.079mil)(3201.89mil,-6150.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P7-1(3178.465mil,-6180.079mil) on Bottom Layer And Track (3161.89mil,-6210.079mil)(3201.89mil,-6210.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P7-2(3125.315mil,-6180.079mil) on Bottom Layer And Track (3101.89mil,-6150.079mil)(3106.89mil,-6150.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P7-2(3125.315mil,-6180.079mil) on Bottom Layer And Track (3101.89mil,-6210.079mil)(3141.89mil,-6210.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P7-2(3125.315mil,-6180.079mil) on Bottom Layer And Track (3106.89mil,-6150.079mil)(3141.89mil,-6150.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P8-1(3178.465mil,-7070.079mil) on Bottom Layer And Track (3161.89mil,-7040.079mil)(3201.89mil,-7040.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P8-1(3178.465mil,-7070.079mil) on Bottom Layer And Track (3161.89mil,-7100.079mil)(3201.89mil,-7100.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R2_P8-2(3125.315mil,-7070.079mil) on Bottom Layer And Track (3101.89mil,-7040.079mil)(3106.89mil,-7040.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R2_P8-2(3125.315mil,-7070.079mil) on Bottom Layer And Track (3101.89mil,-7100.079mil)(3141.89mil,-7100.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R2_P8-2(3125.315mil,-7070.079mil) on Bottom Layer And Track (3106.89mil,-7040.079mil)(3141.89mil,-7040.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R20-1(6.575mil,-5951.666mil) on Top Layer And Track (-10mil,-5921.666mil)(30mil,-5921.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R20-1(6.575mil,-5951.666mil) on Top Layer And Track (-10mil,-5981.666mil)(30mil,-5981.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R20-2(-46.575mil,-5951.666mil) on Top Layer And Track (-65mil,-5981.666mil)(-30mil,-5981.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R20-2(-46.575mil,-5951.666mil) on Top Layer And Track (-70mil,-5921.666mil)(-30mil,-5921.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R20-2(-46.575mil,-5951.666mil) on Top Layer And Track (-70mil,-5981.666mil)(-65mil,-5981.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R21-1(6.575mil,-6013.333mil) on Top Layer And Track (-10mil,-5983.333mil)(30mil,-5983.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R21-1(6.575mil,-6013.333mil) on Top Layer And Track (-10mil,-6043.333mil)(30mil,-6043.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R21-2(-46.575mil,-6013.333mil) on Top Layer And Track (-65mil,-6043.333mil)(-30mil,-6043.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R21-2(-46.575mil,-6013.333mil) on Top Layer And Track (-70mil,-5983.333mil)(-30mil,-5983.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R21-2(-46.575mil,-6013.333mil) on Top Layer And Track (-70mil,-6043.333mil)(-65mil,-6043.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P1-1(3276.89mil,-653.504mil) on Bottom Layer And Track (3246.89mil,-670.079mil)(3246.89mil,-630.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P1-1(3276.89mil,-653.504mil) on Bottom Layer And Track (3306.89mil,-670.079mil)(3306.89mil,-630.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P1-2(3276.89mil,-706.654mil) on Bottom Layer And Track (3246.89mil,-725.079mil)(3246.89mil,-690.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P1-2(3276.89mil,-706.654mil) on Bottom Layer And Track (3246.89mil,-730.079mil)(3246.89mil,-725.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P1-2(3276.89mil,-706.654mil) on Bottom Layer And Track (3306.89mil,-730.079mil)(3306.89mil,-690.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P2-1(3276.89mil,-1543.504mil) on Bottom Layer And Track (3246.89mil,-1560.079mil)(3246.89mil,-1520.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P2-1(3276.89mil,-1543.504mil) on Bottom Layer And Track (3306.89mil,-1560.079mil)(3306.89mil,-1520.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P2-2(3276.89mil,-1596.654mil) on Bottom Layer And Track (3246.89mil,-1615.079mil)(3246.89mil,-1580.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P2-2(3276.89mil,-1596.654mil) on Bottom Layer And Track (3246.89mil,-1620.079mil)(3246.89mil,-1615.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P2-2(3276.89mil,-1596.654mil) on Bottom Layer And Track (3306.89mil,-1620.079mil)(3306.89mil,-1580.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P3-1(3276.89mil,-2433.504mil) on Bottom Layer And Track (3246.89mil,-2450.079mil)(3246.89mil,-2410.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P3-1(3276.89mil,-2433.504mil) on Bottom Layer And Track (3306.89mil,-2450.079mil)(3306.89mil,-2410.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P3-2(3276.89mil,-2486.654mil) on Bottom Layer And Track (3246.89mil,-2505.079mil)(3246.89mil,-2470.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P3-2(3276.89mil,-2486.654mil) on Bottom Layer And Track (3246.89mil,-2510.079mil)(3246.89mil,-2505.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P3-2(3276.89mil,-2486.654mil) on Bottom Layer And Track (3306.89mil,-2510.079mil)(3306.89mil,-2470.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P4-1(3276.89mil,-3323.504mil) on Bottom Layer And Track (3246.89mil,-3340.079mil)(3246.89mil,-3300.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P4-1(3276.89mil,-3323.504mil) on Bottom Layer And Track (3306.89mil,-3340.079mil)(3306.89mil,-3300.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P4-2(3276.89mil,-3376.654mil) on Bottom Layer And Track (3246.89mil,-3395.079mil)(3246.89mil,-3360.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P4-2(3276.89mil,-3376.654mil) on Bottom Layer And Track (3246.89mil,-3400.079mil)(3246.89mil,-3395.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P4-2(3276.89mil,-3376.654mil) on Bottom Layer And Track (3306.89mil,-3400.079mil)(3306.89mil,-3360.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P5-1(3276.89mil,-4213.504mil) on Bottom Layer And Track (3246.89mil,-4230.079mil)(3246.89mil,-4190.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P5-1(3276.89mil,-4213.504mil) on Bottom Layer And Track (3306.89mil,-4230.079mil)(3306.89mil,-4190.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P5-2(3276.89mil,-4266.654mil) on Bottom Layer And Track (3246.89mil,-4285.079mil)(3246.89mil,-4250.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P5-2(3276.89mil,-4266.654mil) on Bottom Layer And Track (3246.89mil,-4290.079mil)(3246.89mil,-4285.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P5-2(3276.89mil,-4266.654mil) on Bottom Layer And Track (3306.89mil,-4290.079mil)(3306.89mil,-4250.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P6-1(3276.89mil,-5103.504mil) on Bottom Layer And Track (3246.89mil,-5120.079mil)(3246.89mil,-5080.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P6-1(3276.89mil,-5103.504mil) on Bottom Layer And Track (3306.89mil,-5120.079mil)(3306.89mil,-5080.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P6-2(3276.89mil,-5156.654mil) on Bottom Layer And Track (3246.89mil,-5175.079mil)(3246.89mil,-5140.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P6-2(3276.89mil,-5156.654mil) on Bottom Layer And Track (3246.89mil,-5180.079mil)(3246.89mil,-5175.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P6-2(3276.89mil,-5156.654mil) on Bottom Layer And Track (3306.89mil,-5180.079mil)(3306.89mil,-5140.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P7-1(3276.89mil,-5993.504mil) on Bottom Layer And Track (3246.89mil,-6010.079mil)(3246.89mil,-5970.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P7-1(3276.89mil,-5993.504mil) on Bottom Layer And Track (3306.89mil,-6010.079mil)(3306.89mil,-5970.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P7-2(3276.89mil,-6046.654mil) on Bottom Layer And Track (3246.89mil,-6065.079mil)(3246.89mil,-6030.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P7-2(3276.89mil,-6046.654mil) on Bottom Layer And Track (3246.89mil,-6070.079mil)(3246.89mil,-6065.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P7-2(3276.89mil,-6046.654mil) on Bottom Layer And Track (3306.89mil,-6070.079mil)(3306.89mil,-6030.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P8-1(3276.89mil,-6883.504mil) on Bottom Layer And Track (3246.89mil,-6900.079mil)(3246.89mil,-6860.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P8-1(3276.89mil,-6883.504mil) on Bottom Layer And Track (3306.89mil,-6900.079mil)(3306.89mil,-6860.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R3_P8-2(3276.89mil,-6936.654mil) on Bottom Layer And Track (3246.89mil,-6955.079mil)(3246.89mil,-6920.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R3_P8-2(3276.89mil,-6936.654mil) on Bottom Layer And Track (3246.89mil,-6960.079mil)(3246.89mil,-6955.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R3_P8-2(3276.89mil,-6936.654mil) on Bottom Layer And Track (3306.89mil,-6960.079mil)(3306.89mil,-6920.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R7-1(265mil,-7500mil) on Top Layer And Track (235mil,-7523.425mil)(235mil,-7483.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R7-1(265mil,-7500mil) on Top Layer And Track (295mil,-7523.425mil)(295mil,-7483.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R7-2(265mil,-7446.85mil) on Top Layer And Track (235mil,-7428.425mil)(235mil,-7423.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R7-2(265mil,-7446.85mil) on Top Layer And Track (235mil,-7463.425mil)(235mil,-7428.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R7-2(265mil,-7446.85mil) on Top Layer And Track (295mil,-7463.425mil)(295mil,-7423.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R8-1(195mil,-7501.575mil) on Top Layer And Track (165mil,-7525mil)(165mil,-7485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R8-1(195mil,-7501.575mil) on Top Layer And Track (225mil,-7525mil)(225mil,-7485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R8-2(195mil,-7448.425mil) on Top Layer And Track (165mil,-7430mil)(165mil,-7425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R8-2(195mil,-7448.425mil) on Top Layer And Track (165mil,-7465mil)(165mil,-7430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R8-2(195mil,-7448.425mil) on Top Layer And Track (225mil,-7465mil)(225mil,-7425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R9-1(125mil,-7501.575mil) on Top Layer And Track (155mil,-7525mil)(155mil,-7485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.4mil < 5mil) Between Pad R9-1(125mil,-7501.575mil) on Top Layer And Track (95mil,-7525mil)(95mil,-7485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R9-2(125mil,-7448.425mil) on Top Layer And Track (155mil,-7465mil)(155mil,-7425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.358mil < 5mil) Between Pad R9-2(125mil,-7448.425mil) on Top Layer And Track (95mil,-7430mil)(95mil,-7425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.358mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.331mil < 5mil) Between Pad R9-2(125mil,-7448.425mil) on Top Layer And Track (95mil,-7465mil)(95mil,-7430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.331mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad U1_P1-18(3146.851mil,-935.079mil) on Bottom Layer And Text "R2_P1" (3206.89mil,-915.08mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.937mil < 5mil) Between Pad U1_P2-18(3146.851mil,-1825.079mil) on Bottom Layer And Text "R2_P2" (3215mil,-1800mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.937mil < 5mil) Between Pad U1_P3-18(3146.851mil,-2715.079mil) on Bottom Layer And Text "R2_P3" (3215mil,-2690mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.937mil < 5mil) Between Pad U1_P4-18(3146.851mil,-3605.079mil) on Bottom Layer And Text "R2_P4" (3215mil,-3580mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5mil) Between Pad U1_P5-18(3146.851mil,-4495.079mil) on Bottom Layer And Text "R2_P5" (3220mil,-4475mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.937mil < 5mil) Between Pad U1_P6-18(3146.851mil,-5385.079mil) on Bottom Layer And Text "R2_P6" (3215mil,-5360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-1(-75mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-10(225mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-11(175mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-12(125mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-13(75mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-14(25mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-15(-25mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-16(-75mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-2(-25mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-3(25mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-4(75mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-5(125mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-6(175mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-7(225mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U6-8(275mil,-5417mil) on Top Layer And Track (-94mil,-5373mil)(295.9mil,-5373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U6-9(275mil,-5183mil) on Top Layer And Track (-95.9mil,-5228mil)(295.9mil,-5228mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-1(85mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-10(385mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-11(335mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-12(285mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-13(235mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-14(185mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-15(135mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-16(85mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-2(135mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-3(185mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-4(235mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-5(285mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-6(335mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-7(385mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.955mil < 5mil) Between Pad U7-8(435mil,-5887mil) on Top Layer And Track (66mil,-5843mil)(455.9mil,-5843mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.955mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.796mil < 5mil) Between Pad U7-9(435mil,-5653mil) on Top Layer And Track (64.1mil,-5698mil)(455.9mil,-5698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-1(1188mil,-465.551mil) on Bottom Layer And Track (1239.134mil,-439.355mil)(1239.134mil,-401.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-1(1188mil,-465.551mil) on Bottom Layer And Track (1239.134mil,-514.763mil)(1239.134mil,-491.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-2(1188mil,-375mil) on Bottom Layer And Track (1239.134mil,-348.803mil)(1239.134mil,-310.645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-2(1188mil,-375mil) on Bottom Layer And Track (1239.134mil,-439.355mil)(1239.134mil,-401.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-3(1188mil,-284.449mil) on Bottom Layer And Track (1239.134mil,-258.252mil)(1239.134mil,-235.237mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-3(1188mil,-284.449mil) on Bottom Layer And Track (1239.134mil,-348.803mil)(1239.134mil,-310.645mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-4(1432mil,-375mil) on Bottom Layer And Track (1380.867mil,-301.557mil)(1380.867mil,-235.237mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.05mil < 5mil) Between Pad U8-4(1432mil,-375mil) on Bottom Layer And Track (1380.867mil,-514.763mil)(1380.867mil,-448.443mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.05mil]
Rule Violations :393

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room P5 (Bounding Region = (8485mil, 17545mil, 11560mil, 18425mil) (InComponentClass('P5'))
Rule Violations :0

Processing Rule : Room P6 (Bounding Region = (8485mil, 16655mil, 11560mil, 17535mil) (InComponentClass('P6'))
Rule Violations :0

Processing Rule : Room P8 (Bounding Region = (8485mil, 14875mil, 11560mil, 15755mil) (InComponentClass('P8'))
Rule Violations :0

Processing Rule : Room P7 (Bounding Region = (8485mil, 15765mil, 11560mil, 16645mil) (InComponentClass('P7'))
Rule Violations :0

Processing Rule : Room P2 (Bounding Region = (8485mil, 20215mil, 11560mil, 21095mil) (InComponentClass('P2'))
Rule Violations :0

Processing Rule : Room P1 (Bounding Region = (8485mil, 21105mil, 11560mil, 21985mil) (InComponentClass('P1'))
Rule Violations :0

Processing Rule : Room P4 (Bounding Region = (8485mil, 18435mil, 11560mil, 19315mil) (InComponentClass('P4'))
Rule Violations :0

Processing Rule : Room P3 (Bounding Region = (8485mil, 19325mil, 11560mil, 20205mil) (InComponentClass('P3'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=71497.938mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0


Violations Detected : 394
Waived Violations : 0
Time Elapsed        : 00:00:01