

================================================================
== Vivado HLS Report for 'fc'
================================================================
* Date:           Sat Mar  7 21:53:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fc_cnn
* Solution:       solution2_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  241201|  241201|  241201|  241201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- OUT     |  241200|  241200|      2010|          -|          -|   120|    no    |
        | + IN     |    2006|    2006|        12|          5|          1|   400|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    102|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     348|    711|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    125|    -|
|Register         |        0|      -|     308|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     656|    970|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |fc_fadd_32ns_32nsbkb_U1  |fc_fadd_32ns_32nsbkb  |        0|      2|  205|  390|    0|
    |fc_fmul_32ns_32nscud_U2  |fc_fmul_32ns_32nscud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  348|  711|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln12_fu_208_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_163_p2    |     +    |      0|  0|  23|          16|           9|
    |i_fu_193_p2          |     +    |      0|  0|  15|           9|           1|
    |o_fu_175_p2          |     +    |      0|  0|  15|           7|           1|
    |icmp_ln10_fu_187_p2  |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln8_fu_169_p2   |   icmp   |      0|  0|  11|           7|           5|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 102|          65|          42|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_phi_mux_empty_2_phi_fu_136_p4  |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_147_p4      |   9|          2|    9|         18|
    |empty_2_reg_133                   |   9|          2|   32|         64|
    |i_0_reg_143                       |   9|          2|    9|         18|
    |o_0_reg_110                       |   9|          2|    7|         14|
    |out_r_d0                          |  15|          3|   32|         96|
    |phi_mul_reg_121                   |   9|          2|   16|         32|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 125|         27|  139|        318|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln8_reg_219          |  16|   0|   16|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |empty_2_reg_133          |  32|   0|   32|          0|
    |i_0_reg_143              |   9|   0|    9|          0|
    |i_reg_251                |   9|   0|    9|          0|
    |icmp_ln10_reg_247        |   1|   0|    1|          0|
    |in_load_reg_271          |  32|   0|   32|          0|
    |kernel_load_reg_266      |  32|   0|   32|          0|
    |o_0_reg_110              |   7|   0|    7|          0|
    |o_reg_227                |   7|   0|    7|          0|
    |out_addr_reg_237         |   7|   0|    7|          0|
    |phi_mul_reg_121          |  16|   0|   16|          0|
    |tmp_1_reg_281            |  32|   0|   32|          0|
    |tmp_reg_276              |  32|   0|   32|          0|
    |icmp_ln10_reg_247        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 308|  32|  245|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |      fc      | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |      fc      | return value |
|ap_start         |  in |    1| ap_ctrl_hs |      fc      | return value |
|ap_done          | out |    1| ap_ctrl_hs |      fc      | return value |
|ap_idle          | out |    1| ap_ctrl_hs |      fc      | return value |
|ap_ready         | out |    1| ap_ctrl_hs |      fc      | return value |
|in_r_address0    | out |    9|  ap_memory |     in_r     |     array    |
|in_r_ce0         | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0          |  in |   32|  ap_memory |     in_r     |     array    |
|kernel_address0  | out |   16|  ap_memory |    kernel    |     array    |
|kernel_ce0       | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0        |  in |   32|  ap_memory |    kernel    |     array    |
|bias_address0    | out |    7|  ap_memory |     bias     |     array    |
|bias_ce0         | out |    1|  ap_memory |     bias     |     array    |
|bias_q0          |  in |   32|  ap_memory |     bias     |     array    |
|out_r_address0   | out |    7|  ap_memory |     out_r    |     array    |
|out_r_ce0        | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0        | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0         | out |   32|  ap_memory |     out_r    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

