INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 2 Adder & Subtractor/Labassignment2.srcs/sources_1/new/Final_merge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_converter
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module Final_merge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 2 Adder & Subtractor/Labassignment2.srcs/sources_1/new/question1a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'adder' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 2 Adder & Subtractor/Labassignment2.srcs/sources_1/new/question1a.v:3]
INFO: [VRFC 10-311] analyzing module add_or_sub_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 2 Adder & Subtractor/Labassignment2.srcs/sources_1/new/question1b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_converter
WARNING: [VRFC 10-3609] overwriting previous definition of module 'gray_converter' [C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 2 Adder & Subtractor/Labassignment2.srcs/sources_1/new/question1b.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 2 Adder & Subtractor/Labassignment2.srcs/sim_1/new/Final_merge_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Final_merge_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 2 Adder & Subtractor/Labassignment2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
