# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/media/nxp,imx-parallel-csi.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: i.MX8 and i.MX9 Parallel Camera Interface

maintainers:
  - Alice Yuan <alice.yuan@nxp.com>

description: |
  This is device node for the Parallel Camera Interface which enables the
  chip to connect directly to external Parallel CMOS image sensors.
  Supports up to 80MHz input clock from sensor.
  Supports the following input data formats
    - 8-bit/10-bit Camera Sensor Interface (CSI)
    - 8-bit data port for RGB, YCbCr, and YUV data input
    - 8-bit/10-bit data ports for Bayer data input
  Parallel Camera Interface is hooked to the Imaging subsystem via the
  Pixel Link.

properties:
  compatible:
    oneOf:
      - enum:
          - fsl,imx8-parallel-csi
          - fsl,imx93-parallel-csi
          - fsl,imx91-parallel-csi
      - items:
          - const: fsl,imx8-parallel-csi
          - const: fsl,imx93-parallel-csi
          - const: fsl,imx91-parallel-csi

  reg:
    maxItems: 1

  clocks:
    maxItems: 2

  clock-names:
    items:
      - const: pixel, ipg

  power-domains:
    maxItems: 2

  port:
    $ref: /schemas/graph.yaml#/properties/port

required:
  - compatible
  - reg
  - clocks
  - clock-names
  - port

additionalProperties: false

examples:
  - |
    parallel_csi: pcsi@4ac10070 {
            compatible = "fsl,imx93-parallel-csi";
            reg = <0x4ac10070 0x10>;
            clocks = <&clk IMX93_CLK_MIPI_CSI_GATE>,
            <&clk IMX93_CLK_MEDIA_APB>;
            clock-names = "pixel", "ipg";
            assigned-clocks = <&clk IMX93_CLK_CAM_PIX>;
            assigned-clock-parents = <&clk IMX93_CLK_VIDEO_PLL>;
            assigned-clock-rates = <140000000>;
            power-domains = <&media_blk_ctrl IMX93_MEDIABLK_PD_MIPI_CSI>;
            status = "disabled";
            ports {
                    #address-cells = <1>;
                    #size-cells = <0>;

                    port@0 {
                            reg = <0>;
                            parallel_csi_in: endpoint {
                                remote-endpoint = <&mt9m114_ep>;
                            };
                    };

                    port@1 {
                            reg = <1>;
                             parallel_csi_out: endpoint {
                                     remote-endpoint = <&isi_in>;
                             };
                    };
            };
    };
...
