

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Thu Jan 12 11:14:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmm-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     6978|   265026|  69.780 us|  2.650 ms|  6978|  265026|       no|
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                                              |                                                    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_compute_Pipeline_VITIS_LOOP_132_2_fu_76                   |compute_Pipeline_VITIS_LOOP_132_2                   |       34|       34|  0.340 us|   0.340 us|   34|    34|       no|
        |grp_compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4_fu_85  |compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4  |       71|     4103|  0.710 us|  41.030 us|   71|  4103|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |     6976|   265024|  109 ~ 4141|          -|          -|    64|        no|
        +--------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|     677|     701|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     185|    -|
|Register         |        -|     -|      57|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|     734|     925|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_132_2_fu_76                   |compute_Pipeline_VITIS_LOOP_132_2                   |        0|   0|    9|   41|    0|
    |grp_compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4_fu_85  |compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4  |        0|   6|  668|  660|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                    |        0|   6|  677|  701|    0|
    +--------------------------------------------------------------+----------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln131_1_fu_161_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln131_fu_125_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln131_fu_119_p2   |      icmp|   0|  0|  11|           7|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  39|          21|          11|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  37|          7|    1|          7|
    |i_fu_54                |   9|          2|    7|         14|
    |indvars_iv3_fu_58      |   9|          2|    7|         14|
    |reg_file_4_0_address0  |  14|          3|   11|         33|
    |reg_file_4_0_ce0       |  14|          3|    1|          3|
    |reg_file_4_0_ce1       |   9|          2|    1|          2|
    |reg_file_4_0_d0        |  14|          3|   16|         48|
    |reg_file_4_0_we0       |  14|          3|    1|          3|
    |reg_file_4_1_address0  |  14|          3|   11|         33|
    |reg_file_4_1_ce0       |  14|          3|    1|          3|
    |reg_file_4_1_ce1       |   9|          2|    1|          2|
    |reg_file_4_1_d0        |  14|          3|   16|         48|
    |reg_file_4_1_we0       |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 185|         39|   75|        213|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   6|   0|    6|          0|
    |grp_compute_Pipeline_VITIS_LOOP_132_2_fu_76_ap_start_reg                   |   1|   0|    1|          0|
    |grp_compute_Pipeline_VITIS_LOOP_138_3_VITIS_LOOP_141_4_fu_85_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_54                                                                    |   7|   0|    7|          0|
    |indvars_iv3_fu_58                                                          |   7|   0|    7|          0|
    |reg_file_0_0_load_reg_191                                                  |  16|   0|   16|          0|
    |shl_ln_reg_207                                                             |   6|   0|   11|          5|
    |tmp_s_reg_212                                                              |   7|   0|   13|          6|
    |trunc_ln130_reg_199                                                        |   6|   0|    6|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  57|   0|   68|         11|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_0_0_address0  |  out|   11|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_ce0       |  out|    1|   ap_memory|  reg_file_0_0|         array|
|reg_file_0_0_q0        |   in|   16|   ap_memory|  reg_file_0_0|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_address1  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce1       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q1        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_address1  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce1       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q1        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|  reg_file_3_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|  reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|  reg_file_3_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_we0       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_d0        |  out|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_address1  |  out|   11|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_ce1       |  out|    1|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_0_q1        |   in|   16|   ap_memory|  reg_file_4_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_we0       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_d0        |  out|   16|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_address1  |  out|   11|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_ce1       |  out|    1|   ap_memory|  reg_file_4_1|         array|
|reg_file_4_1_q1        |   in|   16|   ap_memory|  reg_file_4_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

