// Seed: 844102169
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
endmodule
module module_1;
  wire id_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  integer id_3;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1,
    input logic id_2
    , id_6,
    input supply0 id_3,
    output uwire id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign {1, 1, 1} = 1 == 1;
  always @(id_0 == id_3) id_6 = #(id_2) 1;
endmodule
