/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p72vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.720000 ;

    voltage_map(VDD, 0.720000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p72vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.720000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p72vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 11962.450000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007250;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003913") ;
            }
            fall_power("scalar") {
                values ("0.003913") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007060;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003913") ;
            }
            fall_power("scalar") {
                values ("0.003913") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001685;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.905582, 0.921920, 0.942176, 0.977508, 1.036072" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003913") ;
            }
            fall_power("scalar") {
                values ("0.003913") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003964 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.161628, 0.179780, 0.202288, 0.241545, 0.306616" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.348567, 0.366718, 0.389226, 0.428484, 0.493555" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.006203, 1.024355, 1.046863, 1.086120, 1.151191" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("1.006200" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.530348") ;
            }
            fall_power("scalar") {
                values ("0.058928") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.474882") ;
            }
            fall_power("scalar") {
                values ("0.052765") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.502615") ;
            }
            fall_power("scalar") {
                values ("0.055846") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006094") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001827 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.277732, 0.294312, 0.317176, 0.363586, 0.443151",\
              "0.261335, 0.277915, 0.300779, 0.347189, 0.426754",\
              "0.241599, 0.258180, 0.281044, 0.327453, 0.407018",\
              "0.206284, 0.222865, 0.245729, 0.292139, 0.371704",\
              "0.152720, 0.169300, 0.192164, 0.238574, 0.318140"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.277732, 0.294312, 0.317176, 0.363586, 0.443151",\
              "0.261335, 0.277915, 0.300779, 0.347189, 0.426754",\
              "0.241599, 0.258180, 0.281044, 0.327453, 0.407018",\
              "0.206284, 0.222865, 0.245729, 0.292139, 0.371704",\
              "0.152720, 0.169300, 0.192164, 0.238574, 0.318140"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.146664, 0.139372, 0.129005, 0.112392, 0.087435",\
              "0.171693, 0.164402, 0.154035, 0.137421, 0.112465",\
              "0.201914, 0.194622, 0.184255, 0.167642, 0.142685",\
              "0.254802, 0.247511, 0.237144, 0.220530, 0.195574",\
              "0.342320, 0.335029, 0.324662, 0.308048, 0.283092"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.146664, 0.139372, 0.129005, 0.112392, 0.087435",\
              "0.171693, 0.164402, 0.154035, 0.137421, 0.112465",\
              "0.201914, 0.194622, 0.184255, 0.167642, 0.142685",\
              "0.254802, 0.247511, 0.237144, 0.220530, 0.195574",\
              "0.342320, 0.335029, 0.324662, 0.308048, 0.283092"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.003913") ;
            }
            fall_power("scalar") {
                values ("0.003913") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001399 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204462, 0.220760, 0.244200, 0.287761, 0.361034",\
              "0.186802, 0.203100, 0.226540, 0.270101, 0.343374",\
              "0.165216, 0.181514, 0.204954, 0.248515, 0.321789",\
              "0.127238, 0.143537, 0.166977, 0.210538, 0.283811",\
              "0.064888, 0.081187, 0.104627, 0.148188, 0.221461"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.204462, 0.220760, 0.244200, 0.287761, 0.361034",\
              "0.186802, 0.203100, 0.226540, 0.270101, 0.343374",\
              "0.165216, 0.181514, 0.204954, 0.248515, 0.321789",\
              "0.127238, 0.143537, 0.166977, 0.210538, 0.283811",\
              "0.064888, 0.081187, 0.104627, 0.148188, 0.221461"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282066, 0.275035, 0.264787, 0.247927, 0.223823",\
              "0.307095, 0.300065, 0.289817, 0.272957, 0.248853",\
              "0.337316, 0.330285, 0.320037, 0.303177, 0.279073",\
              "0.390204, 0.383174, 0.372926, 0.356066, 0.331961",\
              "0.477722, 0.470692, 0.460444, 0.443584, 0.419479"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.282066, 0.275035, 0.264787, 0.247927, 0.223823",\
              "0.307095, 0.300065, 0.289817, 0.272957, 0.248853",\
              "0.337316, 0.330285, 0.320037, 0.303177, 0.279073",\
              "0.390204, 0.383174, 0.372926, 0.356066, 0.331961",\
              "0.477722, 0.470692, 0.460444, 0.443584, 0.419479"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027606") ;
            }
            fall_power("scalar") {
                values ("0.027606") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001379 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.130817, 0.148300, 0.174817, 0.221589, 0.305518",\
              "0.113156, 0.130640, 0.157157, 0.203929, 0.287858",\
              "0.091571, 0.109054, 0.135571, 0.182344, 0.266272",\
              "0.053593, 0.071077, 0.097594, 0.144366, 0.228295",\
              "0.000000, 0.008727, 0.035244, 0.082016, 0.165945"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.130817, 0.148300, 0.174817, 0.221589, 0.305518",\
              "0.113156, 0.130640, 0.157157, 0.203929, 0.287858",\
              "0.091571, 0.109054, 0.135571, 0.182344, 0.266272",\
              "0.053593, 0.071077, 0.097594, 0.144366, 0.228295",\
              "0.000000, 0.008727, 0.035244, 0.082016, 0.165945"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.396628, 0.379399, 0.352672, 0.307351, 0.238956",\
              "0.414506, 0.397277, 0.370550, 0.325230, 0.256835",\
              "0.436092, 0.418863, 0.392136, 0.346815, 0.278421",\
              "0.473870, 0.456641, 0.429914, 0.384593, 0.316198",\
              "0.536383, 0.519154, 0.492426, 0.447106, 0.378711"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.396628, 0.379399, 0.352672, 0.307351, 0.238956",\
              "0.414506, 0.397277, 0.370550, 0.325230, 0.256835",\
              "0.436092, 0.418863, 0.392136, 0.346815, 0.278421",\
              "0.473870, 0.456641, 0.429914, 0.384593, 0.316198",\
              "0.536383, 0.519154, 0.492426, 0.447106, 0.378711"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.007490") ;
            }
            fall_power("scalar") {
                values ("0.007490") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001338 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.166320, 0.184362, 0.210320, 0.257093, 0.341357",\
              "0.149923, 0.167965, 0.193923, 0.240696, 0.324960",\
              "0.130187, 0.148229, 0.174187, 0.220960, 0.305224",\
              "0.094872, 0.112914, 0.138873, 0.185645, 0.269910",\
              "0.041308, 0.059350, 0.085308, 0.132081, 0.216345"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.166320, 0.184362, 0.210320, 0.257093, 0.341357",\
              "0.149923, 0.167965, 0.193923, 0.240696, 0.324960",\
              "0.130187, 0.148229, 0.174187, 0.220960, 0.305224",\
              "0.094872, 0.112914, 0.138873, 0.185645, 0.269910",\
              "0.041308, 0.059350, 0.085308, 0.132081, 0.216345"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.318848, 0.300975, 0.278784, 0.238239, 0.169346",\
              "0.336727, 0.318854, 0.296662, 0.256117, 0.187225",\
              "0.358313, 0.340440, 0.318248, 0.277703, 0.208811",\
              "0.396090, 0.378217, 0.356026, 0.315480, 0.246588",\
              "0.458603, 0.440730, 0.418539, 0.377993, 0.309101"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.318848, 0.300975, 0.278784, 0.238239, 0.169346",\
              "0.336727, 0.318854, 0.296662, 0.256117, 0.187225",\
              "0.358313, 0.340440, 0.318248, 0.277703, 0.208811",\
              "0.396090, 0.378217, 0.356026, 0.315480, 0.246588",\
              "0.458603, 0.440730, 0.418539, 0.377993, 0.309101"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005638") ;
            }
            fall_power("scalar") {
                values ("0.005638") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004022 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.330303, 0.339081, 0.345735, 0.354275, 0.363690" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.738227, 0.747004, 0.753657, 0.762197, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.738227, 0.747004, 0.753657, 0.762197, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.738227" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.252019") ;
            }
            fall_power("scalar") {
                values ("0.378029") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.006603") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001832 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.308782, 0.326172, 0.349436, 0.395514, 0.474378",\
              "0.289474, 0.306865, 0.330128, 0.376207, 0.455070",\
              "0.267193, 0.284584, 0.307848, 0.353926, 0.432789",\
              "0.232940, 0.250330, 0.273594, 0.319673, 0.398535",\
              "0.175916, 0.193306, 0.216570, 0.262649, 0.341511"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.308782, 0.326172, 0.349436, 0.395514, 0.474378",\
              "0.289474, 0.306865, 0.330128, 0.376207, 0.455070",\
              "0.267193, 0.284584, 0.307848, 0.353926, 0.432789",\
              "0.232940, 0.250330, 0.273594, 0.319673, 0.398535",\
              "0.175916, 0.193306, 0.216570, 0.262649, 0.341511"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.141867, 0.134562, 0.124167, 0.107273, 0.082041",\
              "0.153865, 0.146561, 0.136165, 0.119271, 0.094040",\
              "0.163177, 0.155872, 0.145477, 0.128583, 0.103352",\
              "0.174986, 0.167682, 0.157287, 0.140392, 0.115161",\
              "0.188851, 0.181546, 0.171151, 0.154257, 0.129025"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.141867, 0.134562, 0.124167, 0.107273, 0.082041",\
              "0.153865, 0.146561, 0.136165, 0.119271, 0.094040",\
              "0.163177, 0.155872, 0.145477, 0.128583, 0.103352",\
              "0.174986, 0.167682, 0.157287, 0.140392, 0.115161",\
              "0.188851, 0.181546, 0.171151, 0.154257, 0.129025"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004421") ;
            }
            fall_power("scalar") {
                values ("0.004421") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001403 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.205092, 0.217875, 0.233542, 0.258459, 0.294414",\
              "0.196531, 0.209314, 0.224980, 0.249898, 0.285853",\
              "0.189844, 0.202627, 0.218294, 0.243211, 0.279166",\
              "0.181395, 0.194178, 0.209844, 0.234762, 0.270717",\
              "0.171539, 0.184322, 0.199989, 0.224906, 0.260861"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.205092, 0.217875, 0.233542, 0.258459, 0.294414",\
              "0.196531, 0.209314, 0.224980, 0.249898, 0.285853",\
              "0.189844, 0.202627, 0.218294, 0.243211, 0.279166",\
              "0.181395, 0.194178, 0.209844, 0.234762, 0.270717",\
              "0.171539, 0.184322, 0.199989, 0.224906, 0.260861"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167900, 0.161924, 0.155877, 0.147357, 0.135634",\
              "0.179899, 0.173923, 0.167876, 0.159356, 0.147632",\
              "0.189210, 0.183235, 0.177188, 0.168668, 0.156944",\
              "0.201020, 0.195044, 0.188997, 0.180477, 0.168753",\
              "0.214884, 0.208908, 0.202862, 0.194341, 0.182618"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.167900, 0.161924, 0.155877, 0.147357, 0.135634",\
              "0.179899, 0.173923, 0.167876, 0.159356, 0.147632",\
              "0.189210, 0.183235, 0.177188, 0.168668, 0.156944",\
              "0.201020, 0.195044, 0.188997, 0.180477, 0.168753",\
              "0.214884, 0.208908, 0.202862, 0.194341, 0.182618"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.027606") ;
            }
            fall_power("scalar") {
                values ("0.027606") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.318602, 0.360308, 0.403414, 0.483870, 0.638357",\
              "0.327379, 0.369085, 0.412192, 0.492648, 0.647135",\
              "0.334033, 0.375739, 0.418846, 0.499302, 0.653789",\
              "0.342573, 0.384279, 0.427386, 0.507842, 0.662328",\
              "0.351988, 0.393695, 0.436801, 0.517257, 0.671744"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.318602, 0.360308, 0.403414, 0.483870, 0.638357",\
              "0.327379, 0.369085, 0.412192, 0.492648, 0.647135",\
              "0.334033, 0.375739, 0.418846, 0.499302, 0.653789",\
              "0.342573, 0.384279, 0.427386, 0.507842, 0.662328",\
              "0.351988, 0.393695, 0.436801, 0.517257, 0.671744"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.166938, 0.195121, 0.223373, 0.275855, 0.376104",\
              "0.175297, 0.203480, 0.231732, 0.284215, 0.384463",\
              "0.181634, 0.209817, 0.238069, 0.290552, 0.390800",\
              "0.189767, 0.217950, 0.246202, 0.298685, 0.398933",\
              "0.198735, 0.226918, 0.255170, 0.307652, 0.407901"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.166938, 0.195121, 0.223373, 0.275855, 0.376104",\
              "0.175297, 0.203480, 0.231732, 0.284215, 0.384463",\
              "0.181634, 0.209817, 0.238069, 0.290552, 0.390800",\
              "0.189767, 0.217950, 0.246202, 0.298685, 0.398933",\
              "0.198735, 0.226918, 0.255170, 0.307652, 0.407901"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.028348, 0.094428, 0.164954, 0.310075, 0.612163" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.028348, 0.094428, 0.164954, 0.310075, 0.612163" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.021387, 0.065800, 0.114610, 0.211895, 0.406958" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.021387, 0.065800, 0.114610, 0.211895, 0.406958" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001652, 0.001652, 0.001652, 0.001652, 0.001652") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.049624;
  }
  


}   /* cell() */

}   /* library() */

