\hypertarget{group___f_l_a_s_h___exported___macros}{}\doxysection{FLASH Exported Macros}
\label{group___f_l_a_s_h___exported___macros}\index{FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+SET\+\_\+\+LATENCY}}(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+)~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$ACR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Set the FLASH Latency. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+LATENCY}}()~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}((\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$ACR), \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}))
\begin{DoxyCompactList}\small\item\em Get the FLASH Latency. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga009e02a77f26c5b8ca6b81aff1b1794a}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT\+\_\+\+BANK1}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR1 $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga0115393daf5e17fec58db2017a13784e}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT\+\_\+\+BANK2}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR2 $\vert$= ((\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+) \& 0x7\+FFFFFFFU))
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga13fa137a911f02a2f94fb9fb0762a340}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga009e02a77f26c5b8ca6b81aff1b1794a}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT\+\_\+\+BANK1}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac0ea4e89204dec265c2810520948df81}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT\+\_\+\+BANK1}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR1 \&= $\sim$(uint32\+\_\+t)(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified FLASH interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga0f6246e5e0b50f7cade3883eba4d3978}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT\+\_\+\+BANK2}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR2 \&= $\sim$(uint32\+\_\+t)((\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+) \& 0x7\+FFFFFFFU))
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga1f40f507b5d4b3a4da68e4244a1097ee}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac0ea4e89204dec265c2810520948df81}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT\+\_\+\+BANK1}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga05f963e88e8746c33d403ef5a8ec3d17}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG\+\_\+\+BANK1}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$SR1, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Checks whether the specified FLASH flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaa4f7e481b5cdc24a05d685e75ea605e9}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG\+\_\+\+BANK2}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$SR2, ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& 0x7\+FFFFFFFU)) == (((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& 0x7\+FFFFFFFU)))
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga0d3dd161fecc0e47c9e109c7c28672c1}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga05f963e88e8746c33d403ef5a8ec3d17}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG\+\_\+\+BANK1}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaee16e3dcaf19b900ffd24f2d572318d3}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG\+\_\+\+BANK1}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CCR1, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the specified FLASH flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga74861e4cf29906ef2b2c4c589d540171}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG\+\_\+\+BANK2}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CCR2, ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& 0x7\+FFFFFFFU))
\item 
\#define \mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga68e49c4675761e2ec35153e747de7622}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaee16e3dcaf19b900ffd24f2d572318d3}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG\+\_\+\+BANK1}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga68e49c4675761e2ec35153e747de7622}\label{group___f_l_a_s_h___exported___macros_ga68e49c4675761e2ec35153e747de7622}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_CLEAR\_FLAG@{\_\_HAL\_FLASH\_CLEAR\_FLAG}}
\index{\_\_HAL\_FLASH\_CLEAR\_FLAG@{\_\_HAL\_FLASH\_CLEAR\_FLAG}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_CLEAR\_FLAG}{\_\_HAL\_FLASH\_CLEAR\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gaee16e3dcaf19b900ffd24f2d572318d3}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG\+\_\+\+BANK1}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00701}{701}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_gaee16e3dcaf19b900ffd24f2d572318d3}\label{group___f_l_a_s_h___exported___macros_gaee16e3dcaf19b900ffd24f2d572318d3}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK1@{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK1}}
\index{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK1@{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK1}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK1}{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG\+\_\+\+BANK1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CCR1, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Clear the specified FLASH flag. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the FLASH flags to clear. In case of Bank 1, this parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item FLASH\+\_\+\+FLAG\+\_\+\+EOP\+\_\+\+BANK1 \+: End Of Program on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+WRPERR\+\_\+\+BANK1 \+: Write Protection Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+PGSERR\+\_\+\+BANK1 \+: Program Sequence Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+STRBER\+\_\+\+BANK1 \+: Program Alignment Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+INCERR\+\_\+\+BANK1 \+: Inconsistency Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+OPERR\+\_\+\+BANK1 \+: Operation Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDPERR\+\_\+\+BANK1 \+: Read Protection Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDSERR\+\_\+\+BANK1 \+: Read secure Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+SNECCE\+\_\+\+BANK1 \+: Single ECC Error Correction on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+DBECCE\+\_\+\+BANK1 \+: Double Detection ECC Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCEND\+\_\+\+BANK1 \+: CRC End on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCRDERR\+\_\+\+BANK1 \+: CRC Read error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+ALL\+\_\+\+ERRORS\+\_\+\+BANK1 \+: All Bank 1 error flags \item FLASH\+\_\+\+FLAG\+\_\+\+ALL\+\_\+\+BANK1 \+: All Bank 1 flags\end{DoxyItemize}
In case of Bank 2, this parameter can be any combination of the following values \+: \begin{DoxyItemize}
\item FLASH\+\_\+\+FLAG\+\_\+\+EOP\+\_\+\+BANK2 \+: End Of Program on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+WRPERR\+\_\+\+BANK2 \+: Write Protection Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+PGSERR\+\_\+\+BANK2 \+: Program Sequence Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+STRBER\+\_\+\+BANK2 \+: Program Alignment Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+INCERR\+\_\+\+BANK2 \+: Inconsistency Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+OPERR\+\_\+\+BANK2 \+: Operation Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDPERR\+\_\+\+BANK2 \+: Read Protection Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDSERR\+\_\+\+BANK2 \+: Read secure Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+SNECCE\+\_\+\+BANK2 \+: Single ECC Error Correction on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+DBECCE\+\_\+\+BANK2 \+: Double Detection ECC Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCEND\+\_\+\+BANK2 \+: CRC End on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCRDERR\+\_\+\+BANK2 \+: CRC Read error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+ALL\+\_\+\+ERRORS\+\_\+\+BANK2 \+: All Bank 2 error flags \item FLASH\+\_\+\+FLAG\+\_\+\+ALL\+\_\+\+BANK2 \+: All Bank 2 flags \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em none} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00693}{693}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga74861e4cf29906ef2b2c4c589d540171}\label{group___f_l_a_s_h___exported___macros_ga74861e4cf29906ef2b2c4c589d540171}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK2@{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK2}}
\index{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK2@{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK2}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK2}{\_\_HAL\_FLASH\_CLEAR\_FLAG\_BANK2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+CLEAR\+\_\+\+FLAG\+\_\+\+BANK2(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CCR2, ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& 0x7\+FFFFFFFU))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00695}{695}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga1f40f507b5d4b3a4da68e4244a1097ee}\label{group___f_l_a_s_h___exported___macros_ga1f40f507b5d4b3a4da68e4244a1097ee}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_DISABLE\_IT@{\_\_HAL\_FLASH\_DISABLE\_IT}}
\index{\_\_HAL\_FLASH\_DISABLE\_IT@{\_\_HAL\_FLASH\_DISABLE\_IT}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_DISABLE\_IT}{\_\_HAL\_FLASH\_DISABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_gac0ea4e89204dec265c2810520948df81}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT\+\_\+\+BANK1}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00600}{600}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_gac0ea4e89204dec265c2810520948df81}\label{group___f_l_a_s_h___exported___macros_gac0ea4e89204dec265c2810520948df81}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_DISABLE\_IT\_BANK1@{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK1}}
\index{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK1@{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK1}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK1}{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT\+\_\+\+BANK1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR1 \&= $\sim$(uint32\+\_\+t)(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Disable the specified FLASH interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & \+: FLASH interrupt In case of Bank 1 This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item FLASH\+\_\+\+IT\+\_\+\+EOP\+\_\+\+BANK1 \+: End of FLASH Bank 1 Operation Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+WRPERR\+\_\+\+BANK1 \+: Write Protection Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+PGSERR\+\_\+\+BANK1 \+: Program Sequence Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+STRBERR\+\_\+\+BANK1 \+: Strobe Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+INCERR\+\_\+\+BANK1 \+: Inconsistency Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+OPERR\+\_\+\+BANK1 \+: Operation Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDPERR\+\_\+\+BANK1 \+: Read protection Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDSERR\+\_\+\+BANK1 \+: Read secure Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+SNECCERR\+\_\+\+BANK1 \+: Single ECC Error Correction on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+DBECCERR\+\_\+\+BANK1 \+: Double Detection ECC Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCEND\+\_\+\+BANK1 \+: CRC End on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCRDERR\+\_\+\+BANK1 \+: CRC Read error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+ALL\+\_\+\+BANK1 \+: All Bank 1 Interrupt sources\end{DoxyItemize}
In case of Bank 2, this parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item FLASH\+\_\+\+IT\+\_\+\+EOP\+\_\+\+BANK2 \+: End of FLASH Bank 2 Operation Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+WRPERR\+\_\+\+BANK2 \+: Write Protection Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+PGSERR\+\_\+\+BANK2 \+: Program Sequence Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+STRBERR\+\_\+\+BANK2 \+: Strobe Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+INCERR\+\_\+\+BANK2 \+: Inconsistency Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+OPERR\+\_\+\+BANK2 \+: Operation Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDPERR\+\_\+\+BANK2 \+: Read protection Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDSERR\+\_\+\+BANK2 \+: Read secure Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+SNECCERR\+\_\+\+BANK2 \+: Single ECC Error Correction on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+DBECCERR\+\_\+\+BANK2 \+: Double Detection ECC Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCEND\+\_\+\+BANK2 \+: CRC End on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCRDERR\+\_\+\+BANK2 \+: CRC Read error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+ALL\+\_\+\+BANK2 \+: All Bank 2 Interrupt sources \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em none} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00591}{591}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga0f6246e5e0b50f7cade3883eba4d3978}\label{group___f_l_a_s_h___exported___macros_ga0f6246e5e0b50f7cade3883eba4d3978}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_DISABLE\_IT\_BANK2@{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK2}}
\index{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK2@{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK2}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK2}{\_\_HAL\_FLASH\_DISABLE\_IT\_BANK2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+DISABLE\+\_\+\+IT\+\_\+\+BANK2(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR2 \&= $\sim$(uint32\+\_\+t)((\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+) \& 0x7\+FFFFFFFU))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00593}{593}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga13fa137a911f02a2f94fb9fb0762a340}\label{group___f_l_a_s_h___exported___macros_ga13fa137a911f02a2f94fb9fb0762a340}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_ENABLE\_IT@{\_\_HAL\_FLASH\_ENABLE\_IT}}
\index{\_\_HAL\_FLASH\_ENABLE\_IT@{\_\_HAL\_FLASH\_ENABLE\_IT}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_ENABLE\_IT}{\_\_HAL\_FLASH\_ENABLE\_IT}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga009e02a77f26c5b8ca6b81aff1b1794a}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT\+\_\+\+BANK1}}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00552}{552}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga009e02a77f26c5b8ca6b81aff1b1794a}\label{group___f_l_a_s_h___exported___macros_ga009e02a77f26c5b8ca6b81aff1b1794a}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_ENABLE\_IT\_BANK1@{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK1}}
\index{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK1@{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK1}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK1}{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT\+\_\+\+BANK1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR1 $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))}



Enable the specified FLASH interrupt. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+} & \+: FLASH interrupt In case of Bank 1 This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item FLASH\+\_\+\+IT\+\_\+\+EOP\+\_\+\+BANK1 \+: End of FLASH Bank 1 Operation Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+WRPERR\+\_\+\+BANK1 \+: Write Protection Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+PGSERR\+\_\+\+BANK1 \+: Program Sequence Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+STRBERR\+\_\+\+BANK1 \+: Strobe Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+INCERR\+\_\+\+BANK1 \+: Inconsistency Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+OPERR\+\_\+\+BANK1 \+: Operation Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDPERR\+\_\+\+BANK1 \+: Read protection Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDSERR\+\_\+\+BANK1 \+: Read secure Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+SNECCERR\+\_\+\+BANK1 \+: Single ECC Error Correction on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+DBECCERR\+\_\+\+BANK1 \+: Double Detection ECC Error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCEND\+\_\+\+BANK1 \+: CRC End on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCRDERR\+\_\+\+BANK1 \+: CRC Read error on Bank 1 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+ALL\+\_\+\+BANK1 \+: All Bank 1 Interrupt sources\end{DoxyItemize}
In case of Bank 2, this parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item FLASH\+\_\+\+IT\+\_\+\+EOP\+\_\+\+BANK2 \+: End of FLASH Bank 2 Operation Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+WRPERR\+\_\+\+BANK2 \+: Write Protection Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+PGSERR\+\_\+\+BANK2 \+: Program Sequence Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+STRBERR\+\_\+\+BANK2 \+: Strobe Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+INCERR\+\_\+\+BANK2 \+: Inconsistency Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+OPERR\+\_\+\+BANK2 \+: Operation Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDPERR\+\_\+\+BANK2 \+: Read protection Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+RDSERR\+\_\+\+BANK2 \+: Read secure Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+SNECCERR\+\_\+\+BANK2 \+: Single ECC Error Correction on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+DBECCERR\+\_\+\+BANK2 \+: Double Detection ECC Error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCEND\+\_\+\+BANK2 \+: CRC End on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+CRCRDERR\+\_\+\+BANK2 \+: CRC Read error on Bank 2 Interrupt source \item FLASH\+\_\+\+IT\+\_\+\+ALL\+\_\+\+BANK2 \+: All Bank 2 Interrupt sources \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em none} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00543}{543}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga0115393daf5e17fec58db2017a13784e}\label{group___f_l_a_s_h___exported___macros_ga0115393daf5e17fec58db2017a13784e}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_ENABLE\_IT\_BANK2@{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK2}}
\index{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK2@{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK2}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK2}{\_\_HAL\_FLASH\_ENABLE\_IT\_BANK2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+ENABLE\+\_\+\+IT\+\_\+\+BANK2(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$CR2 $\vert$= ((\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+) \& 0x7\+FFFFFFFU))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00545}{545}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga0d3dd161fecc0e47c9e109c7c28672c1}\label{group___f_l_a_s_h___exported___macros_ga0d3dd161fecc0e47c9e109c7c28672c1}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_GET\_FLAG@{\_\_HAL\_FLASH\_GET\_FLAG}}
\index{\_\_HAL\_FLASH\_GET\_FLAG@{\_\_HAL\_FLASH\_GET\_FLAG}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_GET\_FLAG}{\_\_HAL\_FLASH\_GET\_FLAG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___f_l_a_s_h___exported___macros_ga05f963e88e8746c33d403ef5a8ec3d17}{\+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG\+\_\+\+BANK1}}(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00652}{652}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_ga05f963e88e8746c33d403ef5a8ec3d17}\label{group___f_l_a_s_h___exported___macros_ga05f963e88e8746c33d403ef5a8ec3d17}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_GET\_FLAG\_BANK1@{\_\_HAL\_FLASH\_GET\_FLAG\_BANK1}}
\index{\_\_HAL\_FLASH\_GET\_FLAG\_BANK1@{\_\_HAL\_FLASH\_GET\_FLAG\_BANK1}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_GET\_FLAG\_BANK1}{\_\_HAL\_FLASH\_GET\_FLAG\_BANK1}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG\+\_\+\+BANK1(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$SR1, (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))}



Checks whether the specified FLASH flag is set or not. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+} & specifies the FLASH flag to check. In case of Bank 1 This parameter can be one of the following values \+: \begin{DoxyItemize}
\item FLASH\+\_\+\+FLAG\+\_\+\+BSY\+\_\+\+BANK1 \+: FLASH Bank 1 Busy flag \item FLASH\+\_\+\+FLAG\+\_\+\+WBNE\+\_\+\+BANK1 \+: Write Buffer Not Empty on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+QW\+\_\+\+BANK1 \+: Wait Queue on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRC\+\_\+\+BUSY\+\_\+\+BANK1 \+: CRC module is working on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+EOP\+\_\+\+BANK1 \+: End Of Program on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+WRPERR\+\_\+\+BANK1 \+: Write Protection Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+PGSERR\+\_\+\+BANK1 \+: Program Sequence Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+STRBER\+\_\+\+BANK1 \+: Program Alignment Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+INCERR\+\_\+\+BANK1 \+: Inconsistency Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+OPERR\+\_\+\+BANK1 \+: Operation Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDPERR\+\_\+\+BANK1 \+: Read Protection Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDSERR\+\_\+\+BANK1 \+: Read secure Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+SNECCE\+\_\+\+BANK1 \+: Single ECC Error Correction on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+DBECCE\+\_\+\+BANK1 \+: Double Detection ECC Error on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCEND\+\_\+\+BANK1 \+: CRC End on Bank 1 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCRDERR\+\_\+\+BANK1 \+: CRC Read error on Bank 1 flag\end{DoxyItemize}
In case of Bank 2 This parameter can be one of the following values \+: \begin{DoxyItemize}
\item FLASH\+\_\+\+FLAG\+\_\+\+BSY\+\_\+\+BANK2 \+: FLASH Bank 2 Busy flag \item FLASH\+\_\+\+FLAG\+\_\+\+WBNE\+\_\+\+BANK2 \+: Write Buffer Not Empty on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+QW\+\_\+\+BANK2 \+: Wait Queue on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRC\+\_\+\+BUSY\+\_\+\+BANK2 \+: CRC module is working on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+EOP\+\_\+\+BANK2 \+: End Of Program on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+WRPERR\+\_\+\+BANK2 \+: Write Protection Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+PGSERR\+\_\+\+BANK2 \+: Program Sequence Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+STRBER\+\_\+\+BANK2 \+: Program Alignment Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+INCERR\+\_\+\+BANK2 \+: Inconsistency Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+OPERR\+\_\+\+BANK2 \+: Operation Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDPERR\+\_\+\+BANK2 \+: Read Protection Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+RDSERR\+\_\+\+BANK2 \+: Read secure Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+SNECCE\+\_\+\+BANK2 \+: Single ECC Error Correction on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+DBECCE\+\_\+\+BANK2 \+: Double Detection ECC Error on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCEND\+\_\+\+BANK2 \+: CRC End on Bank 2 flag \item FLASH\+\_\+\+FLAG\+\_\+\+CRCRDERR\+\_\+\+BANK2 \+: CRC Read error on Bank 2 flag \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em The} & new state of FLASH\+\_\+\+FLAG (SET or RESET). \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00644}{644}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_gaa4f7e481b5cdc24a05d685e75ea605e9}\label{group___f_l_a_s_h___exported___macros_gaa4f7e481b5cdc24a05d685e75ea605e9}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_GET\_FLAG\_BANK2@{\_\_HAL\_FLASH\_GET\_FLAG\_BANK2}}
\index{\_\_HAL\_FLASH\_GET\_FLAG\_BANK2@{\_\_HAL\_FLASH\_GET\_FLAG\_BANK2}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_GET\_FLAG\_BANK2}{\_\_HAL\_FLASH\_GET\_FLAG\_BANK2}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+FLAG\+\_\+\+BANK2(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$SR2, ((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& 0x7\+FFFFFFFU)) == (((\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+) \& 0x7\+FFFFFFFU)))}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00646}{646}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}\label{group___f_l_a_s_h___exported___macros_gaa537e44d74ce35ff5bfef80edf03f895}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_GET\_LATENCY@{\_\_HAL\_FLASH\_GET\_LATENCY}}
\index{\_\_HAL\_FLASH\_GET\_LATENCY@{\_\_HAL\_FLASH\_GET\_LATENCY}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_GET\_LATENCY}{\_\_HAL\_FLASH\_GET\_LATENCY}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+GET\+\_\+\+LATENCY(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\+\_\+\+BIT}}((\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$ACR), \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}))}



Get the FLASH Latency. 


\begin{DoxyRetVals}{Return values}
{\em FLASH} & Latency The value of this parameter depend on device used within the same series \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00506}{506}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

\mbox{\Hypertarget{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}\label{group___f_l_a_s_h___exported___macros_gac1c9f459b798cc3700b90a6245df5a1a}} 
\index{FLASH Exported Macros@{FLASH Exported Macros}!\_\_HAL\_FLASH\_SET\_LATENCY@{\_\_HAL\_FLASH\_SET\_LATENCY}}
\index{\_\_HAL\_FLASH\_SET\_LATENCY@{\_\_HAL\_FLASH\_SET\_LATENCY}!FLASH Exported Macros@{FLASH Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_FLASH\_SET\_LATENCY}{\_\_HAL\_FLASH\_SET\_LATENCY}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+FLASH\+\_\+\+SET\+\_\+\+LATENCY(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga844ea28ba1e0a5a0e497f16b61ea306b}{FLASH}}-\/$>$ACR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5e44cbb084160a6004ca9951ec7318}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+))}



Set the FLASH Latency. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LATENCY\+\_\+\+\_\+} & FLASH Latency The value of this parameter depend on device used within the same series \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em none} & \\
\hline
\end{DoxyRetVals}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source_l00498}{498}} of file \mbox{\hyperlink{stm32h7xx__hal__flash_8h_source}{stm32h7xx\+\_\+hal\+\_\+flash.\+h}}.

