Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Wed Sep 21 10:58:34 2022
| Host         : c2 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_design_analysis -file ./report/systolic_array_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcu50
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                     Path #1                                                     |
+---------------------------+-----------------------------------------------------------------------------------------------------------------+
| Requirement               | 3.000                                                                                                           |
| Path Delay                | 2.193                                                                                                           |
| Logic Delay               | 2.179(100%)                                                                                                     |
| Net Delay                 | 0.014(0%)                                                                                                       |
| Clock Skew                | 0.000                                                                                                           |
| Slack                     | 0.787                                                                                                           |
| Clock Relationship        | Safely Timed                                                                                                    |
| Clock Group               | 1                                                                                                               |
| Logic Levels              | 6                                                                                                               |
| Routes                    | NA                                                                                                              |
| Logical Path              | DSP_A_B_DATA/CLK-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT/ALU_OUT[0] |
| Start Point Clock         | ap_clk                                                                                                          |
| End Point Clock           | ap_clk                                                                                                          |
| DSP Block                 | Seq                                                                                                             |
| BRAM                      | None                                                                                                            |
| IO Crossings              | 0                                                                                                               |
| SLR Crossings             | 0                                                                                                               |
| PBlocks                   | 0                                                                                                               |
| High Fanout               | 1                                                                                                               |
| Dont Touch                | 0                                                                                                               |
| Mark Debug                | 0                                                                                                               |
| Start Point Pin Primitive | DSP_A_B_DATA/CLK                                                                                                |
| End Point Pin Primitive   | DSP_OUTPUT/ALU_OUT[0]                                                                                           |
| Start Point Pin           | DSP_A_B_DATA_INST/CLK                                                                                           |
| End Point Pin             | DSP_OUTPUT_INST/ALU_OUT[0]                                                                                      |
+---------------------------+-----------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (5130, 1068)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+
| End Point Clock | Requirement |  5  |  6  |
+-----------------+-------------+-----+-----+
| ap_clk          | 3.000ns     | 232 | 768 |
+-----------------+-------------+-----+-----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  |
+------------+-----------------------------+-------------+
* Information not available. There are no nets crossing SLRs.


