Analysis & Synthesis report for 385_Final_Project
Sat May 07 15:54:51 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_next
 11. State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_state
 12. State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|i_next
 13. State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|i_state
 14. State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 15. State Machine - |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0
 23. Source assignments for labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_stdsync_sv6:stdsync2|labfinalsoc_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 27. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 28. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 30. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5hg1:auto_generated
 35. Source assignments for labfinalsoc:u0|labfinalsoc_sdram:sdram
 36. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux
 37. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 38. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux
 39. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 40. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002
 41. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003
 42. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004
 43. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005
 44. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006
 45. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007
 46. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008
 47. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009
 48. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010
 49. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011
 50. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012
 51. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013
 52. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014
 53. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015
 54. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016
 55. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017
 56. Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018
 57. Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller_001
 60. Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation
 63. Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states
 64. Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|clk_two_electric_boogaloo:game_clock
 65. Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board
 66. Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing:comb_1397
 67. Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing:next_piece
 68. Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:comb_1398
 69. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo
 70. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo
 71. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a
 72. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b
 74. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 76. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram
 77. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 79. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 80. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 81. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 82. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy
 83. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0
 84. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 85. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 86. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 87. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 88. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator
 89. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 90. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 91. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 92. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 93. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 94. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator
 95. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator
 96. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator
 97. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator
 98. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator
 99. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
100. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
101. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator
102. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator
103. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator
104. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator
105. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator
106. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
107. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
108. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
109. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent
112. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
115. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
118. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
121. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
124. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
127. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
130. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent
131. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor
132. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo
133. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent
134. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo
136. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent
137. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent
140. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent
143. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
146. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
149. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent
152. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent
155. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
156. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo
157. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent
158. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
159. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo
160. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent
161. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
162. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo
163. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent
164. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router|labfinalsoc_mm_interconnect_0_router_default_decode:the_default_decode
167. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001|labfinalsoc_mm_interconnect_0_router_001_default_decode:the_default_decode
168. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_002|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
169. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_003:router_003|labfinalsoc_mm_interconnect_0_router_003_default_decode:the_default_decode
170. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_004|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
171. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_005|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_006|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_007|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_008:router_008|labfinalsoc_mm_interconnect_0_router_008_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_009|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_010|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_011|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_012|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_013|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_014|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_015|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_016|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_017|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_018|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_019|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_020|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
188. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
189. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
198. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
199. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
200. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
201. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
202. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
203. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb
204. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
205. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb
206. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
207. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb
208. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
209. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb
210. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
211. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb
222. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
223. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb
224. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
225. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
226. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
227. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
228. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
229. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
230. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
232. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
233. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
234. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
235. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
236. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
237. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
238. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
239. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
240. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
241. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
242. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
243. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
244. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012
245. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013
246. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014
247. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015
248. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016
249. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017
250. Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018
251. Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller
252. Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
253. Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
254. Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller_001
255. Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
256. Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
257. Parameter Settings for Inferred Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0
258. scfifo Parameter Settings by Entity Instance
259. altsyncram Parameter Settings by Entity Instance
260. lpm_mult Parameter Settings by Entity Instance
261. Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
262. Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller_001"
263. Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
264. Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller"
265. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
266. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
267. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
268. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
269. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
270. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
271. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_008:router_008|labfinalsoc_mm_interconnect_0_router_008_default_decode:the_default_decode"
272. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_003:router_003|labfinalsoc_mm_interconnect_0_router_003_default_decode:the_default_decode"
273. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_002|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode"
274. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001|labfinalsoc_mm_interconnect_0_router_001_default_decode:the_default_decode"
275. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router|labfinalsoc_mm_interconnect_0_router_default_decode:the_default_decode"
276. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo"
277. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent"
278. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo"
279. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent"
280. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo"
281. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent"
282. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo"
283. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent"
284. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo"
285. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent"
286. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
287. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
288. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
289. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
290. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo"
291. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent"
292. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo"
293. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent"
294. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo"
295. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent"
296. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo"
297. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent"
298. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo"
299. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent"
300. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
301. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
302. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
303. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
305. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
306. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
307. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
308. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
309. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
310. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
311. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo"
312. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent"
313. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
314. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
315. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
316. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
317. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator"
318. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator"
319. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator"
320. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator"
321. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator"
322. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
323. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
324. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator"
325. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator"
326. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator"
327. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator"
328. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator"
329. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
330. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
331. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
332. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
333. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
334. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator"
335. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
336. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
337. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
338. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_spi_0:spi_0"
339. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_sdram:sdram|labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module"
340. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0"
341. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy"
342. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
343. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
344. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib"
345. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
346. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:labfinalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
347. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace"
348. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk"
349. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk"
350. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug"
351. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci"
352. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_test_bench:the_labfinalsoc_nios2_gen2_0_cpu_test_bench"
353. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0"
354. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic"
355. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart"
356. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_altpll_vg92:sd1"
357. Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0"
358. Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:comb_1398"
359. Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board"
360. Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|clk_two_electric_boogaloo:game_clock"
361. Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states"
362. Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation"
363. Port Connectivity Checks: "labfinalsoc:u0"
364. Post-Synthesis Netlist Statistics for Top Partition
365. Elapsed Time Per Partition
366. Analysis & Synthesis Messages
367. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 07 15:54:50 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; 385_Final_Project                           ;
; Top-level Entity Name              ; labfinaltop                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 8,656                                       ;
;     Total combinational functions  ; 7,933                                       ;
;     Dedicated logic registers      ; 2,693                                       ;
; Total registers                    ; 2693                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 11,392                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; labfinaltop        ; 385_Final_Project  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                      ; Library     ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; modulescoreToDecimal.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/modulescoreToDecimal.sv                                                                                 ;             ;
; statemachine.sv                                                                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/statemachine.sv                                                                                         ;             ;
; labfinalsoc/synthesis/labfinalsoc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v                                                                     ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_controller.v                                              ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v                                            ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv                                              ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v                                        ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v                  ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v                      ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv                                         ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv                           ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv                               ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv                         ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv                             ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv                           ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv                               ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv                         ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv                             ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv                                         ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv                            ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv                            ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv                            ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv                            ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv                                ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv                                          ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv                                     ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v                                                  ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v                                                  ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_timer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_timer.v                                                    ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v                                             ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v                                                    ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v                                                    ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.hex                                       ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v                                         ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v                                             ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v                                         ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v                              ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v                                                 ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v                                                  ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_key.v                                                      ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v                                                ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v                                               ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_generator_pio.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_generator_pio.v                                            ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v                                                 ; labfinalsoc ;
; labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv                                              ; labfinalsoc ;
; HexDriver.sv                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/HexDriver.sv                                                                                            ;             ;
; labfinaltop.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv                                                                                          ;             ;
; font_rom.sv                                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/font_rom.sv                                                                                             ;             ;
; clk_two.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv                                                                                              ;             ;
; drawing.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/drawing.sv                                                                                              ;             ;
; VGA_controller.sv                                                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/VGA_controller.sv                                                                                       ;             ;
; palette.sv                                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/palette.sv                                                                                              ;             ;
; SCORE_REG.sv                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/SCORE_REG.sv                                                                                            ;             ;
; gameboard_2.sv                                                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv                                                                                          ;             ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                 ;             ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                              ;             ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                               ;             ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                               ;             ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                               ;             ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                               ;             ;
; aglobal181.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                             ;             ;
; db/scfifo_9621.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/scfifo_9621.tdf                                                                                      ;             ;
; db/a_dpfifo_bb01.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf                                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/a_fefifo_7cf.tdf                                                                                     ;             ;
; db/cntr_337.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/cntr_337.tdf                                                                                         ;             ;
; db/altsyncram_dtn1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_dtn1.tdf                                                                                  ;             ;
; db/cntr_n2b.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/cntr_n2b.tdf                                                                                         ;             ;
; alt_jtag_atlantic.v                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                        ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                          ;             ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                             ;             ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                      ;             ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                ;             ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                             ;             ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                              ;             ;
; altrom.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                 ;             ;
; altram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                 ;             ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                               ;             ;
; db/altsyncram_s0c1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_s0c1.tdf                                                                                  ;             ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                  ;             ;
; db/altsyncram_0n61.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_0n61.tdf                                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                   ;             ;
; db/altsyncram_5hg1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_5hg1.tdf                                                                                  ;             ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                ; altera_sld  ;
; db/ip/sldd1d4dea1/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/alt_sld_fab.v                                                                         ; alt_sld_fab ;
; db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab ;
; db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab ;
; db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab ;
; db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab ;
; db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                           ;             ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                             ;             ;
; lpm_mult.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                               ;             ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                            ;             ;
; multcore.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                               ;             ;
; bypassff.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                               ;             ;
; altshift.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                               ;             ;
; db/mult_kks.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf                                                                                         ;             ;
; multcore.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                               ;             ;
; csa_add.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                                ;             ;
; mpar_add.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                               ;             ;
; muleabz.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                                ;             ;
; mul_lfrg.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                               ;             ;
; mul_boothc.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                             ;             ;
; alt_ded_mult.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                           ;             ;
; alt_ded_mult_y.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                         ;             ;
; dffpipe.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                ;             ;
; mpar_add.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                               ;             ;
; lpm_add_sub.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                            ;             ;
; addcore.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                ;             ;
; look_add.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                               ;             ;
; alt_stratix_add_sub.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                    ;             ;
; db/add_sub_upg.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Connie/Desktop/385_Final_Project/db/add_sub_upg.tdf                                                                                      ;             ;
; altshift.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                               ;             ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 8,656               ;
;                                             ;                     ;
; Total combinational functions               ; 7933                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 5132                ;
;     -- 3 input functions                    ; 1608                ;
;     -- <=2 input functions                  ; 1193                ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 7592                ;
;     -- arithmetic mode                      ; 341                 ;
;                                             ;                     ;
; Total registers                             ; 2693                ;
;     -- Dedicated logic registers            ; 2693                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 141                 ;
; Total memory bits                           ; 11392               ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Total PLLs                                  ; 1                   ;
;     -- PLLs                                 ; 1                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 2622                ;
; Total fan-out                               ; 39162               ;
; Average fan-out                             ; 3.53                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
; |labfinaltop                                                                                                                            ; 7933 (0)            ; 2693 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 141  ; 0            ; 0          ; |labfinaltop                                                                                                                                                                                                                                                                                                                                                                                                                                        ; labfinaltop                                         ; work         ;
;    |HexDriver:hex_driver0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|HexDriver:hex_driver0                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |HexDriver:hex_driver1|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|HexDriver:hex_driver1                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |HexDriver:hex_driver3|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|HexDriver:hex_driver3                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |HexDriver:hex_driver4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|HexDriver:hex_driver4                                                                                                                                                                                                                                                                                                                                                                                                                  ; HexDriver                                           ; work         ;
;    |labfinalsoc:u0|                                                                                                                     ; 7752 (0)            ; 2608 (0)                  ; 11392       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0                                                                                                                                                                                                                                                                                                                                                                                                                         ; labfinalsoc                                         ; labfinalsoc  ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                             ; labfinalsoc  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                           ; labfinalsoc  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                           ; labfinalsoc  ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                             ; labfinalsoc  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                           ; labfinalsoc  ;
;       |labfinalsoc_altpll_0:altpll_0|                                                                                                   ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                                           ; labfinalsoc_altpll_0                                ; labfinalsoc  ;
;          |labfinalsoc_altpll_0_altpll_vg92:sd1|                                                                                         ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_altpll_vg92:sd1                                                                                                                                                                                                                                                                                                                                                      ; labfinalsoc_altpll_0_altpll_vg92                    ; labfinalsoc  ;
;          |labfinalsoc_altpll_0_stdsync_sv6:stdsync2|                                                                                    ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                                 ; labfinalsoc_altpll_0_stdsync_sv6                    ; labfinalsoc  ;
;             |labfinalsoc_altpll_0_dffpipe_l2c:dffpipe3|                                                                                 ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_stdsync_sv6:stdsync2|labfinalsoc_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                                       ; labfinalsoc_altpll_0_dffpipe_l2c                    ; labfinalsoc  ;
;       |labfinalsoc_generator_pio:generator_pio|                                                                                         ; 2 (2)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio                                                                                                                                                                                                                                                                                                                                                                                 ; labfinalsoc_generator_pio                           ; labfinalsoc  ;
;       |labfinalsoc_hex_digits:hex_digits|                                                                                               ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_hex_digits:hex_digits                                                                                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_hex_digits                              ; labfinalsoc  ;
;       |labfinalsoc_hex_digits:noise_pio|                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_hex_digits:noise_pio                                                                                                                                                                                                                                                                                                                                                                                        ; labfinalsoc_hex_digits                              ; labfinalsoc  ;
;       |labfinalsoc_hex_digits:piece_pio|                                                                                                ; 19 (19)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_hex_digits:piece_pio                                                                                                                                                                                                                                                                                                                                                                                        ; labfinalsoc_hex_digits                              ; labfinalsoc  ;
;       |labfinalsoc_jtag_uart:jtag_uart|                                                                                                 ; 140 (36)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                         ; labfinalsoc_jtag_uart                               ; labfinalsoc  ;
;          |alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|                                                                    ; 53 (53)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                                   ; work         ;
;          |labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|                                                            ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_jtag_uart_scfifo_r                      ; labfinalsoc  ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                          ; scfifo                                              ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                               ; scfifo_9621                                         ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                          ; a_dpfifo_bb01                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                  ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                             ; cntr_337                                            ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                  ; altsyncram_dtn1                                     ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                    ; cntr_n2b                                            ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                          ; cntr_n2b                                            ; work         ;
;          |labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|                                                            ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_jtag_uart_scfifo_w                      ; labfinalsoc  ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                          ; scfifo                                              ; work         ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                                               ; scfifo_9621                                         ; work         ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                                          ; a_dpfifo_bb01                                       ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                  ; a_fefifo_7cf                                        ; work         ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                                             ; cntr_337                                            ; work         ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                                                  ; altsyncram_dtn1                                     ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                                                    ; cntr_n2b                                            ; work         ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                                          ; cntr_n2b                                            ; work         ;
;       |labfinalsoc_key:key|                                                                                                             ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_key:key                                                                                                                                                                                                                                                                                                                                                                                                     ; labfinalsoc_key                                     ; labfinalsoc  ;
;       |labfinalsoc_keycode:keycode|                                                                                                     ; 11 (11)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_keycode:keycode                                                                                                                                                                                                                                                                                                                                                                                             ; labfinalsoc_keycode                                 ; labfinalsoc  ;
;       |labfinalsoc_leds_pio:leds_pio|                                                                                                   ; 17 (17)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_leds_pio:leds_pio                                                                                                                                                                                                                                                                                                                                                                                           ; labfinalsoc_leds_pio                                ; labfinalsoc  ;
;       |labfinalsoc_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 1297 (0)            ; 708 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; labfinalsoc_mm_interconnect_0                       ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|                                                                        ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|                                                                           ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|                                                                            ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|                                                                            ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)           ; 170 (170)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 68 (68)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|                                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|                                                                              ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|                                                                              ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|                                              ; 3 (3)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                               ; labfinalsoc  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                          ; labfinalsoc  ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                          ; labfinalsoc  ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 9 (9)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                     ; labfinalsoc  ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 25 (25)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator                     ; labfinalsoc  ;
;          |altera_merlin_slave_agent:generator_pio_s1_agent|                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:hex_digits_s1_agent|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent                                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:keycode_s1_agent|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:leds_pio_s1_agent|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:noise_pio_s1_agent|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:piece_pio_s1_agent|                                                                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 16 (8)              ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                  ; altera_merlin_burst_uncompressor                    ; labfinalsoc  ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:usb_gpx_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:usb_irq_s1_agent|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:usb_rst_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                           ; labfinalsoc  ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:generator_pio_s1_translator|                                                                   ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:hex_digits_s1_translator|                                                                      ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 9 (9)               ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 8 (8)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:keycode_s1_translator|                                                                         ; 5 (5)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:leds_pio_s1_translator|                                                                        ; 7 (7)               ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:noise_pio_s1_translator|                                                                       ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:piece_pio_s1_translator|                                                                       ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator                                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:spi_0_spi_control_port_translator|                                                             ; 4 (4)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 5 (5)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:usb_gpx_s1_translator|                                                                         ; 8 (8)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:usb_irq_s1_translator|                                                                         ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:usb_rst_s1_translator|                                                                         ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator|                                         ; 6 (6)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                      ; labfinalsoc  ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 46 (46)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                         ; labfinalsoc  ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                                  ; altera_merlin_width_adapter                         ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; labfinalsoc_mm_interconnect_0_cmd_demux_001         ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                            ; 55 (51)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                            ; 47 (43)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                            ; 53 (49)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|                                                                            ; 30 (26)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|                                                                            ; 13 (9)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|                                                                            ; 11 (7)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|                                                                            ; 10 (6)              ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|                                                                            ; 29 (25)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 19 (15)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; labfinalsoc_mm_interconnect_0_cmd_mux               ; labfinalsoc  ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_router:router|                                                                                  ; 38 (38)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                             ; labfinalsoc_mm_interconnect_0_router                ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_router_001:router_001|                                                                          ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; labfinalsoc_mm_interconnect_0_router_001            ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015|                                                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux|                                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; labfinalsoc_mm_interconnect_0_rsp_demux             ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 170 (170)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                           ; labfinalsoc_mm_interconnect_0_rsp_mux               ; labfinalsoc  ;
;          |labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 83 (83)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_mm_interconnect_0_rsp_mux_001           ; labfinalsoc  ;
;       |labfinalsoc_nios2_gen2_0:nios2_gen2_0|                                                                                           ; 1034 (0)            ; 594 (0)                   ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_nios2_gen2_0                            ; labfinalsoc  ;
;          |labfinalsoc_nios2_gen2_0_cpu:cpu|                                                                                             ; 1034 (741)          ; 594 (323)                 ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; labfinalsoc_nios2_gen2_0_cpu                        ; labfinalsoc  ;
;             |labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|                                         ; 293 (37)            ; 271 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; labfinalsoc_nios2_gen2_0_cpu_nios2_oci              ; labfinalsoc  ;
;                |labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|                  ; 91 (0)              ; 96 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper    ; labfinalsoc  ;
;                   |labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|                 ; 6 (6)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk     ; labfinalsoc  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                             ; work         ;
;                   |labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|                       ; 81 (81)             ; 47 (43)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck                                                            ; labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck        ; labfinalsoc  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                             ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                             ; work         ;
;                   |sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|                                                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; sld_virtual_jtag_basic                              ; work         ;
;                |labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|                        ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg       ; labfinalsoc  ;
;                |labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|                          ; 33 (33)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break        ; labfinalsoc  ;
;                |labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|                          ; 8 (8)               ; 9 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug        ; labfinalsoc  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; altera_std_synchronizer                             ; work         ;
;                |labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|                                ; 114 (114)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem           ; labfinalsoc  ;
;                   |labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module   ; labfinalsoc  ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                          ; work         ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                     ; work         ;
;             |labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module ; labfinalsoc  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                        ; altsyncram_s0c1                                     ; work         ;
;             |labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|                          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module ; labfinalsoc  ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; altsyncram                                          ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                                                        ; altsyncram_s0c1                                     ; work         ;
;       |labfinalsoc_onchip_memory2_0:onchip_memory2_0|                                                                                   ; 1 (1)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                           ; labfinalsoc_onchip_memory2_0                        ; labfinalsoc  ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; altsyncram                                          ; work         ;
;             |altsyncram_5hg1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5hg1:auto_generated                                                                                                                                                                                                                                                                                                                  ; altsyncram_5hg1                                     ; work         ;
;       |labfinalsoc_sdram:sdram|                                                                                                         ; 266 (213)           ; 248 (156)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                 ; labfinalsoc_sdram                                   ; labfinalsoc  ;
;          |labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module|                                                ; 53 (53)             ; 92 (92)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                   ; labfinalsoc_sdram_input_efifo_module                ; labfinalsoc  ;
;       |labfinalsoc_spi_0:spi_0|                                                                                                         ; 113 (113)           ; 118 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_spi_0:spi_0                                                                                                                                                                                                                                                                                                                                                                                                 ; labfinalsoc_spi_0                                   ; labfinalsoc  ;
;       |labfinalsoc_timer:timer|                                                                                                         ; 215 (215)           ; 216 (216)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                 ; labfinalsoc_timer                                   ; labfinalsoc  ;
;       |labfinalsoc_usb_gpx:usb_irq|                                                                                                     ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq                                                                                                                                                                                                                                                                                                                                                                                             ; labfinalsoc_usb_gpx                                 ; labfinalsoc  ;
;       |labfinalsoc_usb_rst:usb_rst|                                                                                                     ; 5 (5)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_usb_rst:usb_rst                                                                                                                                                                                                                                                                                                                                                                                             ; labfinalsoc_usb_rst                                 ; labfinalsoc  ;
;       |vga_text_avl_interface:vga_text_mode_controller_0|                                                                               ; 4573 (531)          ; 511 (22)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0                                                                                                                                                                                                                                                                                                                                                                       ; vga_text_avl_interface                              ; labfinalsoc  ;
;          |drawing:comb_1397|                                                                                                            ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing:comb_1397                                                                                                                                                                                                                                                                                                                                                     ; drawing                                             ; work         ;
;          |drawing:next_piece|                                                                                                           ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing:next_piece                                                                                                                                                                                                                                                                                                                                                    ; drawing                                             ; work         ;
;          |font_rom:comb_1398|                                                                                                           ; 111 (111)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:comb_1398                                                                                                                                                                                                                                                                                                                                                    ; font_rom                                            ; work         ;
;          |gameboard_2:game_board|                                                                                                       ; 3557 (3557)         ; 399 (399)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board                                                                                                                                                                                                                                                                                                                                                ; gameboard_2                                         ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                        ; lpm_mult                                            ; work         ;
;             |mult_kks:auto_generated|                                                                                                   ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated                                                                                                                                                                                                                                                                                                                                ; mult_kks                                            ; work         ;
;          |palette:level_colors|                                                                                                         ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|palette:level_colors                                                                                                                                                                                                                                                                                                                                                  ; palette                                             ; work         ;
;          |scoreToDecimal:scoreconverter|                                                                                                ; 64 (64)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|scoreToDecimal:scoreconverter                                                                                                                                                                                                                                                                                                                                         ; scoreToDecimal                                      ; work         ;
;          |score_reg:char_code|                                                                                                          ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score_reg:char_code                                                                                                                                                                                                                                                                                                                                                   ; score_reg                                           ; work         ;
;          |statemachine:game_states|                                                                                                     ; 134 (70)            ; 67 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states                                                                                                                                                                                                                                                                                                                                              ; statemachine                                        ; work         ;
;             |clk_two_electric_boogaloo:game_clock|                                                                                      ; 64 (64)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|clk_two_electric_boogaloo:game_clock                                                                                                                                                                                                                                                                                                         ; clk_two_electric_boogaloo                           ; work         ;
;          |vga_controller:text_writing_controller_instantiation|                                                                         ; 46 (46)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation                                                                                                                                                                                                                                                                                                                  ; vga_controller                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 153 (1)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 152 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 152 (0)             ; 85 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                    ; alt_sld_fab                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 152 (1)             ; 85 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 151 (0)             ; 79 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 151 (109)           ; 79 (51)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                       ; sld_jtag_hub                                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                               ; sld_rom_sr                                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                             ; sld_shadow_jsm                                      ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                             ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                             ;
; labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5hg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 4            ; 32           ; --           ; --           ; 128  ; labfinalsoc_onchip_memory2_0.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File  ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                  ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |labfinaltop|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                  ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0                                                                                                                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altpll                             ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0                                                                                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio                                                                                                                                                                                                              ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_hex_digits:hex_digits                                                                                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_irq_mapper:irq_mapper                                                                                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart                                                                                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_key:key                                                                                                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_keycode:keycode                                                                                                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_leds_pio:leds_pio                                                                                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                   ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                              ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                         ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                    ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                            ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                        ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                            ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent                                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator                                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo                                                                                                                                                   ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator                                                                                                                                              ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent                                                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator                                                                                                                                                 ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent                                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo                                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                            ; labfinalsoc.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                         ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent                                                                                                                                                         ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                             ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent                                                                                                                                                         ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router                                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_002                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_003:router_003                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_004                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_005                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_006                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_007                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_008:router_008                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_009                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_010                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_011                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_012                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_013                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_014                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_015                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_016                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_017                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_018                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_019                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_020                                                                                                                                                  ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                    ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                            ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                             ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                   ; labfinalsoc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                   ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                 ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                             ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                   ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent                                                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator                                                                                                                                                 ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent                                                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator                                                                                                                                                 ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent                                                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo                                                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator                                                                                                                                                 ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo                                                                                                                      ; labfinalsoc.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator                                                                                                                 ; labfinalsoc.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu                                                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_hex_digits:noise_pio                                                                                                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                        ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_hex_digits:piece_pio                                                                                                                                                                                                                     ; labfinalsoc.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                               ; labfinalsoc.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                           ; labfinalsoc.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram                                                                                                                                                                                                                              ; labfinalsoc.qsys ;
; Altera ; altera_avalon_spi                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_spi_0:spi_0                                                                                                                                                                                                                              ; labfinalsoc.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                ; labfinalsoc.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_timer:timer                                                                                                                                                                                                                              ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx                                                                                                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq                                                                                                                                                                                                                          ; labfinalsoc.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |labfinaltop|labfinalsoc:u0|labfinalsoc_usb_rst:usb_rst                                                                                                                                                                                                                          ; labfinalsoc.qsys ;
+--------+------------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_next                   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_state                                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000             ;
+------------+------------+------------+------------+------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                      ;
+------------+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|i_state                     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                 ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+----------------------+--------------------+---------------+-----------------+---------------------+---------------------+-------------------+-------------------+----------------------+------------------------+-------------------+----------------+-------------------+------------------+----------------+--------------+-----------------------+-----------------------+----------------------+----------------------+---------------------+------------------+
; Name                   ; State.S_LOGO ; State.S_PIECE_INSERT ; State.S_PIECE_LOAD ; State.S_STALL ; State.S_ENDGAME ; State.S_HOLDPIECE_3 ; State.S_HOLDPIECE_2 ; State.S_HOLDPIECE ; State.S_CLEARLINE ; State.S_CLEARLINEACT ; State.S_CLEARLINECHECK ; State.S_NONEINPUT ; State.S_KONAMI ; State.S_MOVERIGHT ; State.S_MOVELEFT ; State.S_FALL_2 ; State.S_FALL ; State.S_ROTATERIGHT_2 ; State.S_ROTATERIGHT_1 ; State.S_ROTATELEFT_2 ; State.S_ROTATELEFT_1 ; State.S_PIECEPLACED ; State.S_CLEARALL ;
+------------------------+--------------+----------------------+--------------------+---------------+-----------------+---------------------+---------------------+-------------------+-------------------+----------------------+------------------------+-------------------+----------------+-------------------+------------------+----------------+--------------+-----------------------+-----------------------+----------------------+----------------------+---------------------+------------------+
; State.S_CLEARALL       ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 0                ;
; State.S_PIECEPLACED    ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 1                   ; 1                ;
; State.S_ROTATELEFT_1   ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 1                    ; 0                   ; 1                ;
; State.S_ROTATELEFT_2   ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 1                    ; 0                    ; 0                   ; 1                ;
; State.S_ROTATERIGHT_1  ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 1                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_ROTATERIGHT_2  ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 1                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_FALL           ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 1            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_FALL_2         ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 1              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_MOVELEFT       ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 1                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_MOVERIGHT      ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 1                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_KONAMI         ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 1              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_NONEINPUT      ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 1                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_CLEARLINECHECK ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 1                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_CLEARLINEACT   ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 1                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_CLEARLINE      ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 1                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_HOLDPIECE      ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 1                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_HOLDPIECE_2    ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 1                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_HOLDPIECE_3    ; 0            ; 0                    ; 0                  ; 0             ; 0               ; 1                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_ENDGAME        ; 0            ; 0                    ; 0                  ; 0             ; 1               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_STALL          ; 0            ; 0                    ; 0                  ; 1             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_PIECE_LOAD     ; 0            ; 0                    ; 1                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_PIECE_INSERT   ; 0            ; 1                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
; State.S_LOGO           ; 1            ; 0                    ; 0                  ; 0             ; 0               ; 0                   ; 0                   ; 0                 ; 0                 ; 0                    ; 0                      ; 0                 ; 0              ; 0                 ; 0                ; 0              ; 0            ; 0                     ; 0                     ; 0                    ; 0                    ; 0                   ; 1                ;
+------------------------+--------------+----------------------+--------------------+---------------+-----------------+---------------------+---------------------+-------------------+-------------------+----------------------+------------------------+-------------------+----------------+-------------------+------------------+----------------+--------------+-----------------------+-----------------------+----------------------+----------------------+---------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 46                                                                                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_chipselect_pre                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_readdata_pre[14..31]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator|av_readdata_pre[16..31]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2..6,8,11,13,16,19,23,24,26..28,31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator|av_readdata_pre[0..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[1..31]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[1..31]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[0,4..31]                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ipending_reg[0,4..31]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[2..31]                                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[8..31]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2..31]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1..31]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                 ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                 ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                    ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                    ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][88]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,7,9,10,12,14,15,17,18,20..22,25,29]                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[3][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[0][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[3][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[0][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[3][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[0][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[3][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[0][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[2][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[1][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[2][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[1][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[2][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[1][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[2][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[1][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[1][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[2][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[1][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[2][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[1][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[2][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[1][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[2][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[0][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[3][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[0][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[3][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[0][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[3][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryLEFT[0][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|preliminaryRIGHT[3][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[3][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[0][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[3][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[0][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[3][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[0][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[3][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[0][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[2][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[1][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[2][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[1][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[2][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[1][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[2][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[1][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[1][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[2][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[1][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[2][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[1][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[2][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[1][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[2][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[0][3]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[3][0]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[0][2]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[3][1]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[0][1]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[3][2]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelLEFT[0][0]                                                                                                                                                                                                                                                                          ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|delayedprelRIGHT[3][3]                                                                                                                                                                                                                                                                         ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                                 ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|waitrequest_reset_override                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                                          ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                       ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator|waitrequest_reset_override                                                                                                                                                                                                         ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                   ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                      ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                     ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score[1,2]                                                                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score[0]                                                                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[1..7]                                                                                                                                                                                                                                        ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[1..7]                                                                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[0]                                                                                                                                                                                                                                                                                                                     ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][52]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                           ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                  ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                             ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                            ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score[0]                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                ; Merged with labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][1]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][3]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][5]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][7]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][9]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][11]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][13]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][15]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][17]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][1]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][3]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][5]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][7]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][9]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][11]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][13]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][15]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][17]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][19]                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[23][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[24][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[25][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[26][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[27][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[28][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[29][19]                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State.S_PIECEPLACED                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State.S_FALL_2                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State.S_NONEINPUT                                                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State~2                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State~3                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State~4                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State~5                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|State~6                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_count[2]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                             ;
; Total Number of Removed Registers = 1910                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                        ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                     ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][1]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][1],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][1],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][1]                                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][3]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][3],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][3],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][3]                                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][5]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][5],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][5],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][5]                                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][7]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][7],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][7],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][7]                                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][9]                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][9],                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][9],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][9]                                                                                                                                                                                                                                                                              ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][11]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][11],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][11],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][11]                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][13]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][13],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][13],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][13]                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][15]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][15],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][15],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][15]                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[0][19]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][19],                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][19],                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][19]                                                                                                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                                                                                            ; Lost Fanouts                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                         ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                 ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                                ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                   ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                            ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                    ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                          ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                               ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port clock_enable ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                      ;                                ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                   ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[1]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[30]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[29]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[28]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[27]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[26]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[25]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[24]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[23]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[22]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[21]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[20]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[19]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[18]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[17]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[16]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[14]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[12]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[11]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[10]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[8]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[7]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[6]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[5]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[4]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[1]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[4]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[3]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[2]                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[31]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[30]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[29]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[28]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[27]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[26]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[25]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[24]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[23]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[22]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[21]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[20]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[19]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[18]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[17]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[16]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[15]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[14]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[13]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[12]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[11]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[10]                                                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[9]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio|readdata[8]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                            ; Lost Fanouts                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][88]                                                                                                                                                                                                                            ; Lost Fanouts                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][88]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][87]                                                                                                                                                                                                                            ; Lost Fanouts                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                            ; Lost Fanouts                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][85]                                                                                                                                                                                                                            ; Lost Fanouts                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][85]                                                                                                                                                                                                                              ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx|readdata[0]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                 ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[31]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[30]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[29]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[28]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[27]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[26]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[25]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[24]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[23]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[22]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[21]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[20]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[19]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[18]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[17]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[16]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[14]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                          ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                         ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                   ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                  ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                        ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                          ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                     ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                         ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[12]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[11]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[10]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[8]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[7]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[6]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[5]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[1][17]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[2][17]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[3][17]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[4][17]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[5][17]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[6][17]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[7][17]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[8][17]                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[9][17]                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[10][17]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[11][17]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[12][17]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[13][17]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[14][17]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[15][17]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[16][17]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[17][17]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[18][17]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[19][17]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[20][17]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[21][17]                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|board_data[22][17]                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_usb_gpx:usb_irq|readdata[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count_zero_flag                                                                                                                                                                                                                                               ; Stuck at VCC                   ; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|share_count[0]                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                      ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2693  ;
; Number of registers using Synchronous Clear  ; 425   ;
; Number of registers using Synchronous Load   ; 274   ;
; Number of registers using Asynchronous Clear ; 1590  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1606  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                      ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                      ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                      ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                      ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[6]                                                                                                                                                                                                                                                                      ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[8]                                                                                                                                                                                                                                                                      ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                      ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[14]                                                                                                                                                                                                                                                                     ; 3       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                     ; 3       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                 ; 1       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                   ; 51      ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                    ; 9       ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                  ; 4       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                               ; 11      ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 138     ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                   ; 3       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|waitrequest_reset_override                                                                                                                                                                            ; 9       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                      ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                       ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                       ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                       ; 2       ;
; labfinalsoc:u0|labfinalsoc_sdram:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                       ; 2       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; 11      ;
; labfinalsoc:u0|labfinalsoc_spi_0:spi_0|spi_slave_select_reg[0]                                                                                                                                                                                                                                                                  ; 2       ;
; labfinalsoc:u0|labfinalsoc_spi_0:spi_0|stateZero                                                                                                                                                                                                                                                                                ; 1       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                ; 1       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                ; 4       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                   ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                   ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                               ; 2       ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                            ; 10      ;
; labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; labfinalsoc:u0|labfinalsoc_spi_0:spi_0|spi_slave_select_holding_reg[0]                                                                                                                                                                                                                                                          ; 1       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                ; 1       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                          ; 2       ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                          ; 2       ;
; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                          ; 2       ;
; labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                         ; 2       ;
; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                   ; 3       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                ; 1       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[0]                                                                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[1]                                                                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[2]                                                                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[3]                                                                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; 1       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[14]                                                                                                                                                                                                                                                           ; 2       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[15]                                                                                                                                                                                                                                                           ; 2       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[9]                                                                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[8]                                                                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|labfinalsoc_timer:timer|period_halfword_0_register[6]                                                                                                                                                                                                                                                            ; 2       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                     ; 1       ;
; labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 82                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|ground_counter[3]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator|wait_latency_counter[0]                                                                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|D_iw[23]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_spi_0:spi_0|shift_reg[5]                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|clk_two_electric_boogaloo:game_clock|counter[24]                                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|d_writedata[27]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|sandbox[1][2]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|sandboxUD[2]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|sandboxLR[4]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_spi_0:spi_0|data_to_cpu[14]                                                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_spi_0:spi_0|data_to_cpu[9]                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_spi_0:spi_0|data_to_cpu[1]                                                                                                                                                                                                                                                                                                                              ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_spi_0:spi_0|data_to_cpu[3]                                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                               ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_dqm[1]                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|LEVEL[2]                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_addr[8]                                                                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                                                                                              ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|green[3]                                                                                                                                                                                                                                                                                                          ;
; 18:1               ; 4 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|blue[3]                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|numberoflines[3]                                                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|m_data[8]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                                                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; No         ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|Mux6                                                                                                                                                                                                                                                                                                              ;
; 10:1               ; 30 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|Mux68                                                                                                                                                                                                                                                                                      ;
; 10:1               ; 30 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|Mux137                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 30 bits   ; 180 LEs       ; 180 LEs              ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|Mux183                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 30 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|Mux108                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|Mux47                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board|Mux146                                                                                                                                                                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|Selector35                                                                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_sdram:sdram|Selector27                                                                                                                                                                                                                                                                                                                                  ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                                  ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |labfinaltop|labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_stdsync_sv6:stdsync2|labfinalsoc_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5hg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_sdram:sdram ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                     ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                  ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                             ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                          ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_009 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_011 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_012 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_013 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_014 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_015 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_016 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_017 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux_018 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                         ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                      ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                 ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                                                                                                                      ;
; vlines         ; 1000001100 ; Unsigned Binary                                                                                                                      ;
+----------------+------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states ;
+----------------------+----------+------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value    ; Type                                                                                                 ;
+----------------------+----------+------------------------------------------------------------------------------------------------------+
; KONAMI_KEYCODE       ; 00011000 ; Unsigned Binary                                                                                      ;
; LEFT_KEYCODE         ; 00000100 ; Unsigned Binary                                                                                      ;
; RIGHT_KEYCODE        ; 00000111 ; Unsigned Binary                                                                                      ;
; LEFT_ROTATE_KEYCODE  ; 00010100 ; Unsigned Binary                                                                                      ;
; RIGHT_ROTATE_KEYCODE ; 00011010 ; Unsigned Binary                                                                                      ;
; SOFT_DROP_KEYCODE    ; 00010110 ; Unsigned Binary                                                                                      ;
; HOLDPIECE_KEYCODE    ; 00001111 ; Unsigned Binary                                                                                      ;
; CLEARALL_KEYCODE     ; 00010011 ; Unsigned Binary                                                                                      ;
; HARD_DROP_KEYCODE    ; 00101100 ; Unsigned Binary                                                                                      ;
+----------------------+----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|clk_two_electric_boogaloo:game_clock ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                                                            ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; LEVEL_7        ; 13000000 ; Signed Integer                                                                                                                                  ;
; LEVEL_6        ; 18000000 ; Signed Integer                                                                                                                                  ;
; LEVEL_5        ; 23000000 ; Signed Integer                                                                                                                                  ;
; LEVEL_4        ; 28000000 ; Signed Integer                                                                                                                                  ;
; LEVEL_3        ; 33000000 ; Signed Integer                                                                                                                                  ;
; LEVEL_2        ; 38000000 ; Signed Integer                                                                                                                                  ;
; LEVEL_1        ; 43000000 ; Signed Integer                                                                                                                                  ;
; LEVEL_0        ; 48000000 ; Signed Integer                                                                                                                                  ;
; SOFT_DROP      ; 700000   ; Signed Integer                                                                                                                                  ;
; HARD_DROP      ; 5000     ; Signed Integer                                                                                                                                  ;
+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
; DEFAULTPOSLR   ; 6     ; Signed Integer                                                                                              ;
; DEFAULTPOSUD   ; 4     ; Signed Integer                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing:comb_1397 ;
+----------------+----------------------------------------------------------------------------------+-----------------------------+
; Parameter Name ; Value                                                                            ; Type                        ;
+----------------+----------------------------------------------------------------------------------+-----------------------------+
; ADDR_WIDTH     ; 6                                                                                ; Signed Integer              ;
; DATA_WIDTH     ; 32                                                                               ; Signed Integer              ;
; ROM            ; (10101010101010101010101010101010,10101010101010101010101010101010,1010101010101 ; Array/Record                ;
; ROM            ; 0101010101010101010,10101010101010101010101010101010,101010101010101010101010101 ;                             ;
; ROM            ; 01010,10101010101010101010101010101010,10101010101010101010101010101010,10101010 ;                             ;
; ROM            ; 101010101010101010101010,10101010101010101010101010101010,1010101010101010101010 ;                             ;
; ROM            ; 1010101010,10101010101010101010101010101010,10101010101010101010101010101010,101 ;                             ;
; ROM            ; 01010101010101010101010101010,10101010101010101010101010101010,10101010101010101 ;                             ;
; ROM            ; 010101010101010,10101010101010101010101010101010,1000000000000000000000000000000 ;                             ;
; ROM            ; 0,10000000000000000000000000000000,10000011111111000000000000000000,100000111111 ;                             ;
; ROM            ; 11000000000000000000,10000011110000000000000000000000,10000011110000000000000000 ;                             ;
; ROM            ; 000000,10000000000000000000000000000000,10000000000000000000000000000000,1000000 ;                             ;
; ROM            ; 0000000000000000000000000,10000000000000000000000000000000,100000000000000000000 ;                             ;
; ROM            ; 00000000000,10000000000000000000000000000000,10000000000000000000000000000000,10 ;                             ;
; ROM            ; 000000000000000000000000000000,10000000000000000000000000000000,1010101010101010 ;                             ;
; ROM            ; 1010101010101010,10010101010101010101010101010101,100101010101010101010101010101 ;                             ;
; ROM            ; 01,10010111111111010101010101010101,10010111111111010101010101010101,10010111110 ;                             ;
; ROM            ; 101010101010101010101,10010111110101010101010101010101,1001010101010101010101010 ;                             ;
; ROM            ; 1010101,10010101010101010101010101010101,10010101010101010101010101010101,100101 ;                             ;
; ROM            ; 01010101010101010101010101,10010101010101010101010101010101,10010101010101010101 ;                             ;
; ROM            ; 010101010101,10010101010101010101010101010101,10010101010101010101010101010101,1 ;                             ;
; ROM            ; 0010101010101010101010101010101,10101010101010101010101010101010,100000000000000 ;                             ;
; ROM            ; 00000000000000000,10000000000000000000000000000000,10000011111111111111111111111 ;                             ;
; ROM            ; 100,10000011111111111111111111111100,10000011111111111111111111111100,1000001111 ;                             ;
; ROM            ; 1111111111111111111100,10000011111111111111111111111100,100000111111111111111111 ;                             ;
; ROM            ; 11111100,10000011111111111111111111111100,10000011111111111111111111111100,10000 ;                             ;
; ROM            ; 011111111111111111111111100,10000011111111111111111111111100,1000001111111111111 ;                             ;
; ROM            ; 1111111111100,10000011111111111111111111111100,10000000000000000000000000000000, ;                             ;
;                ; 10101010101010101010101010101010)                                                ;                             ;
+----------------+----------------------------------------------------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing:next_piece ;
+----------------+----------------------------------------------------------------------------------+------------------------------+
; Parameter Name ; Value                                                                            ; Type                         ;
+----------------+----------------------------------------------------------------------------------+------------------------------+
; ADDR_WIDTH     ; 6                                                                                ; Signed Integer               ;
; DATA_WIDTH     ; 32                                                                               ; Signed Integer               ;
; ROM            ; (10101010101010101010101010101010,10101010101010101010101010101010,1010101010101 ; Array/Record                 ;
; ROM            ; 0101010101010101010,10101010101010101010101010101010,101010101010101010101010101 ;                              ;
; ROM            ; 01010,10101010101010101010101010101010,10101010101010101010101010101010,10101010 ;                              ;
; ROM            ; 101010101010101010101010,10101010101010101010101010101010,1010101010101010101010 ;                              ;
; ROM            ; 1010101010,10101010101010101010101010101010,10101010101010101010101010101010,101 ;                              ;
; ROM            ; 01010101010101010101010101010,10101010101010101010101010101010,10101010101010101 ;                              ;
; ROM            ; 010101010101010,10101010101010101010101010101010,1000000000000000000000000000000 ;                              ;
; ROM            ; 0,10000000000000000000000000000000,10000011111111000000000000000000,100000111111 ;                              ;
; ROM            ; 11000000000000000000,10000011110000000000000000000000,10000011110000000000000000 ;                              ;
; ROM            ; 000000,10000000000000000000000000000000,10000000000000000000000000000000,1000000 ;                              ;
; ROM            ; 0000000000000000000000000,10000000000000000000000000000000,100000000000000000000 ;                              ;
; ROM            ; 00000000000,10000000000000000000000000000000,10000000000000000000000000000000,10 ;                              ;
; ROM            ; 000000000000000000000000000000,10000000000000000000000000000000,1010101010101010 ;                              ;
; ROM            ; 1010101010101010,10010101010101010101010101010101,100101010101010101010101010101 ;                              ;
; ROM            ; 01,10010111111111010101010101010101,10010111111111010101010101010101,10010111110 ;                              ;
; ROM            ; 101010101010101010101,10010111110101010101010101010101,1001010101010101010101010 ;                              ;
; ROM            ; 1010101,10010101010101010101010101010101,10010101010101010101010101010101,100101 ;                              ;
; ROM            ; 01010101010101010101010101,10010101010101010101010101010101,10010101010101010101 ;                              ;
; ROM            ; 010101010101,10010101010101010101010101010101,10010101010101010101010101010101,1 ;                              ;
; ROM            ; 0010101010101010101010101010101,10101010101010101010101010101010,100000000000000 ;                              ;
; ROM            ; 00000000000000000,10000000000000000000000000000000,10000011111111111111111111111 ;                              ;
; ROM            ; 100,10000011111111111111111111111100,10000011111111111111111111111100,1000001111 ;                              ;
; ROM            ; 1111111111111111111100,10000011111111111111111111111100,100000111111111111111111 ;                              ;
; ROM            ; 11111100,10000011111111111111111111111100,10000011111111111111111111111100,10000 ;                              ;
; ROM            ; 011111111111111111111111100,10000011111111111111111111111100,1000001111111111111 ;                              ;
; ROM            ; 1111111111100,10000011111111111111111111111100,10000000000000000000000000000000, ;                              ;
;                ; 10101010101010101010101010101010)                                                ;                              ;
+----------------+----------------------------------------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:comb_1398 ;
+----------------+----------------------------------------------------------------------------------+------------------------------+
; Parameter Name ; Value                                                                            ; Type                         ;
+----------------+----------------------------------------------------------------------------------+------------------------------+
; ADDR_WIDTH     ; 8                                                                                ; Signed Integer               ;
; DATA_WIDTH     ; 8                                                                                ; Signed Integer               ;
; ROM            ; (00000000,00000000,01111100,11000110,11000110,11001110,11011110,11110110,1110011 ; Array/Record                 ;
; ROM            ; 0,11000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                              ;
; ROM            ; 00,00011000,00111000,01111000,00011000,00011000,00011000,00011000,00011000,00011 ;                              ;
; ROM            ; 000,01111110,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                              ;
; ROM            ; 0110,00000110,00001100,00011000,00110000,01100000,11000000,11000110,11111110,000 ;                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,00000110,00 ;                              ;
; ROM            ; 000110,00111100,00000110,00000110,00000110,11000110,01111100,00000000,00000000,0 ;                              ;
; ROM            ; 0000000,00000000,00000000,00000000,00001100,00011100,00111100,01101100,11001100, ;                              ;
; ROM            ; 11111110,00001100,00001100,00001100,00011110,00000000,00000000,00000000,00000000 ;                              ;
; ROM            ; ,00000000,00000000,11111110,11000000,11000000,11000000,11111100,00000110,0000011 ;                              ;
; ROM            ; 0,00000110,11000110,01111100,00000000,00000000,00000000,00000000,00000000,000000 ;                              ;
; ROM            ; 00,00111000,01100000,11000000,11000000,11111100,11000110,11000110,11000110,11000 ;                              ;
; ROM            ; 110,01111100,00000000,00000000,00000000,00000000,00000000,00000000,11111110,1100 ;                              ;
; ROM            ; 0110,00000110,00000110,00001100,00011000,00110000,00110000,00110000,00110000,000 ;                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,01111100,11000110,11000110,11 ;                              ;
; ROM            ; 000110,01111100,11000110,11000110,11000110,11000110,01111100,00000000,00000000,0 ;                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,11000110,01111110, ;                              ;
; ROM            ; 00000110,00000110,00000110,00001100,01111000,00000000,00000000,00000000,00000000 ;                              ;
; ROM            ; ,00000000,00000000,00111100,01100110,11000010,11000000,11000000,11000000,1100000 ;                              ;
; ROM            ; 0,11000010,01100110,00111100,00000000,00000000,00000000,00000000,00000000,000000 ;                              ;
; ROM            ; 00,11111110,01100110,01100010,01101000,01111000,01101000,01100000,01100010,01100 ;                              ;
; ROM            ; 110,11111110,00000000,00000000,00000000,00000000,00000000,00000000,01111100,1100 ;                              ;
; ROM            ; 0110,11000110,11000110,11000110,11000110,11000110,11000110,11000110,01111100,000 ;                              ;
; ROM            ; 00000,00000000,00000000,00000000,00000000,00000000,11111100,01100110,01100110,01 ;                              ;
; ROM            ; 100110,01111100,01101100,01100110,01100110,01100110,11100110,00000000,00000000,0 ;                              ;
; ROM            ; 0000000,00000000,00000000,00000000,01111100,11000110,11000110,01100000,00111000, ;                              ;
; ROM            ; 00001100,00000110,11000110,11000110,01111100,00000000,00000000,00000000,00000000 ;                              ;
; ROM            ; ,00000000,00000000,00000000,00000000,00000000,00000000,00000000,00000000,0000000 ;                              ;
;                ; 0,00000000,00000000,00000000,00000000,00000000,00000000,00000000)                ;                              ;
+----------------+----------------------------------------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                               ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                            ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; INIT_FILE      ; labfinalsoc_onchip_memory2_0.hex ; String                                                ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                        ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                     ;
; WIDTH_A                            ; 32                               ; Signed Integer                                              ;
; WIDTHAD_A                          ; 2                                ; Signed Integer                                              ;
; NUMWORDS_A                         ; 4                                ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                     ;
; WIDTH_B                            ; 1                                ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                        ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                     ;
; INIT_FILE                          ; labfinalsoc_onchip_memory2_0.hex ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 4                                ; Signed Integer                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                     ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_5hg1                  ; Untyped                                                     ;
+------------------------------------+----------------------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                   ;
; UAV_ADDRESS_W               ; 28    ; Signed Integer                                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                   ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 28    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                           ;
; ID                        ; 1     ; Signed Integer                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 28    ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 5     ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 5     ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 50    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 71    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 72    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                        ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                        ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                        ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                        ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                        ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                        ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                        ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                        ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                        ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                        ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                        ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                        ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                        ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                        ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                        ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 66    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 73    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 28    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router|labfinalsoc_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001|labfinalsoc_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 5     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 12    ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_002|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_003:router_003|labfinalsoc_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_004|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_005|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_006|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_007|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_008:router_008|labfinalsoc_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_009|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_010|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_011|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_012|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_013|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_014|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_015|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_016|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_017|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_018|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_019|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_020|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 55    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 48    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 49    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 19    ; Signed Integer                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                             ;
; OUT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                             ;
; OUT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 54    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 52    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 90    ; Signed Integer                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 19    ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                          ;
; SCHEME         ; round-robin ; String                                                                                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_012|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_017|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                              ;
; SCHEME         ; round-robin ; String                                                                                                                                                      ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux_018|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 19     ; Signed Integer                                                                                                                                               ;
; SCHEME         ; no-arb ; String                                                                                                                                                       ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 38    ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 18     ; Signed Integer                                                                                                                                                       ;
; SCHEME         ; no-arb ; String                                                                                                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 36    ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 45    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 46    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 52    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 54    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 55    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 57    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 58    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 60    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 85    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 86    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 51    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 61    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 62    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 87    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 89    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 48    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 90    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 63    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 64    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 70    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 72    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 69    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 108   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 28    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                             ;
; IN_PKT_ADDR_H                 ; 63    ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 64    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 70    ; Signed Integer                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 72    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 73    ; Signed Integer                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 75    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 76    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 78    ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 103   ; Signed Integer                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 104   ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 69    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 79    ; Signed Integer                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 80    ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 105   ; Signed Integer                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 107   ; Signed Integer                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 66    ; Signed Integer                                                                                                             ;
; IN_ST_DATA_W                  ; 108   ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                             ;
; OUT_PKT_ADDR_H                ; 45    ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 46    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 52    ; Signed Integer                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 54    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 51    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                             ;
; OUT_ST_DATA_W                 ; 90    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W                  ; 19    ; Signed Integer                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                             ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                              ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                              ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                              ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                              ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                              ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                              ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                              ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                              ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                              ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                              ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                              ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                              ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                              ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                              ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                              ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_012 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_013 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_014 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_015 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_016 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_017 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_018 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                          ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                          ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                          ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                          ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                          ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                          ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                          ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                          ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                          ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                          ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                          ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                          ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                          ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                          ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                          ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                 ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                       ;
; LPM_WIDTHA                                     ; 6        ; Untyped                                                              ;
; LPM_WIDTHB                                     ; 4        ; Untyped                                                              ;
; LPM_WIDTHP                                     ; 10       ; Untyped                                                              ;
; LPM_WIDTHR                                     ; 10       ; Untyped                                                              ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                              ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                              ;
; LATENCY                                        ; 0        ; Untyped                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                                                              ;
; USE_EAB                                        ; OFF      ; Untyped                                                              ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                                                              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                              ;
; CBXI_PARAMETER                                 ; mult_kks ; Untyped                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                              ;
+------------------------------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                             ;
; Entity Instance            ; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
; Entity Instance            ; labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                            ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                          ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Name                                  ; Value                                                                           ;
+---------------------------------------+---------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                               ;
; Entity Instance                       ; labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                                                               ;
;     -- LPM_WIDTHB                     ; 4                                                                               ;
;     -- LPM_WIDTHP                     ; 10                                                                              ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                        ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                              ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                              ;
;     -- USE_EAB                        ; OFF                                                                             ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                            ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                              ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                              ;
+---------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                              ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                 ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                      ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[35..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[37..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_008:router_008|labfinalsoc_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_003:router_003|labfinalsoc_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_002|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001|labfinalsoc_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router|labfinalsoc_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spi_0_spi_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spi_0_spi_control_port_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:noise_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:noise_pio_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:piece_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:piece_pio_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:generator_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:generator_pio_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_rst_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_rst_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hex_digits_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hex_digits_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                       ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                  ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_gpx_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_gpx_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:usb_irq_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:usb_irq_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keycode_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_text_mode_controller_0_avalon_mm_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_text_mode_controller_0_avalon_mm_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                         ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:noise_pio_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:piece_pio_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:generator_pio_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_rst_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hex_digits_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_gpx_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:usb_irq_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_spi_0:spi_0"                                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_sdram:sdram|labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                       ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+--------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                      ;
+--------+-------+----------+--------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                 ;
+--------+-------+----------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                             ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                        ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:labfinalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                       ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                          ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_test_bench:the_labfinalsoc_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+----------------------------------------------+
; Port          ; Type   ; Severity ; Details                                      ;
+---------------+--------+----------+----------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                       ;
+---------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic"                                              ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_altpll_vg92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                         ;
+----------+-------+----------+---------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                    ;
+----------+-------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0" ;
+--------------------+--------+----------+---------------------------------+
; Port               ; Type   ; Severity ; Details                         ;
+--------------------+--------+----------+---------------------------------+
; c0                 ; Output ; Info     ; Explicitly unconnected          ;
; scandone           ; Output ; Info     ; Explicitly unconnected          ;
; scandataout        ; Output ; Info     ; Explicitly unconnected          ;
; c2                 ; Output ; Info     ; Explicitly unconnected          ;
; c3                 ; Output ; Info     ; Explicitly unconnected          ;
; c4                 ; Output ; Info     ; Explicitly unconnected          ;
; areset             ; Input  ; Info     ; Stuck at GND                    ;
; locked             ; Output ; Info     ; Explicitly unconnected          ;
; phasedone          ; Output ; Info     ; Explicitly unconnected          ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                    ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                    ;
; phasestep          ; Input  ; Info     ; Stuck at GND                    ;
; scanclk            ; Input  ; Info     ; Stuck at GND                    ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                    ;
; scandata           ; Input  ; Info     ; Stuck at GND                    ;
; configupdate       ; Input  ; Info     ; Stuck at GND                    ;
+--------------------+--------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:comb_1398"                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FONT_ADDR ; Input  ; Warning  ; Input port expression (12 bits) is wider than the input port (8 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; FONT_DATA ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND.            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board"              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; board_data[29][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[28][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[27][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[26][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[25][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[24][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[23][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[22][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[21][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[20][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[19][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[18][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[17][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[16][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[15][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[14][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[13][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[12][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[11][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[10][31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[9][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[8][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[7][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[6][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[5][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[4][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[3][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[2][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[1][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; board_data[0][31..20]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PIECE_LENGTH           ; Input  ; Info     ; Stuck at GND                                                                        ;
; RAM_ROW_ADDR           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RAM_WE                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RAM_RE                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; RAM_WRITEDATA          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|clk_two_electric_boogaloo:game_clock"               ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; level ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "level[2..1]" will be connected to GND. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states"       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; rotate            ; Input  ; Info     ; Stuck at GND                                                                        ;
; clearline         ; Input  ; Info     ; Stuck at GND                                                                        ;
; pieceplaced       ; Input  ; Info     ; Stuck at GND                                                                        ;
; placepiece        ; Input  ; Info     ; Stuck at GND                                                                        ;
; ground_notif      ; Input  ; Info     ; Stuck at GND                                                                        ;
; SIG_ROTATELEFT_2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; SIG_ROTATERIGHT_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; piece_clk         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; sync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "labfinalsoc:u0"                                                                              ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+
; Port                              ; Type    ; Severity         ; Details                                                ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+
; reset_reset_n                     ; Input   ; Info             ; Stuck at VCC                                           ;
; altpll_0_locked_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; altpll_0_phasedone_conduit_export ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; altpll_0_areset_conduit_export    ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; usb_gpx_export                    ; Input   ; Info             ; Stuck at GND                                           ;
+-----------------------------------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 180                         ;
; cycloneiii_ff         ; 2608                        ;
;     CLR               ; 623                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 88                          ;
;     ENA               ; 405                         ;
;     ENA CLR           ; 695                         ;
;     ENA CLR SCLR      ; 21                          ;
;     ENA CLR SLD       ; 82                          ;
;     ENA SCLR          ; 317                         ;
;     ENA SLD           ; 30                          ;
;     SCLR              ; 26                          ;
;     SLD               ; 16                          ;
;     plain             ; 256                         ;
; cycloneiii_io_obuf    ; 33                          ;
; cycloneiii_lcell_comb ; 7793                        ;
;     arith             ; 333                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 236                         ;
;         3 data inputs ; 96                          ;
;     normal            ; 7460                        ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 102                         ;
;         2 data inputs ; 808                         ;
;         3 data inputs ; 1478                        ;
;         4 data inputs ; 5059                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 7.59                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:42     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 07 15:52:55 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 385_Final_Project -c 385_Final_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modulescoretodecimal.sv
    Info (12023): Found entity 1: scoreToDecimal File: C:/Users/Connie/Desktop/385_Final_Project/modulescoreToDecimal.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file statemachine.sv
    Info (12023): Found entity 1: statemachine File: C:/Users/Connie/Desktop/385_Final_Project/statemachine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/labfinalsoc.v
    Info (12023): Found entity 1: labfinalsoc File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv
    Info (12023): Found entity 1: labfinalsoc_irq_mapper File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter_006 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_rsp_mux_001 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_rsp_mux File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_rsp_demux_001 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_rsp_demux File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_cmd_mux_001 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_cmd_mux File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_cmd_demux_001 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_cmd_demux File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_router_008_default_decode File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: labfinalsoc_mm_interconnect_0_router_008 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_router_003_default_decode File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: labfinalsoc_mm_interconnect_0_router_003 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_router_002_default_decode File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: labfinalsoc_mm_interconnect_0_router_002 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_router_001_default_decode File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: labfinalsoc_mm_interconnect_0_router_001 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: labfinalsoc_mm_interconnect_0_router_default_decode File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: labfinalsoc_mm_interconnect_0_router File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v
    Info (12023): Found entity 1: labfinalsoc_usb_rst File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_usb_rst.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v
    Info (12023): Found entity 1: labfinalsoc_usb_gpx File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_usb_gpx.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_timer.v
    Info (12023): Found entity 1: labfinalsoc_timer File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v
    Info (12023): Found entity 1: labfinalsoc_sysid_qsys_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v
    Info (12023): Found entity 1: labfinalsoc_spi_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v Line: 41
Info (12021): Found 2 design units, including 2 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v
    Info (12023): Found entity 1: labfinalsoc_sdram_input_efifo_module File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 21
    Info (12023): Found entity 2: labfinalsoc_sdram File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v
    Info (12023): Found entity 1: labfinalsoc_onchip_memory2_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v
    Info (12023): Found entity 1: labfinalsoc_nios2_gen2_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: labfinalsoc_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: labfinalsoc_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: labfinalsoc_nios2_gen2_0_cpu File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: labfinalsoc_nios2_gen2_0_cpu_test_bench File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v
    Info (12023): Found entity 1: labfinalsoc_leds_pio File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_leds_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v
    Info (12023): Found entity 1: labfinalsoc_keycode File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_keycode.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_key.v
    Info (12023): Found entity 1: labfinalsoc_key File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v
    Info (12023): Found entity 1: labfinalsoc_jtag_uart_sim_scfifo_w File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 21
    Info (12023): Found entity 2: labfinalsoc_jtag_uart_scfifo_w File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 78
    Info (12023): Found entity 3: labfinalsoc_jtag_uart_sim_scfifo_r File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 164
    Info (12023): Found entity 4: labfinalsoc_jtag_uart_scfifo_r File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 243
    Info (12023): Found entity 5: labfinalsoc_jtag_uart File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v
    Info (12023): Found entity 1: labfinalsoc_hex_digits File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_hex_digits.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_generator_pio.v
    Info (12023): Found entity 1: labfinalsoc_generator_pio File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_generator_pio.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v
    Info (12023): Found entity 1: labfinalsoc_altpll_0_dffpipe_l2c File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 37
    Info (12023): Found entity 2: labfinalsoc_altpll_0_stdsync_sv6 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 98
    Info (12023): Found entity 3: labfinalsoc_altpll_0_altpll_vg92 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 130
    Info (12023): Found entity 4: labfinalsoc_altpll_0 File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/Connie/Desktop/385_Final_Project/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file labfinaltop.sv
    Info (12023): Found entity 1: labfinaltop File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file font_rom.sv
    Info (12023): Found entity 1: font_rom File: C:/Users/Connie/Desktop/385_Final_Project/font_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_text_avl_interface.sv
    Info (12023): Found entity 1: vga_text_avl_interface File: C:/Users/Connie/Desktop/385_Final_Project/vga_text_avl_interface.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clk_two.sv
    Info (12023): Found entity 1: clk_two_electric_boogaloo File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file drawing.sv
    Info (12023): Found entity 1: drawing File: C:/Users/Connie/Desktop/385_Final_Project/drawing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/Connie/Desktop/385_Final_Project/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file palette.sv
    Info (12023): Found entity 1: palette File: C:/Users/Connie/Desktop/385_Final_Project/palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file score_reg.sv
    Info (12023): Found entity 1: score_reg File: C:/Users/Connie/Desktop/385_Final_Project/SCORE_REG.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gameboard_2.sv
    Info (12023): Found entity 1: gameboard_2 File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at labfinaltop.sv(101): created implicit net for "Reset_h" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 101
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(139): created implicit net for "SIG_ENDGAME" File: C:/Users/Connie/Desktop/385_Final_Project/vga_text_avl_interface.sv Line: 139
Warning (10236): Verilog HDL Implicit Net warning at vga_text_avl_interface.sv(139): created implicit net for "SIG_ENDGAME" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 139
Critical Warning (10846): Verilog HDL Instantiation warning at vga_text_avl_interface.sv(385): instance has no name File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 385
Critical Warning (10846): Verilog HDL Instantiation warning at vga_text_avl_interface.sv(393): instance has no name File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 393
Warning (10037): Verilog HDL or VHDL warning at labfinalsoc_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at labfinalsoc_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at labfinalsoc_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at labfinalsoc_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 682
Warning (10037): Verilog HDL or VHDL warning at labfinalsoc_spi_0.v(402): conditional expression evaluates to a constant File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_spi_0.v Line: 402
Critical Warning (10846): Verilog HDL Instantiation warning at vga_text_avl_interface.sv(385): instance has no name File: C:/Users/Connie/Desktop/385_Final_Project/vga_text_avl_interface.sv Line: 385
Critical Warning (10846): Verilog HDL Instantiation warning at vga_text_avl_interface.sv(393): instance has no name File: C:/Users/Connie/Desktop/385_Final_Project/vga_text_avl_interface.sv Line: 393
Info (12127): Elaborating entity "labfinaltop" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at labfinaltop.sv(101): object "Reset_h" assigned a value but never read File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 101
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:hex_driver4" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 84
Info (12128): Elaborating entity "labfinalsoc" for hierarchy "labfinalsoc:u0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 166
Info (12128): Elaborating entity "vga_text_avl_interface" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 178
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(162): truncated value with size 32 to match size of target (10) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 162
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(297): truncated value with size 32 to match size of target (9) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 297
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(298): truncated value with size 10 to match size of target (9) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 298
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(302): truncated value with size 16 to match size of target (8) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 302
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(304): truncated value with size 16 to match size of target (8) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 304
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(312): truncated value with size 10 to match size of target (4) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 312
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(313): truncated value with size 10 to match size of target (4) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 313
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(314): truncated value with size 10 to match size of target (4) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 314
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(320): truncated value with size 32 to match size of target (2) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 320
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(339): truncated value with size 32 to match size of target (8) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 339
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(340): truncated value with size 32 to match size of target (8) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 340
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(346): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 346
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(359): truncated value with size 32 to match size of target (8) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 359
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(360): truncated value with size 32 to match size of target (8) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 360
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(361): truncated value with size 4 to match size of target (2) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 361
Warning (10230): Verilog HDL assignment warning at vga_text_avl_interface.sv(362): truncated value with size 4 to match size of target (2) File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 362
Warning (10030): Net "rotate" at vga_text_avl_interface.sv(81) has no driver or initial value, using a default initial value '0' File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 81
Warning (10030): Net "PIECE_LENGTH" at vga_text_avl_interface.sv(282) has no driver or initial value, using a default initial value '0' File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 282
Warning (10030): Net "clearline" at vga_text_avl_interface.sv(82) has no driver or initial value, using a default initial value '0' File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 82
Warning (10030): Net "pieceplaced" at vga_text_avl_interface.sv(83) has no driver or initial value, using a default initial value '0' File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 83
Warning (10030): Net "placepiece" at vga_text_avl_interface.sv(84) has no driver or initial value, using a default initial value '0' File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 84
Warning (10030): Net "ground_notif" at vga_text_avl_interface.sv(85) has no driver or initial value, using a default initial value '0' File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 85
Warning (10034): Output port "AVL_READDATA" at vga_text_avl_interface.sv(18) has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 18
Info (12128): Elaborating entity "vga_controller" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|vga_controller:text_writing_controller_instantiation" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 77
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/Connie/Desktop/385_Final_Project/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/Connie/Desktop/385_Final_Project/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "statemachine" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 109
Info (10264): Verilog HDL Case Statement information at statemachine.sv(295): all case item expressions in this case statement are onehot File: C:/Users/Connie/Desktop/385_Final_Project/statemachine.sv Line: 295
Warning (10034): Output port "SIG_LOGO" at statemachine.sv(33) has no driver File: C:/Users/Connie/Desktop/385_Final_Project/statemachine.sv Line: 33
Info (12128): Elaborating entity "clk_two_electric_boogaloo" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|statemachine:game_states|clk_two_electric_boogaloo:game_clock" File: C:/Users/Connie/Desktop/385_Final_Project/statemachine.sv Line: 61
Warning (10230): Verilog HDL assignment warning at clk_two.sv(25): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 25
Warning (10230): Verilog HDL assignment warning at clk_two.sv(26): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 26
Warning (10230): Verilog HDL assignment warning at clk_two.sv(27): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 27
Warning (10230): Verilog HDL assignment warning at clk_two.sv(28): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 28
Warning (10230): Verilog HDL assignment warning at clk_two.sv(29): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 29
Warning (10230): Verilog HDL assignment warning at clk_two.sv(30): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 30
Warning (10230): Verilog HDL assignment warning at clk_two.sv(31): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 31
Warning (10230): Verilog HDL assignment warning at clk_two.sv(32): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 32
Warning (10230): Verilog HDL assignment warning at clk_two.sv(33): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 33
Warning (10230): Verilog HDL assignment warning at clk_two.sv(44): truncated value with size 32 to match size of target (26) File: C:/Users/Connie/Desktop/385_Final_Project/clk_two.sv Line: 44
Info (12128): Elaborating entity "gameboard_2" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|gameboard_2:game_board" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 142
Warning (10036): Verilog HDL or VHDL warning at gameboard_2.sv(25): object "holdbox" assigned a value but never read File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 25
Warning (10858): Verilog HDL warning at gameboard_2.sv(34): object JUNK used but never assigned File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 34
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(50): truncated value with size 32 to match size of target (5) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 50
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(58): truncated value with size 32 to match size of target (5) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 58
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(67): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 67
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(69): truncated value with size 32 to match size of target (4) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 69
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(78): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 78
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(150): truncated value with size 32 to match size of target (2) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 150
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(162): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 162
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(168): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 168
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(173): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 173
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(178): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 178
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(183): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 183
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(188): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 188
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(193): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 193
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(198): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 198
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(203): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 203
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(208): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 208
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(213): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 213
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(218): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 218
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(223): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 223
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(228): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 228
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(233): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 233
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(238): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 238
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(243): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 243
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(248): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 248
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(253): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 253
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(258): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 258
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(263): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 263
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(268): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 268
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(273): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 273
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(278): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 278
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(283): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 283
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(288): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 288
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(293): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 293
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(298): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 298
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(303): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 303
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(308): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 308
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(326): truncated value with size 32 to match size of target (5) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 326
Warning (10230): Verilog HDL assignment warning at gameboard_2.sv(327): truncated value with size 32 to match size of target (6) File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 327
Warning (10034): Output port "RAM_ROW_ADDR" at gameboard_2.sv(6) has no driver File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 6
Warning (10034): Output port "clearlineval" at gameboard_2.sv(13) has no driver File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 13
Warning (10034): Output port "RAM_WE" at gameboard_2.sv(7) has no driver File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 7
Warning (10034): Output port "RAM_RE" at gameboard_2.sv(7) has no driver File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 7
Warning (10034): Output port "RAM_WRITEDATA" at gameboard_2.sv(8) has no driver File: C:/Users/Connie/Desktop/385_Final_Project/gameboard_2.sv Line: 8
Info (12128): Elaborating entity "scoreToDecimal" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|scoreToDecimal:scoreconverter" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 156
Info (12128): Elaborating entity "drawing" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|drawing:comb_1397" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 385
Info (12128): Elaborating entity "palette" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|palette:level_colors" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 389
Info (12128): Elaborating entity "score_reg" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|score_reg:char_code" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 391
Warning (10272): Verilog HDL Case Statement warning at SCORE_REG.sv(7): case item expression covers a value already covered by a previous case item File: C:/Users/Connie/Desktop/385_Final_Project/SCORE_REG.sv Line: 7
Info (12128): Elaborating entity "font_rom" for hierarchy "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|font_rom:comb_1398" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 393
Info (12128): Elaborating entity "labfinalsoc_altpll_0" for hierarchy "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 205
Info (12128): Elaborating entity "labfinalsoc_altpll_0_stdsync_sv6" for hierarchy "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_stdsync_sv6:stdsync2" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 288
Info (12128): Elaborating entity "labfinalsoc_altpll_0_dffpipe_l2c" for hierarchy "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_stdsync_sv6:stdsync2|labfinalsoc_altpll_0_dffpipe_l2c:dffpipe3" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 116
Info (12128): Elaborating entity "labfinalsoc_altpll_0_altpll_vg92" for hierarchy "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_altpll_vg92:sd1" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 294
Info (12128): Elaborating entity "labfinalsoc_generator_pio" for hierarchy "labfinalsoc:u0|labfinalsoc_generator_pio:generator_pio" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 213
Info (12128): Elaborating entity "labfinalsoc_hex_digits" for hierarchy "labfinalsoc:u0|labfinalsoc_hex_digits:hex_digits" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 224
Info (12128): Elaborating entity "labfinalsoc_jtag_uart" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 237
Info (12128): Elaborating entity "labfinalsoc_jtag_uart_scfifo_w" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: C:/Users/Connie/Desktop/385_Final_Project/db/scfifo_9621.tdf Line: 24
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: C:/Users/Connie/Desktop/385_Final_Project/db/scfifo_9621.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Connie/Desktop/385_Final_Project/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Connie/Desktop/385_Final_Project/db/cntr_337.tdf Line: 25
Info (12128): Elaborating entity "cntr_337" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: C:/Users/Connie/Desktop/385_Final_Project/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_dtn1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Connie/Desktop/385_Final_Project/db/cntr_n2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_w:the_labfinalsoc_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Connie/Desktop/385_Final_Project/db/a_dpfifo_bb01.tdf Line: 44
Info (12128): Elaborating entity "labfinalsoc_jtag_uart_scfifo_r" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|labfinalsoc_jtag_uart_scfifo_r:the_labfinalsoc_jtag_uart_scfifo_r" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "labfinalsoc:u0|labfinalsoc_jtag_uart:jtag_uart|alt_jtag_atlantic:labfinalsoc_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "labfinalsoc_key" for hierarchy "labfinalsoc:u0|labfinalsoc_key:key" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 245
Info (12128): Elaborating entity "labfinalsoc_keycode" for hierarchy "labfinalsoc:u0|labfinalsoc_keycode:keycode" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 256
Info (12128): Elaborating entity "labfinalsoc_leds_pio" for hierarchy "labfinalsoc:u0|labfinalsoc_leds_pio:leds_pio" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 267
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 296
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_test_bench" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_test_bench:the_labfinalsoc_nios2_gen2_0_cpu_test_bench" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1 File: C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_s0c1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_a_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_register_bank_b_module:labfinalsoc_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_dtrace|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_td_mode:labfinalsoc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg:the_labfinalsoc_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_0n61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem:the_labfinalsoc_nios2_gen2_0_cpu_nios2_ocimem|labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram_module:labfinalsoc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "labfinalsoc:u0|labfinalsoc_nios2_gen2_0:nios2_gen2_0|labfinalsoc_nios2_gen2_0_cpu:cpu|labfinalsoc_nios2_gen2_0_cpu_nios2_oci:the_labfinalsoc_nios2_gen2_0_cpu_nios2_oci|labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper:the_labfinalsoc_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:labfinalsoc_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "labfinalsoc_onchip_memory2_0" for hierarchy "labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 321
Info (12128): Elaborating entity "altsyncram" for hierarchy "labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "labfinalsoc_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5hg1.tdf
    Info (12023): Found entity 1: altsyncram_5hg1 File: C:/Users/Connie/Desktop/385_Final_Project/db/altsyncram_5hg1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5hg1" for hierarchy "labfinalsoc:u0|labfinalsoc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5hg1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "labfinalsoc_sdram" for hierarchy "labfinalsoc:u0|labfinalsoc_sdram:sdram" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 355
Info (12128): Elaborating entity "labfinalsoc_sdram_input_efifo_module" for hierarchy "labfinalsoc:u0|labfinalsoc_sdram:sdram|labfinalsoc_sdram_input_efifo_module:the_labfinalsoc_sdram_input_efifo_module" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 298
Info (12128): Elaborating entity "labfinalsoc_spi_0" for hierarchy "labfinalsoc:u0|labfinalsoc_spi_0:spi_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 371
Info (12128): Elaborating entity "labfinalsoc_sysid_qsys_0" for hierarchy "labfinalsoc:u0|labfinalsoc_sysid_qsys_0:sysid_qsys_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 378
Info (12128): Elaborating entity "labfinalsoc_timer" for hierarchy "labfinalsoc:u0|labfinalsoc_timer:timer" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 389
Info (12128): Elaborating entity "labfinalsoc_usb_gpx" for hierarchy "labfinalsoc:u0|labfinalsoc_usb_gpx:usb_gpx" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 397
Info (12128): Elaborating entity "labfinalsoc_usb_rst" for hierarchy "labfinalsoc:u0|labfinalsoc_usb_rst:usb_rst" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 416
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 528
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 1556
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 1616
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 1680
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_text_mode_controller_0_avalon_mm_slave_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 1744
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 1808
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 1872
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 1936
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 2000
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 2064
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 2128
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 2512
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spi_0_spi_control_port_translator" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 2832
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 2913
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 2994
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 3078
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 3119
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 3828
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 3869
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 3910
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 5426
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_default_decode" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router:router|labfinalsoc_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router.sv Line: 202
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_001" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 5442
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_001_default_decode" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_001:router_001|labfinalsoc_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_001.sv Line: 201
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_002" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_002" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 5458
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_002_default_decode" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_002:router_002|labfinalsoc_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_003" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_003:router_003" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 5474
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_003_default_decode" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_003:router_003|labfinalsoc_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_008" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_008:router_008" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 5554
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_router_008_default_decode" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_router_008:router_008|labfinalsoc_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 5796
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_cmd_demux" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 5921
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_cmd_demux_001" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 6040
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_cmd_mux" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 6063
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_cmd_mux_001" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 6080
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_rsp_demux" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 6494
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_rsp_demux_001" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 6511
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_rsp_mux" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 7027
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux.sv Line: 582
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_rsp_mux_001" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 7146
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_rsp_mux_001.sv Line: 566
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 7212
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 7278
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_avalon_st_adapter" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 7307
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|labfinalsoc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0.v Line: 7481
Info (12128): Elaborating entity "labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|labfinalsoc_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "labfinalsoc_irq_mapper" for hierarchy "labfinalsoc:u0|labfinalsoc_irq_mapper:irq_mapper" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 537
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "labfinalsoc:u0|altera_reset_controller:rst_controller" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 600
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "labfinalsoc:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "labfinalsoc:u0|altera_reset_controller:rst_controller_001" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/labfinalsoc.v Line: 663
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.07.15:53:54 Progress: Loading sldd1d4dea1/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Connie/Desktop/385_Final_Project/db/ip/sldd1d4dea1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "labfinalsoc:u0|labfinalsoc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|Mult0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 162
Info (12130): Elaborated megafunction instantiation "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0" File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 162
Info (12133): Instantiated megafunction "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0" with the following parameter: File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/vga_text_avl_interface.sv Line: 162
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kks.tdf
    Info (12023): Found entity 1: mult_kks File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le3a[7]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 40
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le5a[6]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 42
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le4a[7]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 41
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le4a[6]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 41
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le4a[5]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 41
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le5a[5]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 42
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le5a[4]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 42
        Warning (14320): Synthesized away node "labfinalsoc:u0|vga_text_avl_interface:vga_text_mode_controller_0|lpm_mult:Mult0|mult_kks:auto_generated|le5a[3]" File: C:/Users/Connie/Desktop/385_Final_Project/db/mult_kks.tdf Line: 42
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 38 buffer(s)
    Info (13016): Ignored 4 CARRY_SUM buffer(s)
    Info (13019): Ignored 34 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[10]" and its non-tri-state driver. File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[11]" and its non-tri-state driver. File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[13]" and its non-tri-state driver. File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_RESET_N" and its non-tri-state driver. File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 47
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
Info (13000): Registers with preset signals will power-up high File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[10]~synth" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13010): Node "ARDUINO_IO[11]~synth" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13010): Node "ARDUINO_IO[13]~synth" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 44
    Warning (13010): Node "ARDUINO_RESET_N~synth" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 47
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 16
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 17
    Warning (13410): Pin "HEX2[0]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 18
    Warning (13410): Pin "HEX2[3]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 18
    Warning (13410): Pin "HEX2[4]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 18
    Warning (13410): Pin "HEX2[5]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 18
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 18
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 19
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 20
    Warning (13410): Pin "HEX5[0]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 21
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 21
    Warning (13410): Pin "HEX5[4]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 21
    Warning (13410): Pin "HEX5[5]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 21
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 21
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 25
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 322 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/Connie/Desktop/385_Final_Project/output_files/385_Final_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_altpll_vg92:sd1|pll7" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 150
Warning (15899): PLL "labfinalsoc:u0|labfinalsoc_altpll_0:altpll_0|labfinalsoc_altpll_0_altpll_vg92:sd1|pll7" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/Connie/Desktop/385_Final_Project/labfinalsoc/synthesis/submodules/labfinalsoc_altpll_0.v Line: 150
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Connie/Desktop/385_Final_Project/labfinaltop.sv Line: 10
Info (21057): Implemented 9225 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 96 output pins
    Info (21060): Implemented 33 bidirectional pins
    Info (21061): Implemented 8934 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings
    Info: Peak virtual memory: 5142 megabytes
    Info: Processing ended: Sat May 07 15:54:51 2022
    Info: Elapsed time: 00:01:56
    Info: Total CPU time (on all processors): 00:02:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Connie/Desktop/385_Final_Project/output_files/385_Final_Project.map.smsg.


