{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696279730900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696279730905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 02 17:48:50 2023 " "Processing started: Mon Oct 02 17:48:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696279730905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279730905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279730905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696279731149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696279731149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_matriz_reg_po.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_matriz_reg_po.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_matriz_reg_po " "Found entity 1: modulo_matriz_reg_po" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736873 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(7) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(7): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736876 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(8) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736876 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(12) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_3_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_3_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_3_bits " "Found entity 1: modulo_contador_sync_3_bits" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736877 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(13) " "Verilog HDL Module Instantiation warning at modulo_status.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(17) " "Verilog HDL Module Instantiation warning at modulo_status.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(18) " "Verilog HDL Module Instantiation warning at modulo_status.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(20) " "Verilog HDL Module Instantiation warning at modulo_status.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(24) " "Verilog HDL Module Instantiation warning at modulo_status.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(25) " "Verilog HDL Module Instantiation warning at modulo_status.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(27) " "Verilog HDL Module Instantiation warning at modulo_status.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(31) " "Verilog HDL Module Instantiation warning at modulo_status.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_status.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_status " "Found entity 1: modulo_status" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736881 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736883 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(16) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(17) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(19) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(20) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(21) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(22) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(23) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(24) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(25) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(26) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(27) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(28) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(29) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(30) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(31) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(32) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(33) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(34) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux16_1 " "Found entity 1: modulo_mux16_1" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736885 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(12) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736888 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(13) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736888 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736888 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736888 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux4_1 " "Found entity 1: modulo_mux4_1" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736893 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(13) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736895 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(14) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(15) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(16) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(17) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(18) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(19) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(20) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(21) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(22) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(23) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(24) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(25) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(26) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(27) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(28) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_16 " "Found entity 1: modulo_demux1_16" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736897 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(11) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736900 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(12) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736900 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(13) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736900 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(14) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_4 " "Found entity 1: modulo_demux1_4" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736901 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(13) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736904 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(18) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736904 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(23) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736904 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(28) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificador_bcd_ex_7seg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificador_bcd_ex_7seg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificador_bcd_ex_7seg_ac " "Found entity 1: modulo_decodificador_bcd_ex_7seg_ac" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736905 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(15) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(16) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(17) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(18) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(23) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(24) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(25) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(26) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(30) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(31) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(32) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(33) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(34) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(39) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(40) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(41) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(42) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(43) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(44) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(49) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(50) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(51) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(52) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(53) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(53): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(58) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(58): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(59) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(60) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(61) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(62) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(62): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(66) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(66): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(67) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(67): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(68) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(69) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(70) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(70): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(75) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(75): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificador_bcd_ex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificador_bcd_ex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificador_bcd_ex_7seg " "Found entity 1: modulo_decodificador_bcd_ex_7seg" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736910 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(13) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736913 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(16) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736913 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(19) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736913 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(22) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_coord_linha.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_coord_linha.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_coord_linha " "Found entity 1: modulo_coord_linha" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736914 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(15) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(17) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(19) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(23) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(27) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(29) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(33) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(35) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_coord_coluna.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_coord_coluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_coord_coluna " "Found entity 1: modulo_coord_coluna" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736919 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(8) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(12) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(16) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(20) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(24) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(28) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(32) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(36) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736921 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(40) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(44) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(48) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(52) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(56) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(56): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(60) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(64) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(64): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(68) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(72) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(72): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(76) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(76): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(80) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(80): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(84) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(84): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736923 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(43) " "Verilog HDL Module Instantiation warning at pbl.v(43): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(44) " "Verilog HDL Module Instantiation warning at pbl.v(44): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(45) " "Verilog HDL Module Instantiation warning at pbl.v(45): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(47) " "Verilog HDL Module Instantiation warning at pbl.v(47): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(48) " "Verilog HDL Module Instantiation warning at pbl.v(48): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(49) " "Verilog HDL Module Instantiation warning at pbl.v(49): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(53) " "Verilog HDL Module Instantiation warning at pbl.v(53): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(54) " "Verilog HDL Module Instantiation warning at pbl.v(54): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(61) " "Verilog HDL Module Instantiation warning at pbl.v(61): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(62) " "Verilog HDL Module Instantiation warning at pbl.v(62): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(66) " "Verilog HDL Module Instantiation warning at pbl.v(66): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(68) " "Verilog HDL Module Instantiation warning at pbl.v(68): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(69) " "Verilog HDL Module Instantiation warning at pbl.v(69): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(70) " "Verilog HDL Module Instantiation warning at pbl.v(70): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(71) " "Verilog HDL Module Instantiation warning at pbl.v(71): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(72) " "Verilog HDL Module Instantiation warning at pbl.v(72): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(73) " "Verilog HDL Module Instantiation warning at pbl.v(73): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(76) " "Verilog HDL Module Instantiation warning at pbl.v(76): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(77) " "Verilog HDL Module Instantiation warning at pbl.v(77): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736926 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(81) " "Verilog HDL Module Instantiation warning at pbl.v(81): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(91) " "Verilog HDL Module Instantiation warning at pbl.v(91): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 91 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(105) " "Verilog HDL Module Instantiation warning at pbl.v(105): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 105 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(106) " "Verilog HDL Module Instantiation warning at pbl.v(106): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(107) " "Verilog HDL Module Instantiation warning at pbl.v(107): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(108) " "Verilog HDL Module Instantiation warning at pbl.v(108): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 108 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(109) " "Verilog HDL Module Instantiation warning at pbl.v(109): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 109 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(110) " "Verilog HDL Module Instantiation warning at pbl.v(110): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 110 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(111) " "Verilog HDL Module Instantiation warning at pbl.v(111): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(113) " "Verilog HDL Module Instantiation warning at pbl.v(113): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 113 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(123) " "Verilog HDL Module Instantiation warning at pbl.v(123): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 123 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(124) " "Verilog HDL Module Instantiation warning at pbl.v(124): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 124 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(125) " "Verilog HDL Module Instantiation warning at pbl.v(125): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 125 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(126) " "Verilog HDL Module Instantiation warning at pbl.v(126): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(127) " "Verilog HDL Module Instantiation warning at pbl.v(127): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 127 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(128) " "Verilog HDL Module Instantiation warning at pbl.v(128): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(129) " "Verilog HDL Module Instantiation warning at pbl.v(129): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(130) " "Verilog HDL Module Instantiation warning at pbl.v(130): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 130 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(131) " "Verilog HDL Module Instantiation warning at pbl.v(131): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 131 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(133) " "Verilog HDL Module Instantiation warning at pbl.v(133): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 133 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(135) " "Verilog HDL Module Instantiation warning at pbl.v(135): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 135 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(136) " "Verilog HDL Module Instantiation warning at pbl.v(136): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(137) " "Verilog HDL Module Instantiation warning at pbl.v(137): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 137 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(138) " "Verilog HDL Module Instantiation warning at pbl.v(138): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(139) " "Verilog HDL Module Instantiation warning at pbl.v(139): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 139 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(140) " "Verilog HDL Module Instantiation warning at pbl.v(140): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736927 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(141) " "Verilog HDL Module Instantiation warning at pbl.v(141): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 141 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 8 8 " "Found 8 design units, including 8 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_4_inputs " "Found entity 2: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate_4_inputs " "Found entity 3: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate_3_inputs " "Found entity 4: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate_2_inputs " "Found entity 5: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_5_inputs " "Found entity 6: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""} { "Info" "ISGN_ENTITY_NAME" "7 and_gate_2_inputs " "Found entity 7: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""} { "Info" "ISGN_ENTITY_NAME" "8 and_gate_5_inputs " "Found entity 8: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736942 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(17) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(19) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(21) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(23) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(25) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(27) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(29) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(32) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(34) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(36) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux8_1 " "Found entity 1: modulo_mux8_1" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736947 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_2_bits.v(6) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_2_bits.v(6): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736949 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_2_bits.v(8) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_2_bits.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_2_bits " "Found entity 1: modulo_contador_sync_2_bits" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_matriz_reg_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_matriz_reg_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_matriz_reg_at " "Found entity 1: modulo_matriz_reg_at" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736954 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736957 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_1 " "Found entity 1: modulo_preset_linha_1" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736959 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736962 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736962 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736962 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736962 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_2 " "Found entity 1: modulo_preset_linha_2" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736963 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(11) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736966 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736966 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736966 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736966 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(23) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736966 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(27) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736966 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(31) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736966 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(32) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736967 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(34) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_6.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_6 " "Found entity 1: modulo_preset_linha_6" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736968 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(11) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736970 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(15) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736971 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(20) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736971 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(23) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736971 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(26) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_7.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_7 " "Found entity 1: modulo_preset_linha_7" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736972 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736975 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736975 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736975 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736975 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_3.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_3 " "Found entity 1: modulo_preset_linha_3" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736977 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736979 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736980 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736980 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736980 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_4 " "Found entity 1: modulo_preset_linha_4" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736982 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736984 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736985 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736985 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736985 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_5 " "Found entity 1: modulo_preset_linha_5" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736986 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(12) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(13) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(14) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(15) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(16) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(17) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(18) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(19) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_8 " "Found entity 1: modulo_demux1_8" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736991 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(24) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(25) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(26) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(28) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(32) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(33) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(34) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(35) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(36) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(37) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(39) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(40) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(41) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(49) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(50) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(51) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(52) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(54) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(54): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(55) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(55): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(56) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(56): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736994 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(57) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(57): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(59) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(60) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(61) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(67) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(67): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(68) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(69) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(70) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(70): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(71) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(71): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(73) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(73): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(74) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(74): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(75) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(75): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(76) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(76): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(77) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(77): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 77 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(78) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(78): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 78 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(80) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(80): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(81) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(81): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(82) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(82): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(83) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(83): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_1_16_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_1_16_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_1_16_at " "Found entity 1: modulo_seletor_1_16_at" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279736997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279736997 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_6_bits.v(7) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_6_bits.v(7): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_6_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736999 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_6_bits.v(9) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_6_bits.v(9): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_6_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v" 9 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279736999 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_6_bits.v(13) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_6_bits.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_6_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737000 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_6_bits.v(17) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_6_bits.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_6_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737000 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_6_bits.v(21) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_6_bits.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_6_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737000 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_6_bits.v(25) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_6_bits.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_6_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_6_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_6_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_6_bits " "Found entity 1: modulo_contador_sync_6_bits" {  } { { "modulo_contador_sync_6_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_6_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279737001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279737001 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_deboucing.v(11) " "Verilog HDL Module Instantiation warning at modulo_deboucing.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_deboucing.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_deboucing.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_deboucing.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_deboucing.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_deboucing " "Found entity 1: modulo_deboucing" {  } { { "modulo_deboucing.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_deboucing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279737006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279737006 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_rgb_sel_out.v(17) " "Verilog HDL Module Instantiation warning at modulo_rgb_sel_out.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737008 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_rgb_sel_out.v(18) " "Verilog HDL Module Instantiation warning at modulo_rgb_sel_out.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737008 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_rgb_sel_out.v(19) " "Verilog HDL Module Instantiation warning at modulo_rgb_sel_out.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737008 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_rgb_sel_out.v(22) " "Verilog HDL Module Instantiation warning at modulo_rgb_sel_out.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_rgb_sel_out.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_rgb_sel_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_rgb_sel_out " "Found entity 1: modulo_rgb_sel_out" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279737010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279737010 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(28) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737012 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(29) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(31) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(35) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(36) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(37) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(38) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(38): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(40) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(41) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(43) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(47) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(47): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(48) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(49) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(50) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(51) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(52) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(54) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(54): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(55) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(55): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(57) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(57): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(61) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(62) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(62): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(64) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(64): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(68) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(69) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(70) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(70): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737013 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(71) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(71): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(73) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(73): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(74) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(74): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(76) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(76): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(80) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(80): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(81) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(81): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(82) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(82): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(83) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(83): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(84) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(84): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(85) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(85): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(87) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(87): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 87 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(88) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(88): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(90) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(90): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(94) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(94): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(95) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(95): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 95 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_8_at.v(97) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_8_at.v(97): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 97 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1696279737014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_1_8_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_1_8_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_1_8_at " "Found entity 1: modulo_seletor_1_8_at" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696279737016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279737016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count_2_bits_preset_sel pbl.v(81) " "Verilog HDL Implicit Net warning at pbl.v(81): created implicit net for \"count_2_bits_preset_sel\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 81 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_dmx_mx_4 pbl.v(123) " "Verilog HDL Implicit Net warning at pbl.v(123): created implicit net for \"sel_dmx_mx_4\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel_dmx_mx_16 pbl.v(133) " "Verilog HDL Implicit Net warning at pbl.v(133): created implicit net for \"sel_dmx_mx_16\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nbt modulo_rgb_sel_out.v(12) " "Verilog HDL Implicit Net warning at modulo_rgb_sel_out.v(12): created implicit net for \"nbt\"" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nat modulo_rgb_sel_out.v(13) " "Verilog HDL Implicit Net warning at modulo_rgb_sel_out.v(13): created implicit net for \"nat\"" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737016 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "npo modulo_rgb_sel_out.v(14) " "Verilog HDL Implicit Net warning at modulo_rgb_sel_out.v(14): created implicit net for \"npo\"" {  } { { "modulo_rgb_sel_out.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_rgb_sel_out.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modulo_seletor_1_8_at " "Elaborating entity \"modulo_seletor_1_8_at\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696279737049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs and_gate_2_inputs:gate_1 " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"and_gate_2_inputs:gate_1\"" {  } { { "modulo_seletor_1_8_at.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_5_inputs or_gate_5_inputs:gate_3 " "Elaborating entity \"or_gate_5_inputs\" for hierarchy \"or_gate_5_inputs:gate_3\"" {  } { { "modulo_seletor_1_8_at.v" "gate_3" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs and_gate_3_inputs:gate_7 " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"and_gate_3_inputs:gate_7\"" {  } { { "modulo_seletor_1_8_at.v" "gate_7" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs or_gate_3_inputs:gate_8 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"or_gate_3_inputs:gate_8\"" {  } { { "modulo_seletor_1_8_at.v" "gate_8" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs or_gate_4_inputs:gate_18 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"or_gate_4_inputs:gate_18\"" {  } { { "modulo_seletor_1_8_at.v" "gate_18" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_2_inputs or_gate_2_inputs:gate_19 " "Elaborating entity \"or_gate_2_inputs\" for hierarchy \"or_gate_2_inputs:gate_19\"" {  } { { "modulo_seletor_1_8_at.v" "gate_19" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696279737075 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696279737210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dmx8_sel\[1\] GND " "Pin \"dmx8_sel\[1\]\" is stuck at GND" {  } { { "modulo_seletor_1_8_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_8_at.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696279737222 "|modulo_seletor_1_8_at|dmx8_sel[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696279737222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696279737230 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696279737230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696279737230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696279737230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 335 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 335 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696279737269 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 02 17:48:57 2023 " "Processing ended: Mon Oct 02 17:48:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696279737269 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696279737269 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696279737269 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696279737269 ""}
