// Seed: 3150717444
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  type_6(
      1'b0, ~id_3, id_2
  );
  logic id_4;
  assign id_1 = id_2;
  type_8(
      id_1, 1'b0
  );
  assign id_4 = id_3;
endmodule
