{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1497062507708 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PU3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"PU3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1497062507747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497062507786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1497062507786 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1497062507981 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497062508896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1497062508896 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1497062508896 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 4649 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497062508896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 4650 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497062508896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 4651 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1497062508896 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1497062508896 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1497062508935 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 76 " "No exact pin location assignment(s) for 66 pins of 76 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[31\] " "Pin ALFA\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[31] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[30\] " "Pin ALFA\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[30] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[29\] " "Pin ALFA\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[29] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[28\] " "Pin ALFA\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[28] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[27\] " "Pin ALFA\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[27] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[26\] " "Pin ALFA\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[26] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[25\] " "Pin ALFA\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[25] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[24\] " "Pin ALFA\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[24] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[23\] " "Pin ALFA\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[23] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[22\] " "Pin ALFA\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[22] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[21\] " "Pin ALFA\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[21] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[20\] " "Pin ALFA\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[20] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[19\] " "Pin ALFA\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[19] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[18\] " "Pin ALFA\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[18] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[17\] " "Pin ALFA\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[17] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[16\] " "Pin ALFA\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[16] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[15\] " "Pin ALFA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[15] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[14\] " "Pin ALFA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[14] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[13\] " "Pin ALFA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[13] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[12\] " "Pin ALFA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[12] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[11\] " "Pin ALFA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[11] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[10\] " "Pin ALFA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[10] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[9\] " "Pin ALFA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[9] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[8\] " "Pin ALFA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[8] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[7\] " "Pin ALFA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[7] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[6\] " "Pin ALFA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[6] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[5\] " "Pin ALFA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[5] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[4\] " "Pin ALFA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[4] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[3\] " "Pin ALFA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[3] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[2\] " "Pin ALFA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[2] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[1\] " "Pin ALFA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[1] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALFA\[0\] " "Pin ALFA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALFA[0] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 168 952 1128 184 "ALFA" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALFA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[31\] " "Pin OUT_CONV\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[31] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[30\] " "Pin OUT_CONV\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[30] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[29\] " "Pin OUT_CONV\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[29] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[28\] " "Pin OUT_CONV\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[28] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[27\] " "Pin OUT_CONV\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[27] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[26\] " "Pin OUT_CONV\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[26] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[25\] " "Pin OUT_CONV\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[25] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[24\] " "Pin OUT_CONV\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[24] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[23\] " "Pin OUT_CONV\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[23] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[22\] " "Pin OUT_CONV\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[22] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[21\] " "Pin OUT_CONV\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[21] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[20\] " "Pin OUT_CONV\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[20] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[19\] " "Pin OUT_CONV\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[19] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[18\] " "Pin OUT_CONV\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[18] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[17\] " "Pin OUT_CONV\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[17] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[16\] " "Pin OUT_CONV\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[16] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[15\] " "Pin OUT_CONV\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[15] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[14\] " "Pin OUT_CONV\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[14] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[13\] " "Pin OUT_CONV\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[13] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[12\] " "Pin OUT_CONV\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[12] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[11\] " "Pin OUT_CONV\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[11] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[10\] " "Pin OUT_CONV\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[10] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[9\] " "Pin OUT_CONV\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[9] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[8\] " "Pin OUT_CONV\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[8] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[7\] " "Pin OUT_CONV\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[7] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[6\] " "Pin OUT_CONV\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[6] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[5\] " "Pin OUT_CONV\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[5] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[4\] " "Pin OUT_CONV\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[4] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[3\] " "Pin OUT_CONV\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[3] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[2\] " "Pin OUT_CONV\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[2] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[1\] " "Pin OUT_CONV\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[1] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT_CONV\[0\] " "Pin OUT_CONV\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OUT_CONV[0] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 416 472 660 432 "OUT_CONV" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT_CONV[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 320 0 168 336 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN_SENSOR\[10\] " "Pin IN_SENSOR\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IN_SENSOR[10] } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 200 0 192 216 "IN_SENSOR" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN_SENSOR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1497062509149 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1497062509149 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PU3.sdc " "Synopsys Design Constraints File file not found: 'PU3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1497062509540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1497062509540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1497062509657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1497062509910 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLK } } } { "alfa.bdf" "" { Schematic "C:/Users/Alexandre/Desktop/digital-systems/fpga/alfa.bdf" { { 320 0 168 336 "CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1497062509910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1497062510358 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497062510358 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1497062510358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497062510358 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1497062510377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1497062510377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1497062510572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1497062510592 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1497062510592 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 1 64 0 " "Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 1 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1497062510592 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1497062510592 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1497062510592 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 55 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 2 56 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 57 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 54 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1497062510611 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1497062510611 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1497062510611 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_50M " "Node \"CLK_50M\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497062510864 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IN_BOTAO " "Node \"IN_BOTAO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IN_BOTAO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497062510864 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED_SYS_EN " "Node \"LED_SYS_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED_SYS_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497062510864 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OUT_TEMPO\[0\] " "Node \"OUT_TEMPO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OUT_TEMPO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1497062510864 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1497062510864 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497062510864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1497062513803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497062515596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1497062515639 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1497062523368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497062523368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1497062523989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Alexandre/Desktop/digital-systems/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1497062526473 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1497062526473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497062528057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1497062528057 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1497062528057 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.77 " "Total time spent on timing analysis during the Fitter is 1.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1497062528164 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497062528164 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[31\] 0 " "Pin \"ALFA\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[30\] 0 " "Pin \"ALFA\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[29\] 0 " "Pin \"ALFA\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[28\] 0 " "Pin \"ALFA\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[27\] 0 " "Pin \"ALFA\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[26\] 0 " "Pin \"ALFA\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[25\] 0 " "Pin \"ALFA\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[24\] 0 " "Pin \"ALFA\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[23\] 0 " "Pin \"ALFA\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[22\] 0 " "Pin \"ALFA\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[21\] 0 " "Pin \"ALFA\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[20\] 0 " "Pin \"ALFA\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[19\] 0 " "Pin \"ALFA\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[18\] 0 " "Pin \"ALFA\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[17\] 0 " "Pin \"ALFA\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[16\] 0 " "Pin \"ALFA\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[15\] 0 " "Pin \"ALFA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[14\] 0 " "Pin \"ALFA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[13\] 0 " "Pin \"ALFA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[12\] 0 " "Pin \"ALFA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[11\] 0 " "Pin \"ALFA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[10\] 0 " "Pin \"ALFA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[9\] 0 " "Pin \"ALFA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[8\] 0 " "Pin \"ALFA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[7\] 0 " "Pin \"ALFA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[6\] 0 " "Pin \"ALFA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[5\] 0 " "Pin \"ALFA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[4\] 0 " "Pin \"ALFA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[3\] 0 " "Pin \"ALFA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[2\] 0 " "Pin \"ALFA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[1\] 0 " "Pin \"ALFA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALFA\[0\] 0 " "Pin \"ALFA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[31\] 0 " "Pin \"OUT_CONV\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[30\] 0 " "Pin \"OUT_CONV\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[29\] 0 " "Pin \"OUT_CONV\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[28\] 0 " "Pin \"OUT_CONV\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[27\] 0 " "Pin \"OUT_CONV\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[26\] 0 " "Pin \"OUT_CONV\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[25\] 0 " "Pin \"OUT_CONV\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[24\] 0 " "Pin \"OUT_CONV\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[23\] 0 " "Pin \"OUT_CONV\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[22\] 0 " "Pin \"OUT_CONV\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[21\] 0 " "Pin \"OUT_CONV\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[20\] 0 " "Pin \"OUT_CONV\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[19\] 0 " "Pin \"OUT_CONV\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[18\] 0 " "Pin \"OUT_CONV\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[17\] 0 " "Pin \"OUT_CONV\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[16\] 0 " "Pin \"OUT_CONV\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[15\] 0 " "Pin \"OUT_CONV\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[14\] 0 " "Pin \"OUT_CONV\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[13\] 0 " "Pin \"OUT_CONV\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[12\] 0 " "Pin \"OUT_CONV\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[11\] 0 " "Pin \"OUT_CONV\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[10\] 0 " "Pin \"OUT_CONV\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[9\] 0 " "Pin \"OUT_CONV\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[8\] 0 " "Pin \"OUT_CONV\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[7\] 0 " "Pin \"OUT_CONV\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[6\] 0 " "Pin \"OUT_CONV\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[5\] 0 " "Pin \"OUT_CONV\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[4\] 0 " "Pin \"OUT_CONV\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[3\] 0 " "Pin \"OUT_CONV\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[2\] 0 " "Pin \"OUT_CONV\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[1\] 0 " "Pin \"OUT_CONV\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OUT_CONV\[0\] 0 " "Pin \"OUT_CONV\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1497062528228 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1497062528228 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497062528893 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1497062529104 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1497062529877 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1497062530604 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1497062530651 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1497062530862 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1497062530885 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Alexandre/Desktop/digital-systems/fpga/output_files/PU3.fit.smsg " "Generated suppressed messages file C:/Users/Alexandre/Desktop/digital-systems/fpga/output_files/PU3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1497062531284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1497062532057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 09 23:42:12 2017 " "Processing ended: Fri Jun 09 23:42:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1497062532057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1497062532057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1497062532057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1497062532057 ""}
