Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Wed Dec 28 22:23:03 2022
| Host             : DESKTOP-SQGSJV7 running 64-bit major release  (build 9200)
| Command          : report_power -file ebaz4205_wrapper_power_routed.rpt -pb ebaz4205_wrapper_power_summary_routed.pb -rpx ebaz4205_wrapper_power_routed.rpx
| Design           : ebaz4205_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.604        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.478        |
| Device Static (W)        | 0.125        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.5         |
| Junction Temperature (C) | 43.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        5 |       --- |             --- |
| Slice Logic              |     0.032 |    21392 |       --- |             --- |
|   LUT as Logic           |     0.028 |     4979 |     17600 |           28.29 |
|   CARRY4                 |     0.002 |      672 |      4400 |           15.27 |
|   Register               |     0.002 |     9113 |     35200 |           25.89 |
|   LUT as Shift Register  |    <0.001 |     1604 |      6000 |           26.73 |
|   F7/F8 Muxes            |    <0.001 |       24 |     17600 |            0.14 |
|   Others                 |     0.000 |     1647 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       32 |      6000 |            0.53 |
| Signals                  |     0.033 |    15663 |       --- |             --- |
| Block RAM                |     0.049 |       19 |        60 |           31.67 |
| DSPs                     |     0.038 |       58 |        80 |           72.50 |
| I/O                      |     0.017 |       34 |       100 |           34.00 |
| PS7                      |     1.284 |        1 |       --- |             --- |
| Static Power             |     0.125 |          |           |                 |
| Total                    |     1.604 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.180 |       0.173 |      0.007 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.009 |       0.001 |      0.008 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.006 |       0.004 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.701 |       0.672 |      0.029 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------+-----------------+
| Clock      | Domain                                                         | Constraint (ns) |
+------------+----------------------------------------------------------------+-----------------+
| clk_fpga_0 | ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1 | ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            15.6 |
| clk_fpga_3 | ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[3] |            40.0 |
+------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| ebaz4205_wrapper           |     1.478 |
|   ebaz4205_i               |     1.462 |
|     ADC_TestGen            |     0.010 |
|       TestGen              |     0.009 |
|     AM_demodulator         |     0.022 |
|       I_square             |     0.002 |
|       Q_square             |     0.002 |
|       c_addsub_0           |     0.001 |
|       sqrt32_0             |     0.017 |
|     DDC                    |     0.014 |
|       ComplexMult          |     0.005 |
|       LO                   |     0.009 |
|     FILTER                 |     0.076 |
|       CIC_I_1024           |     0.013 |
|       CIC_Q_1024           |     0.013 |
|       FIR_I_2              |     0.024 |
|       FIR_Q_2              |     0.024 |
|     PS                     |     1.295 |
|       processing_system7_0 |     1.286 |
|       ps7_axi_periph       |     0.009 |
|     axis_capture_RF        |     0.044 |
|       U0                   |     0.044 |
+----------------------------+-----------+


