$date
	Thu Oct 08 02:40:23 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! VF [2:0] $end
$var wire 4 " OUT [3:0] $end
$var reg 3 # D [2:0] $end
$var reg 4 $ P [3:0] $end
$var reg 1 % clock $end
$var reg 1 & reset $end
$scope module E1 $end
$var wire 3 ' D [2:0] $end
$var wire 4 ( P [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ) z_1 $end
$var wire 1 * z2 $end
$var wire 1 + en $end
$var wire 3 , VF [2:0] $end
$var wire 3 - V [2:0] $end
$var wire 4 . PF [3:0] $end
$var wire 4 / OUT [3:0] $end
$var wire 3 0 DF [2:0] $end
$scope module DURACION_DINERO $end
$var wire 3 1 D [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 3 2 DF [2:0] $end
$scope module M5 $end
$var wire 1 3 SN_D $end
$var wire 1 4 V $end
$var wire 1 5 VF $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 6 S_D $end
$scope module M4 $end
$var wire 1 3 D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 6 Q $end
$upscope $end
$upscope $end
$scope module M6 $end
$var wire 1 7 SN_D $end
$var wire 1 8 V $end
$var wire 1 9 VF $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 : S_D $end
$scope module M4 $end
$var wire 1 7 D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 : Q $end
$upscope $end
$upscope $end
$scope module M7 $end
$var wire 1 ; SN_D $end
$var wire 1 < V $end
$var wire 1 = VF $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 > S_D $end
$scope module M4 $end
$var wire 1 ; D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 > Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module DURACION_ENT3 $end
$var wire 4 ? P [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 3 @ S_3 [2:0] $end
$var wire 3 A SF_3 [2:0] $end
$var wire 1 B S2_3 $end
$var wire 1 C S1_3 $end
$var wire 1 D S0_3 $end
$var wire 4 E PF [3:0] $end
$var wire 1 + EN $end
$scope module M2 $end
$var wire 3 F D [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 3 G Q [2:0] $end
$upscope $end
$upscope $end
$scope module DURACION_VUELTO4 $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 * z2 $end
$var wire 3 H VF [2:0] $end
$var wire 3 I V [2:0] $end
$var wire 2 J S_4 [1:0] $end
$var wire 2 K SF_4 [1:0] $end
$var wire 1 L S1_4 $end
$var wire 1 M S0_4 $end
$scope module M1 $end
$var wire 2 N D [1:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 2 O Q [1:0] $end
$upscope $end
$upscope $end
$scope module REPARTIDORA2 $end
$var wire 4 P P [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ) z_1 $end
$var wire 3 Q S_2 [2:0] $end
$var wire 3 R SF_2 [2:0] $end
$var wire 1 S S2_2 $end
$var wire 1 T S1_2 $end
$var wire 1 U S0_2 $end
$var wire 4 V OUT [3:0] $end
$var wire 1 + EN $end
$scope module M3 $end
$var wire 3 W D [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 3 X Q [2:0] $end
$upscope $end
$upscope $end
$scope module TM $end
$var wire 4 Y OUT [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 Z y $end
$var wire 1 * z2 $end
$var wire 1 ) z_1 $end
$var reg 8 [ count [7:0] $end
$upscope $end
$scope module VUELTO1 $end
$var wire 3 \ DF [2:0] $end
$var wire 4 ] PF [3:0] $end
$var wire 1 % clock $end
$var wire 1 + enable $end
$var wire 1 & reset $end
$var wire 3 ^ V [2:0] $end
$var wire 4 _ S_1 [3:0] $end
$var wire 4 ` SF_1 [3:0] $end
$var wire 1 a S3_1 $end
$var wire 1 b S2_1 $end
$var wire 1 c S1_1 $end
$var wire 1 d S0_1 $end
$scope module M8 $end
$var wire 4 e D [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 4 f Q [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx f
bx e
xd
xc
xb
xa
bx `
bx _
b0xx ^
bx ]
bx \
bx [
xZ
bx Y
bx X
bx W
bx V
xU
xT
xS
bx R
bx Q
bx P
bx O
bx N
xM
xL
bx K
bx J
b0xx I
b0xx H
bx G
bx F
bx E
xD
xC
xB
bx A
bx @
bx ?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
bx 2
bx 1
bx 0
bx /
bx .
b0xx -
b0xx ,
x+
x*
x)
bx (
bx '
0&
0%
bx $
bx #
bx "
b0xx !
$end
#1
b0 `
b0 e
b0 R
b0 W
0Z
b0 K
b0 N
0+
b0 .
b0 E
b0 P
b0 ]
b0 -
b0 I
b0 ^
b0 "
b0 /
b0 V
b0 Y
b0 !
b0 ,
b0 H
0)
0*
0D
0C
0B
0d
0c
0b
0a
0U
0T
0S
0M
0L
b0 @
b0 G
b0 _
b0 f
06
0:
0>
b0 Q
b0 X
b0 J
b0 O
b0 [
1%
1&
#2
0%
0&
#3
1%
b0 A
b0 F
03
07
0;
05
09
b0 0
b0 2
b0 \
0=
04
08
0<
b0 #
b0 '
b0 1
b0 $
b0 (
b0 ?
#4
0%
#5
1%
#6
0%
b1 A
b1 F
b1 $
b1 (
b1 ?
#7
b1 `
b1 e
b1 .
b1 E
b1 P
b1 ]
1D
b1 @
b1 G
1%
#8
0%
#9
1d
b1 _
b1 f
1%
#10
0%
b1000 `
b1000 e
1;
b1 0
b1 2
b1 \
1=
1<
b1 #
b1 '
b1 1
b0 $
b0 (
b0 ?
#11
b0 A
b0 F
b1 R
b1 W
b0 `
b0 e
1+
b0 0
b0 2
b0 \
0=
0d
1a
b1000 _
b1000 f
1>
1%
#12
0%
#13
0+
1Z
b1 "
b1 /
b1 V
b1 Y
b0 .
b0 E
b0 P
b0 ]
1U
0a
0D
b1 Q
b1 X
0>
b0 _
b0 f
b0 @
b0 G
1%
0;
0<
b0 #
b0 '
b0 1
#14
0%
#15
b1 [
1%
#16
0%
#17
b10 [
1%
#18
0%
#19
b11 [
1%
#20
0%
#21
b100 [
1%
#22
0%
#23
b101 [
1%
#24
0%
#25
b110 [
1%
#26
0%
#27
b111 [
1%
#28
0%
#29
b1000 [
1%
#30
0%
#31
1*
b1001 [
1%
#32
0%
#33
b0 R
b0 W
1)
0*
b1010 [
1%
#34
0%
#35
0Z
b0 "
b0 /
b0 V
b0 Y
1*
0U
b0 Q
b0 X
b1011 [
1%
#36
0%
#37
0)
0*
b0 [
1%
#38
0%
#39
1%
#40
0%
#41
1%
#42
0%
#43
1%
#44
0%
b10 A
b10 F
b10 $
b10 (
b10 ?
#45
b11 `
b11 e
b10 .
b10 E
b10 P
b10 ]
1C
b10 @
b10 G
1%
#46
0%
#47
b11 `
b11 e
1d
1c
b11 _
b11 f
1%
b0 $
b0 (
b0 ?
#48
0%
#49
1%
#50
0%
b1001 `
b1001 e
13
b100 0
b100 2
b100 \
15
14
b100 #
b100 '
b100 1
#51
b0 `
b0 e
b0 A
b0 F
b10 R
b10 W
b1 K
b1 N
1+
b1 -
b1 I
b1 ^
b0 0
b0 2
b0 \
05
0c
1a
b1001 _
b1001 f
16
1%
#52
0%
#53
1Z
0+
b10 "
b10 /
b10 V
b10 Y
b0 .
b0 E
b0 P
b0 ]
b1 !
b1 ,
b1 H
b0 -
b0 I
b0 ^
1M
1T
0d
0a
0C
b1 J
b1 O
b10 Q
b10 X
06
b0 _
b0 f
b0 @
b0 G
1%
03
04
b0 #
b0 '
b0 1
#54
0%
#55
b1 [
1%
#56
0%
#57
b10 [
1%
#58
0%
#59
b11 [
1%
#60
0%
#61
b100 [
1%
#62
0%
#63
b101 [
1%
#64
0%
#65
b110 [
1%
#66
0%
#67
b111 [
1%
#68
0%
#69
b1000 [
1%
#70
0%
#71
b0 K
b0 N
1*
b1001 [
1%
#72
0%
#73
b0 R
b0 W
1)
0*
b0 !
b0 ,
b0 H
0M
b1010 [
b0 J
b0 O
1%
#74
0%
#75
0Z
b0 "
b0 /
b0 V
b0 Y
1*
0T
b0 Q
b0 X
b1011 [
1%
#76
0%
#77
0)
0*
b0 [
1%
#78
0%
#79
1%
#80
0%
#81
1%
#82
0%
#83
1%
#84
0%
b100 A
b100 F
b1000 $
b1000 (
b1000 ?
#85
b111 `
b111 e
b1000 .
b1000 E
b1000 P
b1000 ]
1B
b100 @
b100 G
1%
#86
0%
#87
b111 `
b111 e
1d
1c
1b
b111 _
b111 f
1%
b0 $
b0 (
b0 ?
#88
0%
#89
1%
#90
0%
b11 `
b11 e
13
b100 0
b100 2
b100 \
15
14
b100 #
b100 '
b100 1
#91
b11 `
b11 e
b0 0
b0 2
b0 \
05
0b
b11 _
b11 f
16
1%
#92
0%
#93
06
1%
03
04
b0 #
b0 '
b0 1
#94
0%
#95
1%
#96
0%
b10 `
b10 e
1;
b1 0
b1 2
b1 \
1=
1<
b1 #
b1 '
b1 1
#97
b0 0
b0 2
b0 \
0=
0d
1>
b10 _
b10 f
1%
#98
0%
#99
0>
1%
0;
0<
b0 #
b0 '
b0 1
#100
0%
#101
1%
#102
0%
b1010 `
b1010 e
13
b100 0
b100 2
b100 \
15
14
b100 #
b100 '
b100 1
#103
b0 `
b0 e
b10 K
b10 N
b0 A
b0 F
b100 R
b100 W
1+
b10 -
b10 I
b10 ^
b0 0
b0 2
b0 \
05
1a
b1010 _
b1010 f
16
1%
#104
0%
#105
1Z
0+
b1000 "
b1000 /
b1000 V
b1000 Y
b0 -
b0 I
b0 ^
b0 .
b0 E
b0 P
b0 ]
b10 !
b10 ,
b10 H
1L
1S
0c
0a
0B
b10 J
b10 O
b100 Q
b100 X
06
b0 _
b0 f
b0 @
b0 G
1%
03
04
b0 #
b0 '
b0 1
#106
0%
#107
b1 [
1%
#108
0%
#109
b10 [
1%
#110
0%
#111
b11 [
1%
#112
0%
#113
b100 [
1%
#114
0%
#115
b101 [
1%
#116
0%
#117
b110 [
1%
#118
0%
#119
b111 [
1%
#120
0%
#121
b1000 [
1%
#122
0%
#123
b0 K
b0 N
1*
b1001 [
1%
#124
0%
#125
b0 R
b0 W
1)
0*
b0 !
b0 ,
b0 H
0L
b1010 [
b0 J
b0 O
1%
#126
0%
#127
0Z
b0 "
b0 /
b0 V
b0 Y
1*
0S
b0 Q
b0 X
b1011 [
1%
#128
0%
#129
0)
0*
b0 [
1%
#130
0%
#131
1%
#132
0%
#133
1%
#134
0%
#135
1%
#136
0%
b11 A
b11 F
b100 $
b100 (
b100 ?
#137
b101 `
b101 e
b100 .
b100 E
b100 P
b100 ]
1D
1C
b11 @
b11 G
1%
#138
0%
#139
b101 `
b101 e
1d
1b
b101 _
b101 f
1%
b0 $
b0 (
b0 ?
#140
0%
#141
1%
#142
0%
b1 `
b1 e
13
b100 0
b100 2
b100 \
15
14
b100 #
b100 '
b100 1
#143
b1 `
b1 e
b0 0
b0 2
b0 \
05
0b
b1 _
b1 f
16
1%
#144
0%
#145
06
1%
03
04
b0 #
b0 '
b0 1
#146
0%
#147
1%
#148
0%
b1010 `
b1010 e
13
b100 0
b100 2
b100 \
15
14
b100 #
b100 '
b100 1
#149
b0 `
b0 e
b0 A
b0 F
b10 K
b10 N
b11 R
b11 W
1+
b10 -
b10 I
b10 ^
b0 0
b0 2
b0 \
05
0d
1c
1a
16
b1010 _
b1010 f
1%
#150
0%
#151
0+
1Z
b0 -
b0 I
b0 ^
b0 .
b0 E
b0 P
b0 ]
b100 "
b100 /
b100 V
b100 Y
b10 !
b10 ,
b10 H
0D
0C
0c
0a
1U
1T
1L
b0 @
b0 G
b0 _
b0 f
06
b11 Q
b11 X
b10 J
b10 O
1%
03
04
b0 #
b0 '
b0 1
#152
0%
#153
b1 [
1%
#154
0%
#155
b10 [
1%
#156
0%
#157
b11 [
1%
#158
0%
#159
b100 [
1%
#160
0%
#161
b101 [
1%
#162
0%
#163
b110 [
1%
#164
0%
#165
b111 [
1%
#166
0%
#167
b1000 [
1%
#168
0%
#169
b0 K
b0 N
1*
b1001 [
1%
#170
0%
#171
b0 R
b0 W
b0 !
b0 ,
b0 H
1)
0*
0L
b0 J
b0 O
b1010 [
1%
#172
0%
#173
0Z
1*
b0 "
b0 /
b0 V
b0 Y
0U
0T
b1011 [
b0 Q
b0 X
1%
#174
0%
#175
0)
0*
b0 [
1%
#176
0%
#177
1%
#178
0%
#179
1%
#180
0%
#181
1%
#182
0%
#183
1%
#184
0%
#185
1%
#186
0%
#187
1%
#188
0%
#189
1%
#190
0%
#191
1%
#192
0%
#193
1%
#194
0%
#195
1%
#196
0%
#197
1%
#198
0%
#199
1%
#200
0%
