// Seed: 1269229961
`define pp_3 0
`timescale 1 ps / 1ps `default_nettype id_1
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  generate
    logic id_3;
  endgenerate
  type_7(
      1 == 1, id_0, 1
  );
  logic id_4;
  rtran (id_1, id_2);
  assign id_3 = id_4;
endmodule
