Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Oct  3 00:33:36 2025
| Host         : debian-vm running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -file build/timing.rpt
| Design       : tp_lvl
| Device       : 7s25-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.192        0.000                      0                13761        0.073        0.000                      0                13761        3.870        0.000                       0                  6746  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.192        0.000                      0                13761        0.073        0.000                      0                13761        3.870        0.000                       0                  6746  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 if_cache/cache_tags_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_table/pc_storage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.671ns  (logic 6.628ns (68.538%)  route 3.043ns (31.462%))
  Logic Levels:           29  (CARRY4=22 LUT2=2 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.904ns = ( 11.904 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.812     0.812 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.457    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.081     1.538 r  clk_IBUF_BUFG_inst/O
                         net (fo=6745, unplaced)      0.584     2.122    if_cache/clk
                         RAMB36E1                                     r  if_cache/cache_tags_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     4.247 r  if_cache/cache_tags_reg/DOADO[5]
                         net (fo=1, unplaced)         0.646     4.893    if_cache/retrieved_tag[5]
                         LUT6 (Prop_lut6_I4_O)        0.105     4.998 r  if_cache/cache_rd_int\\.arready_INST_0_i_39/O
                         net (fo=1, unplaced)         0.347     5.345    if_cache/cache_rd_int\\.arready_INST_0_i_39_n_0
                         LUT2 (Prop_lut2_I1_O)        0.105     5.450 r  if_cache/cache_rd_int\\.arready_INST_0_i_31/O
                         net (fo=1, unplaced)         0.000     5.450    if_cache/cache_rd_int\\.arready_INST_0_i_31_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.894 r  if_cache/cache_rd_int\\.arready_INST_0_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     5.894    if_cache/cache_rd_int\\.arready_INST_0_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.994 r  if_cache/cache_rd_int\\.arready_INST_0_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.994    if_cache/cache_rd_int\\.arready_INST_0_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.094 r  if_cache/cache_rd_int\\.arready_INST_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     6.094    if_cache/cache_rd_int\\.arready_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.194 r  if_cache/cache_rd_int\\.arready_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.194    if_cache/cache_rd_int\\.arready_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150     6.344 r  if_cache/cache_rd_int\\.arready_INST_0_i_1/CO[1]
                         net (fo=50, unplaced)        0.322     6.666    if_cache/address_match_return0
                         LUT4 (Prop_lut4_I2_O)        0.277     6.943 r  if_cache/cache_rd_int\\.rvalid_INST_0/O
                         net (fo=66, unplaced)        0.436     7.379    fetch_stage/mem_rd\\.rvalid
                         LUT3 (Prop_lut3_I1_O)        0.105     7.484 r  fetch_stage/pc_if_write[1]_INST_0_i_1/O
                         net (fo=1, unplaced)         0.000     7.484    fetch_stage/pc_if_write[1]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     7.928 r  fetch_stage/pc_if_write[1]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     7.928    fetch_stage/pc_if_write[1]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.028 r  fetch_stage/pc_if_write[5]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.028    fetch_stage/pc_if_write[5]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.128 r  fetch_stage/pc_if_write[9]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.128    fetch_stage/pc_if_write[9]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.228 r  fetch_stage/pc_if_write[13]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.228    fetch_stage/pc_if_write[13]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.328 r  fetch_stage/pc_if_write[17]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.328    fetch_stage/pc_if_write[17]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.428 r  fetch_stage/pc_if_write[21]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.428    fetch_stage/pc_if_write[21]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.528 r  fetch_stage/pc_if_write[25]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.528    fetch_stage/pc_if_write[25]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.628 r  fetch_stage/pc_if_write[29]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.628    fetch_stage/pc_if_write[29]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.728 r  fetch_stage/pc_if_write[33]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.728    fetch_stage/pc_if_write[33]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.828 r  fetch_stage/pc_if_write[37]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.828    fetch_stage/pc_if_write[37]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.928 r  fetch_stage/pc_if_write[41]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     8.928    fetch_stage/pc_if_write[41]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.028 r  fetch_stage/pc_if_write[45]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.028    fetch_stage/pc_if_write[45]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.128 r  fetch_stage/pc_if_write[49]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.128    fetch_stage/pc_if_write[49]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.228 r  fetch_stage/pc_if_write[53]_INST_0/CO[3]
                         net (fo=1, unplaced)         0.000     9.228    fetch_stage/pc_if_write[53]_INST_0_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     9.417 r  fetch_stage/pc_if_write[57]_INST_0/O[0]
                         net (fo=3, unplaced)         0.617    10.034    fetch_stage/pc_if_write[57]
                         LUT6 (Prop_lut6_I0_O)        0.238    10.272 r  fetch_stage/pc_if_write_en_INST_0_i_6/O
                         net (fo=1, unplaced)         0.000    10.272    fetch_stage/pc_if_write_en_INST_0_i_6_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    10.586 r  fetch_stage/pc_if_write_en_INST_0_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    10.586    fetch_stage/pc_if_write_en_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.150    10.736 r  fetch_stage/pc_if_write_en_INST_0_i_1/CO[1]
                         net (fo=1, unplaced)         0.240    10.976    fetch_stage/pc_if_write_en11_in
                         LUT2 (Prop_lut2_I0_O)        0.277    11.253 r  fetch_stage/pc_if_write_en_INST_0/O
                         net (fo=64, unplaced)        0.435    11.688    register_table/pc_if_write_en
                         LUT4 (Prop_lut4_I1_O)        0.105    11.793 r  register_table/pc_storage[0]_i_1/O
                         net (fo=1, unplaced)         0.000    11.793    register_table/pc_storage[0]_i_1_n_0
                         FDRE                                         r  register_table/pc_storage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.775    10.775 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613    11.388    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.077    11.465 r  clk_IBUF_BUFG_inst/O
                         net (fo=6745, unplaced)      0.439    11.904    register_table/clk
                         FDRE                                         r  register_table/pc_storage_reg[0]/C
                         clock pessimism              0.073    11.977    
                         clock uncertainty           -0.035    11.942    
                         FDRE (Setup_fdre_C_D)        0.043    11.985    register_table/pc_storage_reg[0]
  -------------------------------------------------------------------
                         required time                         11.985    
                         arrival time                         -11.793    
  -------------------------------------------------------------------
                         slack                                  0.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uart/partial_read_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/read_buffer_reg_r1_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.147ns (47.095%)  route 0.165ns (52.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.000ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.665    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.691 r  clk_IBUF_BUFG_inst/O
                         net (fo=6745, unplaced)      0.114     0.805    uart/clk
                         FDRE                                         r  uart/partial_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.952 r  uart/partial_read_reg[0]/Q
                         net (fo=9, unplaced)         0.165     1.117    uart/read_buffer_reg_r1_0_63_0_2/DIA
                         RAMD64E                                      r  uart/read_buffer_reg_r1_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.712    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.741 r  clk_IBUF_BUFG_inst/O
                         net (fo=6745, unplaced)      0.259     1.000    uart/read_buffer_reg_r1_0_63_0_2/WCLK
                         RAMD64E                                      r  uart/read_buffer_reg_r1_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.051     0.950    
                         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     1.044    uart/read_buffer_reg_r1_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528                data_cache/cache_tags_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870                uart/read_buffer_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870                uart/read_buffer_reg_r1_0_63_0_2/RAMA/CLK



